!Device
manufacturer: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
part_number: ESP32-S2
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AES
  description: AES (Advanced Encryption Standard) Accelerator
  base_addr: 0x6003a000
  size: 0xbc
  registers:
  - !Register
    name: MODE
    addr: 0x6003a040
    size_bits: 32
    description: AES working mode configuration register
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: "Defines the operation type of the AES Accelerator operating under
        the Typical AES working mode.\n&\n0x0(AES_EN_128): AES-EN-128 #\n0x1(AES_EN_192):
        AES-EN-192 #\n0x2(AES_EN_256): AES-EN-256 #\n0x4(AES_DE_128): AES-DE-128 #\n0x5(AES_DE_192):
        AES-DE-192 #\n0x6(AES_DE_256): AES-DE-256 \n&"
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENDIAN
    addr: 0x6003a044
    size_bits: 32
    description: Endian configuration register
    fields:
    - !Field
      name: ENDIAN
      bit_offset: 0
      bit_width: 6
      description: 'Defines the endianness of input and output texts.

        &

        [1:0] key endian #

        [3:2] text_in endian or in_stream endian #

        [5:4] text_out endian or out_stream endian #

        &'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x6003a048
    size_bits: 32
    description: Operation start controlling register
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start AES operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x6003a04c
    size_bits: 32
    description: Operation status register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: 'Stores the working status of the AES Accelerator. For details,
        see Table 3 for Typical AES working mode and Table 9 for DMA AES working mode.

        For typical AES; 0 = idle; 1 = busy.

        For DMA-AES; 0 = idle; 1 = busy; 2 = calculation_done.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_ENABLE
    addr: 0x6003a090
    size_bits: 32
    description: DMA enable register
    fields:
    - !Field
      name: DMA_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'Defines the working mode of the AES Accelerator. For details,
        see Table 1.

        1''h0: typical AES operation

        1''h1: DMA-AES operation'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_MODE
    addr: 0x6003a094
    size_bits: 32
    description: Block operation type register
    fields:
    - !Field
      name: BLOCK_MODE
      bit_offset: 0
      bit_width: 3
      description: 'Defines the operation type of the AES Accelerator operating under
        the DMA-AES working mode. For details, see Table 8.

        &

        3''h0(BLOCK_MODE_ECB): ECB #

        3''h1(BLOCK_MODE_CBC): CBC #

        3''h2(BLOCK_MODE_OFB): OFB #

        3''h3(BLOCK_MODE_CTR): CTR #

        3''h4(BLOCK_MODE_CFB8): CFB-8 #

        3''h5(BLOCK_MODE_CFB128): CFB-128 #

        3''h6(BLOCK_MODE_GCM): GCM

        &'
      read_allowed: true
      write_allowed: true
  - !Register
    name: BLOCK_NUM
    addr: 0x6003a098
    size_bits: 32
    description: Block number configuration register
    fields:
    - !Field
      name: BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Stores the Block Number of plaintext or cipertext when the AES
        Accelerator operates under the DMA-AES working mode. For details, see Section
        1.5.4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INC_SEL
    addr: 0x6003a09c
    size_bits: 32
    description: Standard incrementing function register
    fields:
    - !Field
      name: INC_SEL
      bit_offset: 0
      bit_width: 1
      description: Defines the Standard Incrementing Function for CTR block operation.
        Set this bit to 0 or 1 to choose INC 32 or INC 128 .
      read_allowed: true
      write_allowed: true
  - !Register
    name: AAD_BLOCK_NUM
    addr: 0x6003a0a0
    size_bits: 32
    description: AAD block number configuration register
    fields:
    - !Field
      name: AAD_BLOCK_NUM
      bit_offset: 0
      bit_width: 32
      description: Stores the ADD Block Number for the GCM operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REMAINDER_BIT_NUM
    addr: 0x6003a0a4
    size_bits: 32
    description: Remainder bit number of plaintext/ciphertext
    fields:
    - !Field
      name: REMAINDER_BIT_NUM
      bit_offset: 0
      bit_width: 7
      description: Stores the Remainder Bit Number for the GCM operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONTINUE_OP
    addr: 0x6003a0a8
    size_bits: 32
    description: Operation continue controlling register
    fields:
    - !Field
      name: CONTINUE_OP
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to continue AES operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x6003a0ac
    size_bits: 32
    description: DMA-AES interrupt clear register
    fields:
    - !Field
      name: INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to clear AES interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x6003a0b0
    size_bits: 32
    description: DMA-AES interrupt enable register
    fields:
    - !Field
      name: INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable AES interrupt and 0 to disable interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x6003a0b4
    size_bits: 32
    description: Version control register
    reset_value: 0x20190514
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_EXIT
    addr: 0x6003a0b8
    size_bits: 32
    description: Operation exit controlling register
    fields:
    - !Field
      name: DMA_EXIT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to exit AES operation. This register is only
        effective for DMA-AES operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: KEY_0
    addr: 0x6003a000
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_1
    addr: 0x6003a004
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_2
    addr: 0x6003a008
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_3
    addr: 0x6003a00c
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_4
    addr: 0x6003a010
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_5
    addr: 0x6003a014
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_6
    addr: 0x6003a018
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_7
    addr: 0x6003a01c
    size_bits: 32
    description: AES key register %s
    fields:
    - !Field
      name: KEY_0
      bit_offset: 0
      bit_width: 32
      description: Stores AES keys.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_0
    addr: 0x6003a020
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_1
    addr: 0x6003a024
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_2
    addr: 0x6003a028
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_IN_3
    addr: 0x6003a02c
    size_bits: 32
    description: Source data register %s
    fields:
    - !Field
      name: TEXT_IN_0
      bit_offset: 0
      bit_width: 32
      description: Stores the source data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_0
    addr: 0x6003a030
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_1
    addr: 0x6003a034
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_2
    addr: 0x6003a038
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TEXT_OUT_3
    addr: 0x6003a03c
    size_bits: 32
    description: Result data register %s
    fields:
    - !Field
      name: TEXT_OUT_0
      bit_offset: 0
      bit_width: 32
      description: Stores the result data when the AES Accelerator operates in the
        Typical AES working mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_0
    addr: 0x6003a050
    size_bits: 32
    description: initialization vector
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit initialization
        vector
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_1
    addr: 0x6003a054
    size_bits: 32
    description: initialization vector
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit initialization
        vector
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_2
    addr: 0x6003a058
    size_bits: 32
    description: initialization vector
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit initialization
        vector
      read_allowed: true
      write_allowed: true
  - !Register
    name: IV_3
    addr: 0x6003a05c
    size_bits: 32
    description: initialization vector
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit initialization
        vector
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_0
    addr: 0x6003a060
    size_bits: 32
    description: GCM hash subkey
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: GCM hash subkey
      read_allowed: true
      write_allowed: false
  - !Register
    name: H_1
    addr: 0x6003a064
    size_bits: 32
    description: GCM hash subkey
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: GCM hash subkey
      read_allowed: true
      write_allowed: false
  - !Register
    name: H_2
    addr: 0x6003a068
    size_bits: 32
    description: GCM hash subkey
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: GCM hash subkey
      read_allowed: true
      write_allowed: false
  - !Register
    name: H_3
    addr: 0x6003a06c
    size_bits: 32
    description: GCM hash subkey
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: GCM hash subkey
      read_allowed: true
      write_allowed: false
  - !Register
    name: J0_0
    addr: 0x6003a070
    size_bits: 32
    description: J0
    fields:
    - !Field
      name: J0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit J0
      read_allowed: true
      write_allowed: true
  - !Register
    name: J0_1
    addr: 0x6003a074
    size_bits: 32
    description: J0
    fields:
    - !Field
      name: J0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit J0
      read_allowed: true
      write_allowed: true
  - !Register
    name: J0_2
    addr: 0x6003a078
    size_bits: 32
    description: J0
    fields:
    - !Field
      name: J0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit J0
      read_allowed: true
      write_allowed: true
  - !Register
    name: J0_3
    addr: 0x6003a07c
    size_bits: 32
    description: J0
    fields:
    - !Field
      name: J0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit J0
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0_0
    addr: 0x6003a080
    size_bits: 32
    description: T0
    fields:
    - !Field
      name: T0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit T0
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0_1
    addr: 0x6003a084
    size_bits: 32
    description: T0
    fields:
    - !Field
      name: T0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit T0
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0_2
    addr: 0x6003a088
    size_bits: 32
    description: T0
    fields:
    - !Field
      name: T0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit T0
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0_3
    addr: 0x6003a08c
    size_bits: 32
    description: T0
    fields:
    - !Field
      name: T0_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the %sth 32-bit piece of 128-bit T0
      read_allowed: true
      write_allowed: false
- !Module
  name: APB_SARADC
  description: Successive Approximation Register Analog to Digital Converter
  base_addr: 0x3f440000
  size: 0x400
  registers:
  - !Register
    name: CTRL
    addr: 0x3f440000
    size_bits: 32
    description: DIG ADC common configuration
    reset_value: 0x407f8240
    fields:
    - !Field
      name: START_FORCE
      bit_offset: 0
      bit_width: 1
      description: '0: select FSM to start SAR ADC. 1: select software to start SAR
        ADC.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: START
      bit_offset: 1
      bit_width: 1
      description: Start SAR ADC by software.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WORK_MODE
      bit_offset: 3
      bit_width: 2
      description: '0: single-channel scan mode. 1: double-channel scan mode. 2:

        alternate-channel scan mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_SEL
      bit_offset: 5
      bit_width: 1
      description: '0: select SAR ADC1. 1: select SAR ADC2, only work for single-channel
        scan mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_CLK_GATED
      bit_offset: 6
      bit_width: 1
      description: SAR clock gate enable bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_CLK_DIV
      bit_offset: 7
      bit_width: 8
      description: SAR clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_PATT_LEN
      bit_offset: 15
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PATT_LEN
      bit_offset: 19
      bit_width: 4
      description: 0 ~ 15 means length 1 ~ 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_PATT_P_CLEAR
      bit_offset: 23
      bit_width: 1
      description: Clear the pointer of pattern table for DIG ADC1 CTRL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PATT_P_CLEAR
      bit_offset: 24
      bit_width: 1
      description: Clear the pointer of pattern table for DIG ADC2 CTRL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_SAR_SEL
      bit_offset: 25
      bit_width: 1
      description: '1: sar_sel will be coded to the MSB of the 16-bit output data,
        in this case the resolution should not be larger than 11 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_TO_I2S
      bit_offset: 26
      bit_width: 1
      description: '1: I2S input data is from SAR ADC (for DMA), 0: I2S input data
        is from GPIO matrix'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_FORCE
      bit_offset: 27
      bit_width: 2
      description: Force option to xpd sar blocks.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_ARB_CYCLE
      bit_offset: 30
      bit_width: 2
      description: Wait arbit signal stable after sar_done.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f440004
    size_bits: 32
    description: DIG ADC common configuration
    reset_value: 0xa1fe
    fields:
    - !Field
      name: MEAS_NUM_LIMIT
      bit_offset: 0
      bit_width: 1
      description: Enable limit times of SAR ADC sample.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX_MEAS_NUM
      bit_offset: 1
      bit_width: 8
      description: Set maximum conversion number.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_INV
      bit_offset: 9
      bit_width: 1
      description: '1: data to DIG ADC1 CTRL is inverted, otherwise not.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_INV
      bit_offset: 10
      bit_width: 1
      description: '1: data to DIG ADC2 CTRL is inverted, otherwise not.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_SEL
      bit_offset: 11
      bit_width: 1
      description: '1: select saradc timer 0: i2s_ws trigger'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_TARGET
      bit_offset: 12
      bit_width: 12
      description: Set SAR ADC timer target.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_EN
      bit_offset: 24
      bit_width: 1
      description: Enable SAR ADC timer trigger.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f440008
    size_bits: 32
    description: digital adc control register
    reset_value: 0x2000000
    fields:
    - !Field
      name: SAMPLE_NUM
      bit_offset: 16
      bit_width: 8
      description: sample number
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_CYCLE
      bit_offset: 24
      bit_width: 8
      description: sample cycles
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM_WAIT
    addr: 0x3f44000c
    size_bits: 32
    description: configure saradc fsm internal parameter base on test
    reset_value: 0xff0808
    fields:
    - !Field
      name: XPD_WAIT
      bit_offset: 0
      bit_width: 8
      description: xpd wait
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSTB_WAIT
      bit_offset: 8
      bit_width: 8
      description: reset time
      read_allowed: true
      write_allowed: true
    - !Field
      name: STANDBY_WAIT
      bit_offset: 16
      bit_width: 8
      description: standby wait
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_STATUS
    addr: 0x3f440010
    size_bits: 32
    description: digital adc1 status
    fields:
    - !Field
      name: SAR1_STATUS
      bit_offset: 0
      bit_width: 32
      description: digital adc1 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR2_STATUS
    addr: 0x3f440014
    size_bits: 32
    description: digital adc2 status
    fields:
    - !Field
      name: SAR2_STATUS
      bit_offset: 0
      bit_width: 32
      description: digital adc2 status
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR1_PATT_TAB1
    addr: 0x3f440018
    size_bits: 32
    description: item 0 ~ 3 for pattern table 1 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR1_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB2
    addr: 0x3f44001c
    size_bits: 32
    description: Item 4 ~ 7 for pattern table 1 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR1_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB3
    addr: 0x3f440020
    size_bits: 32
    description: Item 8 ~ 11 for pattern table 1 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR1_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR1_PATT_TAB4
    addr: 0x3f440024
    size_bits: 32
    description: Item 12 ~ 15 for pattern table 1 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR1_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 1 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB1
    addr: 0x3f440028
    size_bits: 32
    description: item 0 ~ 3 for pattern table 2 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR2_PATT_TAB1
      bit_offset: 0
      bit_width: 32
      description: item 0 ~ 3 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB2
    addr: 0x3f44002c
    size_bits: 32
    description: Item 4 ~ 7 for pattern table 2 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR2_PATT_TAB2
      bit_offset: 0
      bit_width: 32
      description: Item 4 ~ 7 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB3
    addr: 0x3f440030
    size_bits: 32
    description: Item 8 ~ 11 for pattern table 2 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR2_PATT_TAB3
      bit_offset: 0
      bit_width: 32
      description: Item 8 ~ 11 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR2_PATT_TAB4
    addr: 0x3f440034
    size_bits: 32
    description: Item 12 ~ 15 for pattern table 2 (each item one byte)
    reset_value: 0xf0f0f0f
    fields:
    - !Field
      name: SAR2_PATT_TAB4
      bit_offset: 0
      bit_width: 32
      description: Item 12 ~ 15 for pattern table 2 (each item one byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: ARB_CTRL
    addr: 0x3f440038
    size_bits: 32
    description: Configure the settings of DIG ADC2 arbiter
    reset_value: 0x900
    fields:
    - !Field
      name: ADC_ARB_APB_FORCE
      bit_offset: 2
      bit_width: 1
      description: ADC2 arbiter forces to enable DIG ADC2 CTRL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_FORCE
      bit_offset: 3
      bit_width: 1
      description: ADC2 arbiter forces to enable RTC ADC2 CTRL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_FORCE
      bit_offset: 4
      bit_width: 1
      description: ADC2 arbiter forces to enable PWDET/PKDET CTRL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_GRANT_FORCE
      bit_offset: 5
      bit_width: 1
      description: ADC2 arbiter force grant.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_APB_PRIORITY
      bit_offset: 6
      bit_width: 2
      description: Set DIG ADC2 CTRL priority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_RTC_PRIORITY
      bit_offset: 8
      bit_width: 2
      description: Set RTC ADC2 CTRL priority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_WIFI_PRIORITY
      bit_offset: 10
      bit_width: 2
      description: Set PWDET/PKDET CTRL priority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_ARB_FIX_PRIORITY
      bit_offset: 12
      bit_width: 1
      description: ADC2 arbiter uses fixed priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_CTRL
    addr: 0x3f44003c
    size_bits: 32
    description: Configure the settings of DIG ADC2 filter
    reset_value: 0x20400000
    fields:
    - !Field
      name: ADC2_FILTER_RESET
      bit_offset: 0
      bit_width: 1
      description: Reset ADC2 filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_FILTER_RESET
      bit_offset: 1
      bit_width: 1
      description: Reset ADC1 filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_FILTER_FACTOR
      bit_offset: 16
      bit_width: 7
      description: Set filter factor for DIG ADC2 CRTL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_FILTER_FACTOR
      bit_offset: 23
      bit_width: 7
      description: Set filter factor for DIG ADC1 CRTL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_FILTER_EN
      bit_offset: 30
      bit_width: 1
      description: Enable DIG ADC2 CRTL filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_FILTER_EN
      bit_offset: 31
      bit_width: 1
      description: Enable DIG ADC1 CRTL filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER_STATUS
    addr: 0x3f440040
    size_bits: 32
    description: Data status of DIG ADC2 filter
    fields:
    - !Field
      name: ADC2_FILTER_DATA
      bit_offset: 0
      bit_width: 16
      description: ADC2 filter data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC1_FILTER_DATA
      bit_offset: 16
      bit_width: 16
      description: ADC1 filter data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: THRES_CTRL
    addr: 0x3f440044
    size_bits: 32
    description: Configure monitor threshold for DIG ADC2
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Clock gate enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_THRES_MODE
      bit_offset: 2
      bit_width: 1
      description: '1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold,
        generate interrupt.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_THRES_MODE
      bit_offset: 3
      bit_width: 1
      description: '1: ADC_DATA > = threshold, generate interrupt. 0: ADC_DATA < threshold,
        generate interrupt.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_THRES
      bit_offset: 4
      bit_width: 13
      description: ADC2 threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_THRES
      bit_offset: 17
      bit_width: 13
      description: ADC1 threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_THRES_EN
      bit_offset: 30
      bit_width: 1
      description: Enable ADC2 threshold monitor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_THRES_EN
      bit_offset: 31
      bit_width: 1
      description: Enable ADC1 threshold monitor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x3f440048
    size_bits: 32
    description: Enable DIG ADC interrupts
    fields:
    - !Field
      name: ADC2_THRES_INT_ENA
      bit_offset: 28
      bit_width: 1
      description: Enable bit of APB_SARADC_ADC2_THRES_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_THRES_INT_ENA
      bit_offset: 29
      bit_width: 1
      description: Enable bit of APB_SARADC_ADC1_THRES_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_DONE_INT_ENA
      bit_offset: 30
      bit_width: 1
      description: Enable bit of APB_SARADC_ADC2_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC1_DONE_INT_ENA
      bit_offset: 31
      bit_width: 1
      description: Enable bit of APB_SARADC_ADC1_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f44004c
    size_bits: 32
    description: DIG ADC interrupt raw bits
    fields:
    - !Field
      name: ADC2_THRES_INT_RAW
      bit_offset: 28
      bit_width: 1
      description: Raw bit of APB_SARADC_ADC2_THRES_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC1_THRES_INT_RAW
      bit_offset: 29
      bit_width: 1
      description: Raw bit of APB_SARADC_ADC1_THRES_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC2_DONE_INT_RAW
      bit_offset: 30
      bit_width: 1
      description: Raw bit of APB_SARADC_ADC2_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC1_DONE_INT_RAW
      bit_offset: 31
      bit_width: 1
      description: Raw bit of APB_SARADC_ADC1_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f440050
    size_bits: 32
    description: DIG ADC interrupt status
    fields:
    - !Field
      name: ADC2_THRES_INT_ST
      bit_offset: 28
      bit_width: 1
      description: Status of APB_SARADC_ADC2_THRES_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC1_THRES_INT_ST
      bit_offset: 29
      bit_width: 1
      description: Status of APB_SARADC_ADC1_THRES_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC2_DONE_INT_ST
      bit_offset: 30
      bit_width: 1
      description: Status of APB_SARADC_ADC2_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC1_DONE_INT_ST
      bit_offset: 31
      bit_width: 1
      description: Status of APB_SARADC_ADC1_DONE_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x3f440054
    size_bits: 32
    description: Clear DIG ADC interrupts
    fields:
    - !Field
      name: ADC2_THRES_INT_CLR
      bit_offset: 28
      bit_width: 1
      description: Clear bit of APB_SARADC_ADC2_THRES_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ADC1_THRES_INT_CLR
      bit_offset: 29
      bit_width: 1
      description: Clear bit of APB_SARADC_ADC1_THRES_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ADC2_DONE_INT_CLR
      bit_offset: 30
      bit_width: 1
      description: Clear bit of APB_SARADC_ADC2_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ADC1_DONE_INT_CLR
      bit_offset: 31
      bit_width: 1
      description: Clear bit of APB_SARADC_ADC1_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f440058
    size_bits: 32
    description: Configure digital ADC DMA path
    reset_value: 0xff
    fields:
    - !Field
      name: APB_ADC_EOF_NUM
      bit_offset: 0
      bit_width: 16
      description: Generate dma_in_suc_eof when sample cnt = spi_eof_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_RESET_FSM
      bit_offset: 30
      bit_width: 1
      description: Reset DIG ADC CTRL status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_ADC_TRANS
      bit_offset: 31
      bit_width: 1
      description: Set this bit, DIG ADC CTRL uses SPI DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKM_CONF
    addr: 0x3f44005c
    size_bits: 32
    description: Configure DIG ADC clock
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral DIG_ADC clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_SEL
      bit_offset: 21
      bit_width: 2
      description: '1: select APLL. 2: select APB_CLK. Other values: disable clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_DAC_CTRL
    addr: 0x3f440060
    size_bits: 32
    description: Configure DAC settings
    reset_value: 0x2064
    fields:
    - !Field
      name: DAC_TIMER_TARGET
      bit_offset: 0
      bit_width: 12
      description: Set DAC timer target.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_TIMER_EN
      bit_offset: 12
      bit_width: 1
      description: Enable read dac data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_DAC_ALTER_MODE
      bit_offset: 13
      bit_width: 1
      description: Enable DAC alter mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_DAC_TRANS
      bit_offset: 14
      bit_width: 1
      description: Enable DMA_DAC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_RESET_FIFO
      bit_offset: 15
      bit_width: 1
      description: Reset DIG DAC FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_DAC_RST
      bit_offset: 16
      bit_width: 1
      description: Reset DIG DAC by software.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_CTRL_DATE
    addr: 0x3f4403fc
    size_bits: 32
    description: Version control register
    reset_value: 0x1907162
    fields:
    - !Field
      name: APB_CTRL_DATE
      bit_offset: 0
      bit_width: 32
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: DEDICATED_GPIO
  description: Dedicated GPIO
  base_addr: 0x3f4cf000
  size: 0x30
  registers:
  - !Register
    name: OUT_DRT
    addr: 0x3f4cf000
    size_bits: 32
    description: Dedicated GPIO Directive Output register
    fields:
    - !Field
      name: VLAUE
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure directive output value of 8-channel
        dedicated gpio.
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_MSK
    addr: 0x3f4cf004
    size_bits: 32
    description: Dedicated GPIO Mask Output register
    fields:
    - !Field
      name: OUT_VALUE
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure masked output value of 8-channel
        dedicated gpio.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_MSK
      bit_offset: 8
      bit_width: 8
      description: 'This register is used to configure channels which would be masked.
        1: corresponding channel''s output would be masked.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_IDV
    addr: 0x3f4cf008
    size_bits: 32
    description: Dedicated GPIO Individual Output register
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 2
      description: 'Configure channel 0 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1
      bit_offset: 2
      bit_width: 2
      description: 'Configure channel 1 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2
      bit_offset: 4
      bit_width: 2
      description: 'Configure channel 2 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3
      bit_offset: 6
      bit_width: 2
      description: 'Configure channel 3 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH4
      bit_offset: 8
      bit_width: 2
      description: 'Configure channel 4 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH5
      bit_offset: 10
      bit_width: 2
      description: 'Configure channel 5 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH6
      bit_offset: 12
      bit_width: 2
      description: 'Configure channel 6 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH7
      bit_offset: 14
      bit_width: 2
      description: 'Configure channel 7 output value. 0: hold output value; 1: set
        output value; 2: clear output value; 3: inverse output value.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_SCAN
    addr: 0x3f4cf00c
    size_bits: 32
    description: Dedicated GPIO Output Status register
    fields:
    - !Field
      name: OUT_STATUS
      bit_offset: 0
      bit_width: 8
      description: gpio out value configured by DEDIC_GPIO_OUT_DRT_REG, DEDIC_GPIO_OUT_MSK_REG,
        DEDIC_GPIO_OUT_IDV_REG.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_CPU
    addr: 0x3f4cf010
    size_bits: 32
    description: Dedicated GPIO Output Mode Select register
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 0. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL1
      bit_offset: 1
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 1. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL2
      bit_offset: 2
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 2. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL3
      bit_offset: 3
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 3. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL4
      bit_offset: 4
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 4. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL5
      bit_offset: 5
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 5. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL6
      bit_offset: 6
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 6. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEL7
      bit_offset: 7
      bit_width: 1
      description: 'Select gpio out value configured by registers or CPU instructors
        for channel 7. 1: select CPU instructors.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_DLY
    addr: 0x3f4cf014
    size_bits: 32
    description: Dedicated GPIO Input Delay Configuration register
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 2
      description: 'Configure gpio 0 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1
      bit_offset: 2
      bit_width: 2
      description: 'Configure gpio 1 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2
      bit_offset: 4
      bit_width: 2
      description: 'Configure gpio 2 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3
      bit_offset: 6
      bit_width: 2
      description: 'Configure gpio 3 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH4
      bit_offset: 8
      bit_width: 2
      description: 'Configure gpio 4 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH5
      bit_offset: 10
      bit_width: 2
      description: 'Configure gpio 5 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH6
      bit_offset: 12
      bit_width: 2
      description: 'Configure gpio 6 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH7
      bit_offset: 14
      bit_width: 2
      description: 'Configure gpio 7 input delay. 0: No delay; 1: one clock delay;
        2: two clock delay; 3: three clock delay.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_SCAN
    addr: 0x3f4cf018
    size_bits: 32
    description: Dedicated GPIO Input Status register
    fields:
    - !Field
      name: IN_STATUS
      bit_offset: 0
      bit_width: 8
      description: gpio in value after configured by DEDIC_GPIO_IN_DLY_REG.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_RCGN
    addr: 0x3f4cf01c
    size_bits: 32
    description: Dedicated GPIO Interrupts Generate Mode register
    fields:
    - !Field
      name: INTR_MODE_CH0
      bit_offset: 0
      bit_width: 3
      description: "Configure channel 0 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH1
      bit_offset: 3
      bit_width: 3
      description: "Configure channel 1 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH2
      bit_offset: 6
      bit_width: 3
      description: "Configure channel 2 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH3
      bit_offset: 9
      bit_width: 3
      description: "Configure channel 3 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH4
      bit_offset: 12
      bit_width: 3
      description: "Configure channel 4 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH5
      bit_offset: 15
      bit_width: 3
      description: "Configure channel 5 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH6
      bit_offset: 18
      bit_width: 3
      description: "Configure channel 6 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTR_MODE_CH7
      bit_offset: 21
      bit_width: 3
      description: "Configure channel 7 interrupt generate mode. \n0/1: do not generate
        interrupt; \n2: low level trigger; \n3: high level trigger; \n4: falling edge
        trigger; \n5: raising edge trigger; \n6/7: falling and raising edge trigger."
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR_RAW
    addr: 0x3f4cf020
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: GPIO0
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        0 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO1
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        1 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO2
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        2 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO3
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        3 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO4
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        4 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO5
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        5 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO6
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        6 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO7
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when dedicated GPIO
        7 has level/edge change configured by DEDIC_GPIO_INTR_RCGN_REG.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_RLS
    addr: 0x3f4cf024
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: GPIO0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This enable bit for reg_gpio0_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This enable bit for reg_gpio1_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This enable bit for reg_gpio2_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This enable bit for reg_gpio3_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO4_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This enable bit for reg_gpio4_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO5_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This enable bit for reg_gpio5_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO6_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This enable bit for reg_gpio6_int_st register.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO7_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This enable bit for reg_gpio7_int_st register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTR_ST
    addr: 0x3f4cf028
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: GPIO0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for reg_gpio0_int_raw when reg_gpio0_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for reg_gpio1_int_raw when reg_gpio1_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for reg_gpio2_int_raw when reg_gpio2_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO3_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for reg_gpio3_int_raw when reg_gpio3_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO4_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for reg_gpio4_int_raw when reg_gpio4_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO5_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for reg_gpio5_int_raw when reg_gpio5_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO6_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for reg_gpio6_int_raw when reg_gpio6_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GPIO7_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for reg_gpio7_int_raw when reg_gpio7_int_ena
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INTR_CLR
    addr: 0x3f4cf02c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: GPIO0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the reg_gpio0_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the reg_gpio1_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the reg_gpio2_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO3_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the reg_gpio3_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO4_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the reg_gpio4_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO5_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the reg_gpio5_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO6_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the reg_gpio6_int_raw interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPIO7_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the reg_gpio7_int_raw interrupt.
      read_allowed: false
      write_allowed: true
- !Module
  name: DS
  description: Digital Signature
  base_addr: 0x6003d000
  size: 0xe24
  registers:
  - !Register
    name: SET_START
    addr: 0x6003de00
    size_bits: 32
    description: Activates the DS peripheral
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to activate the DS peripheral.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_ME
    addr: 0x6003de04
    size_bits: 32
    description: Starts DS operation
    fields:
    - !Field
      name: SET_ME
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to start DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_FINISH
    addr: 0x6003de08
    size_bits: 32
    description: Ends DS operation
    fields:
    - !Field
      name: SET_FINISH
      bit_offset: 0
      bit_width: 1
      description: Write 1 to this register to end DS operation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_BUSY
    addr: 0x6003de0c
    size_bits: 32
    description: Status of the DS
    fields:
    - !Field
      name: QUERY_BUSY
      bit_offset: 0
      bit_width: 1
      description: '1: The DS peripheral is busy. 0: The DS peripheral is idle.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_KEY_WRONG
    addr: 0x6003de10
    size_bits: 32
    description: Checks the reason why DS_KEY is not ready.
    fields:
    - !Field
      name: QUERY_KEY_WRONG
      bit_offset: 0
      bit_width: 4
      description: '1-15: HMAC was activated, but the DS peripheral did not successfully
        receive the DS_KEY value from the HMAC peripheral. The biggest value is 15.
        0: HMAC is not activated.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_CHECK
    addr: 0x6003de14
    size_bits: 32
    description: Queries DS check result
    fields:
    - !Field
      name: MD_ERROR
      bit_offset: 0
      bit_width: 1
      description: '1: MD check fails. 0: MD check passes.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PADDING_BAD
      bit_offset: 1
      bit_width: 1
      description: '1: The padding check fails. 0: The padding check passes.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x6003de20
    size_bits: 32
    description: Version control register
    reset_value: 0x20190418
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register.
  - !Register
    name: C_MEM[0]
    addr: 0x6003d000
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1]
    addr: 0x6003d001
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[2]
    addr: 0x6003d002
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[3]
    addr: 0x6003d003
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[4]
    addr: 0x6003d004
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[5]
    addr: 0x6003d005
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[6]
    addr: 0x6003d006
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[7]
    addr: 0x6003d007
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[8]
    addr: 0x6003d008
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[9]
    addr: 0x6003d009
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[10]
    addr: 0x6003d00a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[11]
    addr: 0x6003d00b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[12]
    addr: 0x6003d00c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[13]
    addr: 0x6003d00d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[14]
    addr: 0x6003d00e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[15]
    addr: 0x6003d00f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[16]
    addr: 0x6003d010
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[17]
    addr: 0x6003d011
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[18]
    addr: 0x6003d012
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[19]
    addr: 0x6003d013
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[20]
    addr: 0x6003d014
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[21]
    addr: 0x6003d015
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[22]
    addr: 0x6003d016
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[23]
    addr: 0x6003d017
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[24]
    addr: 0x6003d018
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[25]
    addr: 0x6003d019
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[26]
    addr: 0x6003d01a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[27]
    addr: 0x6003d01b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[28]
    addr: 0x6003d01c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[29]
    addr: 0x6003d01d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[30]
    addr: 0x6003d01e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[31]
    addr: 0x6003d01f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[32]
    addr: 0x6003d020
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[33]
    addr: 0x6003d021
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[34]
    addr: 0x6003d022
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[35]
    addr: 0x6003d023
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[36]
    addr: 0x6003d024
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[37]
    addr: 0x6003d025
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[38]
    addr: 0x6003d026
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[39]
    addr: 0x6003d027
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[40]
    addr: 0x6003d028
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[41]
    addr: 0x6003d029
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[42]
    addr: 0x6003d02a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[43]
    addr: 0x6003d02b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[44]
    addr: 0x6003d02c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[45]
    addr: 0x6003d02d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[46]
    addr: 0x6003d02e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[47]
    addr: 0x6003d02f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[48]
    addr: 0x6003d030
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[49]
    addr: 0x6003d031
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[50]
    addr: 0x6003d032
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[51]
    addr: 0x6003d033
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[52]
    addr: 0x6003d034
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[53]
    addr: 0x6003d035
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[54]
    addr: 0x6003d036
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[55]
    addr: 0x6003d037
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[56]
    addr: 0x6003d038
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[57]
    addr: 0x6003d039
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[58]
    addr: 0x6003d03a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[59]
    addr: 0x6003d03b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[60]
    addr: 0x6003d03c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[61]
    addr: 0x6003d03d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[62]
    addr: 0x6003d03e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[63]
    addr: 0x6003d03f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[64]
    addr: 0x6003d040
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[65]
    addr: 0x6003d041
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[66]
    addr: 0x6003d042
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[67]
    addr: 0x6003d043
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[68]
    addr: 0x6003d044
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[69]
    addr: 0x6003d045
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[70]
    addr: 0x6003d046
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[71]
    addr: 0x6003d047
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[72]
    addr: 0x6003d048
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[73]
    addr: 0x6003d049
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[74]
    addr: 0x6003d04a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[75]
    addr: 0x6003d04b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[76]
    addr: 0x6003d04c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[77]
    addr: 0x6003d04d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[78]
    addr: 0x6003d04e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[79]
    addr: 0x6003d04f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[80]
    addr: 0x6003d050
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[81]
    addr: 0x6003d051
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[82]
    addr: 0x6003d052
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[83]
    addr: 0x6003d053
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[84]
    addr: 0x6003d054
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[85]
    addr: 0x6003d055
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[86]
    addr: 0x6003d056
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[87]
    addr: 0x6003d057
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[88]
    addr: 0x6003d058
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[89]
    addr: 0x6003d059
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[90]
    addr: 0x6003d05a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[91]
    addr: 0x6003d05b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[92]
    addr: 0x6003d05c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[93]
    addr: 0x6003d05d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[94]
    addr: 0x6003d05e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[95]
    addr: 0x6003d05f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[96]
    addr: 0x6003d060
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[97]
    addr: 0x6003d061
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[98]
    addr: 0x6003d062
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[99]
    addr: 0x6003d063
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[100]
    addr: 0x6003d064
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[101]
    addr: 0x6003d065
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[102]
    addr: 0x6003d066
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[103]
    addr: 0x6003d067
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[104]
    addr: 0x6003d068
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[105]
    addr: 0x6003d069
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[106]
    addr: 0x6003d06a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[107]
    addr: 0x6003d06b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[108]
    addr: 0x6003d06c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[109]
    addr: 0x6003d06d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[110]
    addr: 0x6003d06e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[111]
    addr: 0x6003d06f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[112]
    addr: 0x6003d070
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[113]
    addr: 0x6003d071
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[114]
    addr: 0x6003d072
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[115]
    addr: 0x6003d073
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[116]
    addr: 0x6003d074
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[117]
    addr: 0x6003d075
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[118]
    addr: 0x6003d076
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[119]
    addr: 0x6003d077
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[120]
    addr: 0x6003d078
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[121]
    addr: 0x6003d079
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[122]
    addr: 0x6003d07a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[123]
    addr: 0x6003d07b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[124]
    addr: 0x6003d07c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[125]
    addr: 0x6003d07d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[126]
    addr: 0x6003d07e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[127]
    addr: 0x6003d07f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[128]
    addr: 0x6003d080
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[129]
    addr: 0x6003d081
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[130]
    addr: 0x6003d082
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[131]
    addr: 0x6003d083
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[132]
    addr: 0x6003d084
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[133]
    addr: 0x6003d085
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[134]
    addr: 0x6003d086
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[135]
    addr: 0x6003d087
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[136]
    addr: 0x6003d088
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[137]
    addr: 0x6003d089
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[138]
    addr: 0x6003d08a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[139]
    addr: 0x6003d08b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[140]
    addr: 0x6003d08c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[141]
    addr: 0x6003d08d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[142]
    addr: 0x6003d08e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[143]
    addr: 0x6003d08f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[144]
    addr: 0x6003d090
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[145]
    addr: 0x6003d091
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[146]
    addr: 0x6003d092
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[147]
    addr: 0x6003d093
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[148]
    addr: 0x6003d094
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[149]
    addr: 0x6003d095
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[150]
    addr: 0x6003d096
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[151]
    addr: 0x6003d097
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[152]
    addr: 0x6003d098
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[153]
    addr: 0x6003d099
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[154]
    addr: 0x6003d09a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[155]
    addr: 0x6003d09b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[156]
    addr: 0x6003d09c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[157]
    addr: 0x6003d09d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[158]
    addr: 0x6003d09e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[159]
    addr: 0x6003d09f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[160]
    addr: 0x6003d0a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[161]
    addr: 0x6003d0a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[162]
    addr: 0x6003d0a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[163]
    addr: 0x6003d0a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[164]
    addr: 0x6003d0a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[165]
    addr: 0x6003d0a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[166]
    addr: 0x6003d0a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[167]
    addr: 0x6003d0a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[168]
    addr: 0x6003d0a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[169]
    addr: 0x6003d0a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[170]
    addr: 0x6003d0aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[171]
    addr: 0x6003d0ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[172]
    addr: 0x6003d0ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[173]
    addr: 0x6003d0ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[174]
    addr: 0x6003d0ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[175]
    addr: 0x6003d0af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[176]
    addr: 0x6003d0b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[177]
    addr: 0x6003d0b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[178]
    addr: 0x6003d0b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[179]
    addr: 0x6003d0b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[180]
    addr: 0x6003d0b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[181]
    addr: 0x6003d0b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[182]
    addr: 0x6003d0b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[183]
    addr: 0x6003d0b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[184]
    addr: 0x6003d0b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[185]
    addr: 0x6003d0b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[186]
    addr: 0x6003d0ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[187]
    addr: 0x6003d0bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[188]
    addr: 0x6003d0bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[189]
    addr: 0x6003d0bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[190]
    addr: 0x6003d0be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[191]
    addr: 0x6003d0bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[192]
    addr: 0x6003d0c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[193]
    addr: 0x6003d0c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[194]
    addr: 0x6003d0c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[195]
    addr: 0x6003d0c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[196]
    addr: 0x6003d0c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[197]
    addr: 0x6003d0c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[198]
    addr: 0x6003d0c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[199]
    addr: 0x6003d0c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[200]
    addr: 0x6003d0c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[201]
    addr: 0x6003d0c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[202]
    addr: 0x6003d0ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[203]
    addr: 0x6003d0cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[204]
    addr: 0x6003d0cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[205]
    addr: 0x6003d0cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[206]
    addr: 0x6003d0ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[207]
    addr: 0x6003d0cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[208]
    addr: 0x6003d0d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[209]
    addr: 0x6003d0d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[210]
    addr: 0x6003d0d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[211]
    addr: 0x6003d0d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[212]
    addr: 0x6003d0d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[213]
    addr: 0x6003d0d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[214]
    addr: 0x6003d0d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[215]
    addr: 0x6003d0d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[216]
    addr: 0x6003d0d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[217]
    addr: 0x6003d0d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[218]
    addr: 0x6003d0da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[219]
    addr: 0x6003d0db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[220]
    addr: 0x6003d0dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[221]
    addr: 0x6003d0dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[222]
    addr: 0x6003d0de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[223]
    addr: 0x6003d0df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[224]
    addr: 0x6003d0e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[225]
    addr: 0x6003d0e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[226]
    addr: 0x6003d0e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[227]
    addr: 0x6003d0e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[228]
    addr: 0x6003d0e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[229]
    addr: 0x6003d0e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[230]
    addr: 0x6003d0e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[231]
    addr: 0x6003d0e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[232]
    addr: 0x6003d0e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[233]
    addr: 0x6003d0e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[234]
    addr: 0x6003d0ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[235]
    addr: 0x6003d0eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[236]
    addr: 0x6003d0ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[237]
    addr: 0x6003d0ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[238]
    addr: 0x6003d0ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[239]
    addr: 0x6003d0ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[240]
    addr: 0x6003d0f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[241]
    addr: 0x6003d0f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[242]
    addr: 0x6003d0f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[243]
    addr: 0x6003d0f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[244]
    addr: 0x6003d0f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[245]
    addr: 0x6003d0f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[246]
    addr: 0x6003d0f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[247]
    addr: 0x6003d0f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[248]
    addr: 0x6003d0f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[249]
    addr: 0x6003d0f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[250]
    addr: 0x6003d0fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[251]
    addr: 0x6003d0fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[252]
    addr: 0x6003d0fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[253]
    addr: 0x6003d0fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[254]
    addr: 0x6003d0fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[255]
    addr: 0x6003d0ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[256]
    addr: 0x6003d100
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[257]
    addr: 0x6003d101
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[258]
    addr: 0x6003d102
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[259]
    addr: 0x6003d103
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[260]
    addr: 0x6003d104
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[261]
    addr: 0x6003d105
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[262]
    addr: 0x6003d106
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[263]
    addr: 0x6003d107
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[264]
    addr: 0x6003d108
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[265]
    addr: 0x6003d109
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[266]
    addr: 0x6003d10a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[267]
    addr: 0x6003d10b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[268]
    addr: 0x6003d10c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[269]
    addr: 0x6003d10d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[270]
    addr: 0x6003d10e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[271]
    addr: 0x6003d10f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[272]
    addr: 0x6003d110
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[273]
    addr: 0x6003d111
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[274]
    addr: 0x6003d112
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[275]
    addr: 0x6003d113
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[276]
    addr: 0x6003d114
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[277]
    addr: 0x6003d115
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[278]
    addr: 0x6003d116
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[279]
    addr: 0x6003d117
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[280]
    addr: 0x6003d118
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[281]
    addr: 0x6003d119
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[282]
    addr: 0x6003d11a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[283]
    addr: 0x6003d11b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[284]
    addr: 0x6003d11c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[285]
    addr: 0x6003d11d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[286]
    addr: 0x6003d11e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[287]
    addr: 0x6003d11f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[288]
    addr: 0x6003d120
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[289]
    addr: 0x6003d121
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[290]
    addr: 0x6003d122
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[291]
    addr: 0x6003d123
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[292]
    addr: 0x6003d124
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[293]
    addr: 0x6003d125
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[294]
    addr: 0x6003d126
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[295]
    addr: 0x6003d127
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[296]
    addr: 0x6003d128
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[297]
    addr: 0x6003d129
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[298]
    addr: 0x6003d12a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[299]
    addr: 0x6003d12b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[300]
    addr: 0x6003d12c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[301]
    addr: 0x6003d12d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[302]
    addr: 0x6003d12e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[303]
    addr: 0x6003d12f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[304]
    addr: 0x6003d130
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[305]
    addr: 0x6003d131
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[306]
    addr: 0x6003d132
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[307]
    addr: 0x6003d133
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[308]
    addr: 0x6003d134
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[309]
    addr: 0x6003d135
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[310]
    addr: 0x6003d136
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[311]
    addr: 0x6003d137
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[312]
    addr: 0x6003d138
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[313]
    addr: 0x6003d139
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[314]
    addr: 0x6003d13a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[315]
    addr: 0x6003d13b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[316]
    addr: 0x6003d13c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[317]
    addr: 0x6003d13d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[318]
    addr: 0x6003d13e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[319]
    addr: 0x6003d13f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[320]
    addr: 0x6003d140
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[321]
    addr: 0x6003d141
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[322]
    addr: 0x6003d142
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[323]
    addr: 0x6003d143
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[324]
    addr: 0x6003d144
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[325]
    addr: 0x6003d145
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[326]
    addr: 0x6003d146
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[327]
    addr: 0x6003d147
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[328]
    addr: 0x6003d148
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[329]
    addr: 0x6003d149
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[330]
    addr: 0x6003d14a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[331]
    addr: 0x6003d14b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[332]
    addr: 0x6003d14c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[333]
    addr: 0x6003d14d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[334]
    addr: 0x6003d14e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[335]
    addr: 0x6003d14f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[336]
    addr: 0x6003d150
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[337]
    addr: 0x6003d151
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[338]
    addr: 0x6003d152
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[339]
    addr: 0x6003d153
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[340]
    addr: 0x6003d154
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[341]
    addr: 0x6003d155
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[342]
    addr: 0x6003d156
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[343]
    addr: 0x6003d157
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[344]
    addr: 0x6003d158
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[345]
    addr: 0x6003d159
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[346]
    addr: 0x6003d15a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[347]
    addr: 0x6003d15b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[348]
    addr: 0x6003d15c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[349]
    addr: 0x6003d15d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[350]
    addr: 0x6003d15e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[351]
    addr: 0x6003d15f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[352]
    addr: 0x6003d160
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[353]
    addr: 0x6003d161
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[354]
    addr: 0x6003d162
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[355]
    addr: 0x6003d163
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[356]
    addr: 0x6003d164
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[357]
    addr: 0x6003d165
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[358]
    addr: 0x6003d166
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[359]
    addr: 0x6003d167
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[360]
    addr: 0x6003d168
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[361]
    addr: 0x6003d169
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[362]
    addr: 0x6003d16a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[363]
    addr: 0x6003d16b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[364]
    addr: 0x6003d16c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[365]
    addr: 0x6003d16d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[366]
    addr: 0x6003d16e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[367]
    addr: 0x6003d16f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[368]
    addr: 0x6003d170
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[369]
    addr: 0x6003d171
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[370]
    addr: 0x6003d172
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[371]
    addr: 0x6003d173
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[372]
    addr: 0x6003d174
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[373]
    addr: 0x6003d175
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[374]
    addr: 0x6003d176
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[375]
    addr: 0x6003d177
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[376]
    addr: 0x6003d178
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[377]
    addr: 0x6003d179
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[378]
    addr: 0x6003d17a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[379]
    addr: 0x6003d17b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[380]
    addr: 0x6003d17c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[381]
    addr: 0x6003d17d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[382]
    addr: 0x6003d17e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[383]
    addr: 0x6003d17f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[384]
    addr: 0x6003d180
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[385]
    addr: 0x6003d181
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[386]
    addr: 0x6003d182
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[387]
    addr: 0x6003d183
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[388]
    addr: 0x6003d184
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[389]
    addr: 0x6003d185
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[390]
    addr: 0x6003d186
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[391]
    addr: 0x6003d187
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[392]
    addr: 0x6003d188
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[393]
    addr: 0x6003d189
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[394]
    addr: 0x6003d18a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[395]
    addr: 0x6003d18b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[396]
    addr: 0x6003d18c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[397]
    addr: 0x6003d18d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[398]
    addr: 0x6003d18e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[399]
    addr: 0x6003d18f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[400]
    addr: 0x6003d190
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[401]
    addr: 0x6003d191
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[402]
    addr: 0x6003d192
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[403]
    addr: 0x6003d193
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[404]
    addr: 0x6003d194
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[405]
    addr: 0x6003d195
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[406]
    addr: 0x6003d196
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[407]
    addr: 0x6003d197
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[408]
    addr: 0x6003d198
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[409]
    addr: 0x6003d199
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[410]
    addr: 0x6003d19a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[411]
    addr: 0x6003d19b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[412]
    addr: 0x6003d19c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[413]
    addr: 0x6003d19d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[414]
    addr: 0x6003d19e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[415]
    addr: 0x6003d19f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[416]
    addr: 0x6003d1a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[417]
    addr: 0x6003d1a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[418]
    addr: 0x6003d1a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[419]
    addr: 0x6003d1a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[420]
    addr: 0x6003d1a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[421]
    addr: 0x6003d1a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[422]
    addr: 0x6003d1a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[423]
    addr: 0x6003d1a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[424]
    addr: 0x6003d1a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[425]
    addr: 0x6003d1a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[426]
    addr: 0x6003d1aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[427]
    addr: 0x6003d1ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[428]
    addr: 0x6003d1ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[429]
    addr: 0x6003d1ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[430]
    addr: 0x6003d1ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[431]
    addr: 0x6003d1af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[432]
    addr: 0x6003d1b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[433]
    addr: 0x6003d1b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[434]
    addr: 0x6003d1b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[435]
    addr: 0x6003d1b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[436]
    addr: 0x6003d1b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[437]
    addr: 0x6003d1b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[438]
    addr: 0x6003d1b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[439]
    addr: 0x6003d1b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[440]
    addr: 0x6003d1b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[441]
    addr: 0x6003d1b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[442]
    addr: 0x6003d1ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[443]
    addr: 0x6003d1bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[444]
    addr: 0x6003d1bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[445]
    addr: 0x6003d1bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[446]
    addr: 0x6003d1be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[447]
    addr: 0x6003d1bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[448]
    addr: 0x6003d1c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[449]
    addr: 0x6003d1c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[450]
    addr: 0x6003d1c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[451]
    addr: 0x6003d1c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[452]
    addr: 0x6003d1c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[453]
    addr: 0x6003d1c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[454]
    addr: 0x6003d1c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[455]
    addr: 0x6003d1c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[456]
    addr: 0x6003d1c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[457]
    addr: 0x6003d1c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[458]
    addr: 0x6003d1ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[459]
    addr: 0x6003d1cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[460]
    addr: 0x6003d1cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[461]
    addr: 0x6003d1cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[462]
    addr: 0x6003d1ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[463]
    addr: 0x6003d1cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[464]
    addr: 0x6003d1d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[465]
    addr: 0x6003d1d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[466]
    addr: 0x6003d1d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[467]
    addr: 0x6003d1d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[468]
    addr: 0x6003d1d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[469]
    addr: 0x6003d1d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[470]
    addr: 0x6003d1d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[471]
    addr: 0x6003d1d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[472]
    addr: 0x6003d1d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[473]
    addr: 0x6003d1d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[474]
    addr: 0x6003d1da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[475]
    addr: 0x6003d1db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[476]
    addr: 0x6003d1dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[477]
    addr: 0x6003d1dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[478]
    addr: 0x6003d1de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[479]
    addr: 0x6003d1df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[480]
    addr: 0x6003d1e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[481]
    addr: 0x6003d1e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[482]
    addr: 0x6003d1e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[483]
    addr: 0x6003d1e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[484]
    addr: 0x6003d1e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[485]
    addr: 0x6003d1e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[486]
    addr: 0x6003d1e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[487]
    addr: 0x6003d1e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[488]
    addr: 0x6003d1e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[489]
    addr: 0x6003d1e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[490]
    addr: 0x6003d1ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[491]
    addr: 0x6003d1eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[492]
    addr: 0x6003d1ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[493]
    addr: 0x6003d1ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[494]
    addr: 0x6003d1ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[495]
    addr: 0x6003d1ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[496]
    addr: 0x6003d1f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[497]
    addr: 0x6003d1f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[498]
    addr: 0x6003d1f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[499]
    addr: 0x6003d1f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[500]
    addr: 0x6003d1f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[501]
    addr: 0x6003d1f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[502]
    addr: 0x6003d1f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[503]
    addr: 0x6003d1f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[504]
    addr: 0x6003d1f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[505]
    addr: 0x6003d1f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[506]
    addr: 0x6003d1fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[507]
    addr: 0x6003d1fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[508]
    addr: 0x6003d1fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[509]
    addr: 0x6003d1fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[510]
    addr: 0x6003d1fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[511]
    addr: 0x6003d1ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[512]
    addr: 0x6003d200
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[513]
    addr: 0x6003d201
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[514]
    addr: 0x6003d202
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[515]
    addr: 0x6003d203
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[516]
    addr: 0x6003d204
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[517]
    addr: 0x6003d205
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[518]
    addr: 0x6003d206
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[519]
    addr: 0x6003d207
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[520]
    addr: 0x6003d208
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[521]
    addr: 0x6003d209
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[522]
    addr: 0x6003d20a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[523]
    addr: 0x6003d20b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[524]
    addr: 0x6003d20c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[525]
    addr: 0x6003d20d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[526]
    addr: 0x6003d20e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[527]
    addr: 0x6003d20f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[528]
    addr: 0x6003d210
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[529]
    addr: 0x6003d211
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[530]
    addr: 0x6003d212
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[531]
    addr: 0x6003d213
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[532]
    addr: 0x6003d214
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[533]
    addr: 0x6003d215
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[534]
    addr: 0x6003d216
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[535]
    addr: 0x6003d217
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[536]
    addr: 0x6003d218
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[537]
    addr: 0x6003d219
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[538]
    addr: 0x6003d21a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[539]
    addr: 0x6003d21b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[540]
    addr: 0x6003d21c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[541]
    addr: 0x6003d21d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[542]
    addr: 0x6003d21e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[543]
    addr: 0x6003d21f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[544]
    addr: 0x6003d220
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[545]
    addr: 0x6003d221
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[546]
    addr: 0x6003d222
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[547]
    addr: 0x6003d223
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[548]
    addr: 0x6003d224
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[549]
    addr: 0x6003d225
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[550]
    addr: 0x6003d226
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[551]
    addr: 0x6003d227
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[552]
    addr: 0x6003d228
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[553]
    addr: 0x6003d229
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[554]
    addr: 0x6003d22a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[555]
    addr: 0x6003d22b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[556]
    addr: 0x6003d22c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[557]
    addr: 0x6003d22d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[558]
    addr: 0x6003d22e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[559]
    addr: 0x6003d22f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[560]
    addr: 0x6003d230
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[561]
    addr: 0x6003d231
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[562]
    addr: 0x6003d232
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[563]
    addr: 0x6003d233
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[564]
    addr: 0x6003d234
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[565]
    addr: 0x6003d235
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[566]
    addr: 0x6003d236
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[567]
    addr: 0x6003d237
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[568]
    addr: 0x6003d238
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[569]
    addr: 0x6003d239
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[570]
    addr: 0x6003d23a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[571]
    addr: 0x6003d23b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[572]
    addr: 0x6003d23c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[573]
    addr: 0x6003d23d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[574]
    addr: 0x6003d23e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[575]
    addr: 0x6003d23f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[576]
    addr: 0x6003d240
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[577]
    addr: 0x6003d241
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[578]
    addr: 0x6003d242
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[579]
    addr: 0x6003d243
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[580]
    addr: 0x6003d244
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[581]
    addr: 0x6003d245
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[582]
    addr: 0x6003d246
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[583]
    addr: 0x6003d247
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[584]
    addr: 0x6003d248
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[585]
    addr: 0x6003d249
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[586]
    addr: 0x6003d24a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[587]
    addr: 0x6003d24b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[588]
    addr: 0x6003d24c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[589]
    addr: 0x6003d24d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[590]
    addr: 0x6003d24e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[591]
    addr: 0x6003d24f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[592]
    addr: 0x6003d250
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[593]
    addr: 0x6003d251
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[594]
    addr: 0x6003d252
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[595]
    addr: 0x6003d253
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[596]
    addr: 0x6003d254
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[597]
    addr: 0x6003d255
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[598]
    addr: 0x6003d256
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[599]
    addr: 0x6003d257
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[600]
    addr: 0x6003d258
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[601]
    addr: 0x6003d259
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[602]
    addr: 0x6003d25a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[603]
    addr: 0x6003d25b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[604]
    addr: 0x6003d25c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[605]
    addr: 0x6003d25d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[606]
    addr: 0x6003d25e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[607]
    addr: 0x6003d25f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[608]
    addr: 0x6003d260
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[609]
    addr: 0x6003d261
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[610]
    addr: 0x6003d262
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[611]
    addr: 0x6003d263
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[612]
    addr: 0x6003d264
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[613]
    addr: 0x6003d265
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[614]
    addr: 0x6003d266
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[615]
    addr: 0x6003d267
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[616]
    addr: 0x6003d268
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[617]
    addr: 0x6003d269
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[618]
    addr: 0x6003d26a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[619]
    addr: 0x6003d26b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[620]
    addr: 0x6003d26c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[621]
    addr: 0x6003d26d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[622]
    addr: 0x6003d26e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[623]
    addr: 0x6003d26f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[624]
    addr: 0x6003d270
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[625]
    addr: 0x6003d271
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[626]
    addr: 0x6003d272
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[627]
    addr: 0x6003d273
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[628]
    addr: 0x6003d274
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[629]
    addr: 0x6003d275
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[630]
    addr: 0x6003d276
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[631]
    addr: 0x6003d277
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[632]
    addr: 0x6003d278
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[633]
    addr: 0x6003d279
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[634]
    addr: 0x6003d27a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[635]
    addr: 0x6003d27b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[636]
    addr: 0x6003d27c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[637]
    addr: 0x6003d27d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[638]
    addr: 0x6003d27e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[639]
    addr: 0x6003d27f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[640]
    addr: 0x6003d280
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[641]
    addr: 0x6003d281
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[642]
    addr: 0x6003d282
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[643]
    addr: 0x6003d283
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[644]
    addr: 0x6003d284
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[645]
    addr: 0x6003d285
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[646]
    addr: 0x6003d286
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[647]
    addr: 0x6003d287
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[648]
    addr: 0x6003d288
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[649]
    addr: 0x6003d289
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[650]
    addr: 0x6003d28a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[651]
    addr: 0x6003d28b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[652]
    addr: 0x6003d28c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[653]
    addr: 0x6003d28d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[654]
    addr: 0x6003d28e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[655]
    addr: 0x6003d28f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[656]
    addr: 0x6003d290
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[657]
    addr: 0x6003d291
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[658]
    addr: 0x6003d292
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[659]
    addr: 0x6003d293
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[660]
    addr: 0x6003d294
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[661]
    addr: 0x6003d295
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[662]
    addr: 0x6003d296
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[663]
    addr: 0x6003d297
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[664]
    addr: 0x6003d298
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[665]
    addr: 0x6003d299
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[666]
    addr: 0x6003d29a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[667]
    addr: 0x6003d29b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[668]
    addr: 0x6003d29c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[669]
    addr: 0x6003d29d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[670]
    addr: 0x6003d29e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[671]
    addr: 0x6003d29f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[672]
    addr: 0x6003d2a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[673]
    addr: 0x6003d2a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[674]
    addr: 0x6003d2a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[675]
    addr: 0x6003d2a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[676]
    addr: 0x6003d2a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[677]
    addr: 0x6003d2a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[678]
    addr: 0x6003d2a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[679]
    addr: 0x6003d2a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[680]
    addr: 0x6003d2a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[681]
    addr: 0x6003d2a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[682]
    addr: 0x6003d2aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[683]
    addr: 0x6003d2ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[684]
    addr: 0x6003d2ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[685]
    addr: 0x6003d2ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[686]
    addr: 0x6003d2ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[687]
    addr: 0x6003d2af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[688]
    addr: 0x6003d2b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[689]
    addr: 0x6003d2b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[690]
    addr: 0x6003d2b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[691]
    addr: 0x6003d2b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[692]
    addr: 0x6003d2b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[693]
    addr: 0x6003d2b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[694]
    addr: 0x6003d2b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[695]
    addr: 0x6003d2b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[696]
    addr: 0x6003d2b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[697]
    addr: 0x6003d2b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[698]
    addr: 0x6003d2ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[699]
    addr: 0x6003d2bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[700]
    addr: 0x6003d2bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[701]
    addr: 0x6003d2bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[702]
    addr: 0x6003d2be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[703]
    addr: 0x6003d2bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[704]
    addr: 0x6003d2c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[705]
    addr: 0x6003d2c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[706]
    addr: 0x6003d2c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[707]
    addr: 0x6003d2c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[708]
    addr: 0x6003d2c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[709]
    addr: 0x6003d2c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[710]
    addr: 0x6003d2c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[711]
    addr: 0x6003d2c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[712]
    addr: 0x6003d2c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[713]
    addr: 0x6003d2c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[714]
    addr: 0x6003d2ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[715]
    addr: 0x6003d2cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[716]
    addr: 0x6003d2cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[717]
    addr: 0x6003d2cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[718]
    addr: 0x6003d2ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[719]
    addr: 0x6003d2cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[720]
    addr: 0x6003d2d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[721]
    addr: 0x6003d2d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[722]
    addr: 0x6003d2d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[723]
    addr: 0x6003d2d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[724]
    addr: 0x6003d2d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[725]
    addr: 0x6003d2d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[726]
    addr: 0x6003d2d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[727]
    addr: 0x6003d2d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[728]
    addr: 0x6003d2d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[729]
    addr: 0x6003d2d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[730]
    addr: 0x6003d2da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[731]
    addr: 0x6003d2db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[732]
    addr: 0x6003d2dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[733]
    addr: 0x6003d2dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[734]
    addr: 0x6003d2de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[735]
    addr: 0x6003d2df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[736]
    addr: 0x6003d2e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[737]
    addr: 0x6003d2e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[738]
    addr: 0x6003d2e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[739]
    addr: 0x6003d2e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[740]
    addr: 0x6003d2e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[741]
    addr: 0x6003d2e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[742]
    addr: 0x6003d2e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[743]
    addr: 0x6003d2e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[744]
    addr: 0x6003d2e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[745]
    addr: 0x6003d2e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[746]
    addr: 0x6003d2ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[747]
    addr: 0x6003d2eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[748]
    addr: 0x6003d2ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[749]
    addr: 0x6003d2ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[750]
    addr: 0x6003d2ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[751]
    addr: 0x6003d2ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[752]
    addr: 0x6003d2f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[753]
    addr: 0x6003d2f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[754]
    addr: 0x6003d2f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[755]
    addr: 0x6003d2f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[756]
    addr: 0x6003d2f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[757]
    addr: 0x6003d2f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[758]
    addr: 0x6003d2f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[759]
    addr: 0x6003d2f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[760]
    addr: 0x6003d2f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[761]
    addr: 0x6003d2f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[762]
    addr: 0x6003d2fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[763]
    addr: 0x6003d2fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[764]
    addr: 0x6003d2fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[765]
    addr: 0x6003d2fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[766]
    addr: 0x6003d2fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[767]
    addr: 0x6003d2ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[768]
    addr: 0x6003d300
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[769]
    addr: 0x6003d301
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[770]
    addr: 0x6003d302
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[771]
    addr: 0x6003d303
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[772]
    addr: 0x6003d304
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[773]
    addr: 0x6003d305
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[774]
    addr: 0x6003d306
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[775]
    addr: 0x6003d307
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[776]
    addr: 0x6003d308
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[777]
    addr: 0x6003d309
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[778]
    addr: 0x6003d30a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[779]
    addr: 0x6003d30b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[780]
    addr: 0x6003d30c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[781]
    addr: 0x6003d30d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[782]
    addr: 0x6003d30e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[783]
    addr: 0x6003d30f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[784]
    addr: 0x6003d310
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[785]
    addr: 0x6003d311
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[786]
    addr: 0x6003d312
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[787]
    addr: 0x6003d313
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[788]
    addr: 0x6003d314
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[789]
    addr: 0x6003d315
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[790]
    addr: 0x6003d316
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[791]
    addr: 0x6003d317
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[792]
    addr: 0x6003d318
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[793]
    addr: 0x6003d319
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[794]
    addr: 0x6003d31a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[795]
    addr: 0x6003d31b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[796]
    addr: 0x6003d31c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[797]
    addr: 0x6003d31d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[798]
    addr: 0x6003d31e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[799]
    addr: 0x6003d31f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[800]
    addr: 0x6003d320
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[801]
    addr: 0x6003d321
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[802]
    addr: 0x6003d322
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[803]
    addr: 0x6003d323
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[804]
    addr: 0x6003d324
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[805]
    addr: 0x6003d325
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[806]
    addr: 0x6003d326
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[807]
    addr: 0x6003d327
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[808]
    addr: 0x6003d328
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[809]
    addr: 0x6003d329
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[810]
    addr: 0x6003d32a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[811]
    addr: 0x6003d32b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[812]
    addr: 0x6003d32c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[813]
    addr: 0x6003d32d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[814]
    addr: 0x6003d32e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[815]
    addr: 0x6003d32f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[816]
    addr: 0x6003d330
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[817]
    addr: 0x6003d331
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[818]
    addr: 0x6003d332
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[819]
    addr: 0x6003d333
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[820]
    addr: 0x6003d334
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[821]
    addr: 0x6003d335
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[822]
    addr: 0x6003d336
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[823]
    addr: 0x6003d337
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[824]
    addr: 0x6003d338
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[825]
    addr: 0x6003d339
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[826]
    addr: 0x6003d33a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[827]
    addr: 0x6003d33b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[828]
    addr: 0x6003d33c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[829]
    addr: 0x6003d33d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[830]
    addr: 0x6003d33e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[831]
    addr: 0x6003d33f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[832]
    addr: 0x6003d340
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[833]
    addr: 0x6003d341
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[834]
    addr: 0x6003d342
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[835]
    addr: 0x6003d343
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[836]
    addr: 0x6003d344
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[837]
    addr: 0x6003d345
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[838]
    addr: 0x6003d346
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[839]
    addr: 0x6003d347
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[840]
    addr: 0x6003d348
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[841]
    addr: 0x6003d349
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[842]
    addr: 0x6003d34a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[843]
    addr: 0x6003d34b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[844]
    addr: 0x6003d34c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[845]
    addr: 0x6003d34d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[846]
    addr: 0x6003d34e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[847]
    addr: 0x6003d34f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[848]
    addr: 0x6003d350
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[849]
    addr: 0x6003d351
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[850]
    addr: 0x6003d352
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[851]
    addr: 0x6003d353
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[852]
    addr: 0x6003d354
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[853]
    addr: 0x6003d355
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[854]
    addr: 0x6003d356
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[855]
    addr: 0x6003d357
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[856]
    addr: 0x6003d358
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[857]
    addr: 0x6003d359
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[858]
    addr: 0x6003d35a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[859]
    addr: 0x6003d35b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[860]
    addr: 0x6003d35c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[861]
    addr: 0x6003d35d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[862]
    addr: 0x6003d35e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[863]
    addr: 0x6003d35f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[864]
    addr: 0x6003d360
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[865]
    addr: 0x6003d361
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[866]
    addr: 0x6003d362
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[867]
    addr: 0x6003d363
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[868]
    addr: 0x6003d364
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[869]
    addr: 0x6003d365
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[870]
    addr: 0x6003d366
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[871]
    addr: 0x6003d367
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[872]
    addr: 0x6003d368
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[873]
    addr: 0x6003d369
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[874]
    addr: 0x6003d36a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[875]
    addr: 0x6003d36b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[876]
    addr: 0x6003d36c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[877]
    addr: 0x6003d36d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[878]
    addr: 0x6003d36e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[879]
    addr: 0x6003d36f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[880]
    addr: 0x6003d370
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[881]
    addr: 0x6003d371
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[882]
    addr: 0x6003d372
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[883]
    addr: 0x6003d373
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[884]
    addr: 0x6003d374
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[885]
    addr: 0x6003d375
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[886]
    addr: 0x6003d376
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[887]
    addr: 0x6003d377
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[888]
    addr: 0x6003d378
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[889]
    addr: 0x6003d379
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[890]
    addr: 0x6003d37a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[891]
    addr: 0x6003d37b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[892]
    addr: 0x6003d37c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[893]
    addr: 0x6003d37d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[894]
    addr: 0x6003d37e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[895]
    addr: 0x6003d37f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[896]
    addr: 0x6003d380
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[897]
    addr: 0x6003d381
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[898]
    addr: 0x6003d382
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[899]
    addr: 0x6003d383
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[900]
    addr: 0x6003d384
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[901]
    addr: 0x6003d385
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[902]
    addr: 0x6003d386
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[903]
    addr: 0x6003d387
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[904]
    addr: 0x6003d388
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[905]
    addr: 0x6003d389
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[906]
    addr: 0x6003d38a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[907]
    addr: 0x6003d38b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[908]
    addr: 0x6003d38c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[909]
    addr: 0x6003d38d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[910]
    addr: 0x6003d38e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[911]
    addr: 0x6003d38f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[912]
    addr: 0x6003d390
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[913]
    addr: 0x6003d391
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[914]
    addr: 0x6003d392
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[915]
    addr: 0x6003d393
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[916]
    addr: 0x6003d394
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[917]
    addr: 0x6003d395
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[918]
    addr: 0x6003d396
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[919]
    addr: 0x6003d397
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[920]
    addr: 0x6003d398
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[921]
    addr: 0x6003d399
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[922]
    addr: 0x6003d39a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[923]
    addr: 0x6003d39b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[924]
    addr: 0x6003d39c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[925]
    addr: 0x6003d39d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[926]
    addr: 0x6003d39e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[927]
    addr: 0x6003d39f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[928]
    addr: 0x6003d3a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[929]
    addr: 0x6003d3a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[930]
    addr: 0x6003d3a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[931]
    addr: 0x6003d3a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[932]
    addr: 0x6003d3a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[933]
    addr: 0x6003d3a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[934]
    addr: 0x6003d3a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[935]
    addr: 0x6003d3a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[936]
    addr: 0x6003d3a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[937]
    addr: 0x6003d3a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[938]
    addr: 0x6003d3aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[939]
    addr: 0x6003d3ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[940]
    addr: 0x6003d3ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[941]
    addr: 0x6003d3ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[942]
    addr: 0x6003d3ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[943]
    addr: 0x6003d3af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[944]
    addr: 0x6003d3b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[945]
    addr: 0x6003d3b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[946]
    addr: 0x6003d3b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[947]
    addr: 0x6003d3b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[948]
    addr: 0x6003d3b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[949]
    addr: 0x6003d3b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[950]
    addr: 0x6003d3b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[951]
    addr: 0x6003d3b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[952]
    addr: 0x6003d3b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[953]
    addr: 0x6003d3b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[954]
    addr: 0x6003d3ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[955]
    addr: 0x6003d3bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[956]
    addr: 0x6003d3bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[957]
    addr: 0x6003d3bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[958]
    addr: 0x6003d3be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[959]
    addr: 0x6003d3bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[960]
    addr: 0x6003d3c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[961]
    addr: 0x6003d3c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[962]
    addr: 0x6003d3c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[963]
    addr: 0x6003d3c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[964]
    addr: 0x6003d3c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[965]
    addr: 0x6003d3c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[966]
    addr: 0x6003d3c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[967]
    addr: 0x6003d3c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[968]
    addr: 0x6003d3c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[969]
    addr: 0x6003d3c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[970]
    addr: 0x6003d3ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[971]
    addr: 0x6003d3cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[972]
    addr: 0x6003d3cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[973]
    addr: 0x6003d3cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[974]
    addr: 0x6003d3ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[975]
    addr: 0x6003d3cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[976]
    addr: 0x6003d3d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[977]
    addr: 0x6003d3d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[978]
    addr: 0x6003d3d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[979]
    addr: 0x6003d3d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[980]
    addr: 0x6003d3d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[981]
    addr: 0x6003d3d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[982]
    addr: 0x6003d3d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[983]
    addr: 0x6003d3d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[984]
    addr: 0x6003d3d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[985]
    addr: 0x6003d3d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[986]
    addr: 0x6003d3da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[987]
    addr: 0x6003d3db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[988]
    addr: 0x6003d3dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[989]
    addr: 0x6003d3dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[990]
    addr: 0x6003d3de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[991]
    addr: 0x6003d3df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[992]
    addr: 0x6003d3e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[993]
    addr: 0x6003d3e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[994]
    addr: 0x6003d3e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[995]
    addr: 0x6003d3e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[996]
    addr: 0x6003d3e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[997]
    addr: 0x6003d3e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[998]
    addr: 0x6003d3e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[999]
    addr: 0x6003d3e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1000]
    addr: 0x6003d3e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1001]
    addr: 0x6003d3e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1002]
    addr: 0x6003d3ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1003]
    addr: 0x6003d3eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1004]
    addr: 0x6003d3ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1005]
    addr: 0x6003d3ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1006]
    addr: 0x6003d3ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1007]
    addr: 0x6003d3ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1008]
    addr: 0x6003d3f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1009]
    addr: 0x6003d3f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1010]
    addr: 0x6003d3f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1011]
    addr: 0x6003d3f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1012]
    addr: 0x6003d3f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1013]
    addr: 0x6003d3f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1014]
    addr: 0x6003d3f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1015]
    addr: 0x6003d3f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1016]
    addr: 0x6003d3f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1017]
    addr: 0x6003d3f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1018]
    addr: 0x6003d3fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1019]
    addr: 0x6003d3fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1020]
    addr: 0x6003d3fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1021]
    addr: 0x6003d3fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1022]
    addr: 0x6003d3fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1023]
    addr: 0x6003d3ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1024]
    addr: 0x6003d400
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1025]
    addr: 0x6003d401
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1026]
    addr: 0x6003d402
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1027]
    addr: 0x6003d403
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1028]
    addr: 0x6003d404
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1029]
    addr: 0x6003d405
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1030]
    addr: 0x6003d406
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1031]
    addr: 0x6003d407
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1032]
    addr: 0x6003d408
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1033]
    addr: 0x6003d409
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1034]
    addr: 0x6003d40a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1035]
    addr: 0x6003d40b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1036]
    addr: 0x6003d40c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1037]
    addr: 0x6003d40d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1038]
    addr: 0x6003d40e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1039]
    addr: 0x6003d40f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1040]
    addr: 0x6003d410
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1041]
    addr: 0x6003d411
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1042]
    addr: 0x6003d412
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1043]
    addr: 0x6003d413
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1044]
    addr: 0x6003d414
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1045]
    addr: 0x6003d415
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1046]
    addr: 0x6003d416
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1047]
    addr: 0x6003d417
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1048]
    addr: 0x6003d418
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1049]
    addr: 0x6003d419
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1050]
    addr: 0x6003d41a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1051]
    addr: 0x6003d41b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1052]
    addr: 0x6003d41c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1053]
    addr: 0x6003d41d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1054]
    addr: 0x6003d41e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1055]
    addr: 0x6003d41f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1056]
    addr: 0x6003d420
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1057]
    addr: 0x6003d421
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1058]
    addr: 0x6003d422
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1059]
    addr: 0x6003d423
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1060]
    addr: 0x6003d424
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1061]
    addr: 0x6003d425
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1062]
    addr: 0x6003d426
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1063]
    addr: 0x6003d427
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1064]
    addr: 0x6003d428
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1065]
    addr: 0x6003d429
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1066]
    addr: 0x6003d42a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1067]
    addr: 0x6003d42b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1068]
    addr: 0x6003d42c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1069]
    addr: 0x6003d42d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1070]
    addr: 0x6003d42e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1071]
    addr: 0x6003d42f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1072]
    addr: 0x6003d430
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1073]
    addr: 0x6003d431
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1074]
    addr: 0x6003d432
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1075]
    addr: 0x6003d433
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1076]
    addr: 0x6003d434
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1077]
    addr: 0x6003d435
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1078]
    addr: 0x6003d436
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1079]
    addr: 0x6003d437
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1080]
    addr: 0x6003d438
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1081]
    addr: 0x6003d439
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1082]
    addr: 0x6003d43a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1083]
    addr: 0x6003d43b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1084]
    addr: 0x6003d43c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1085]
    addr: 0x6003d43d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1086]
    addr: 0x6003d43e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1087]
    addr: 0x6003d43f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1088]
    addr: 0x6003d440
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1089]
    addr: 0x6003d441
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1090]
    addr: 0x6003d442
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1091]
    addr: 0x6003d443
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1092]
    addr: 0x6003d444
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1093]
    addr: 0x6003d445
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1094]
    addr: 0x6003d446
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1095]
    addr: 0x6003d447
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1096]
    addr: 0x6003d448
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1097]
    addr: 0x6003d449
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1098]
    addr: 0x6003d44a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1099]
    addr: 0x6003d44b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1100]
    addr: 0x6003d44c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1101]
    addr: 0x6003d44d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1102]
    addr: 0x6003d44e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1103]
    addr: 0x6003d44f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1104]
    addr: 0x6003d450
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1105]
    addr: 0x6003d451
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1106]
    addr: 0x6003d452
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1107]
    addr: 0x6003d453
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1108]
    addr: 0x6003d454
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1109]
    addr: 0x6003d455
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1110]
    addr: 0x6003d456
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1111]
    addr: 0x6003d457
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1112]
    addr: 0x6003d458
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1113]
    addr: 0x6003d459
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1114]
    addr: 0x6003d45a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1115]
    addr: 0x6003d45b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1116]
    addr: 0x6003d45c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1117]
    addr: 0x6003d45d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1118]
    addr: 0x6003d45e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1119]
    addr: 0x6003d45f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1120]
    addr: 0x6003d460
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1121]
    addr: 0x6003d461
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1122]
    addr: 0x6003d462
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1123]
    addr: 0x6003d463
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1124]
    addr: 0x6003d464
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1125]
    addr: 0x6003d465
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1126]
    addr: 0x6003d466
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1127]
    addr: 0x6003d467
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1128]
    addr: 0x6003d468
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1129]
    addr: 0x6003d469
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1130]
    addr: 0x6003d46a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1131]
    addr: 0x6003d46b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1132]
    addr: 0x6003d46c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1133]
    addr: 0x6003d46d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1134]
    addr: 0x6003d46e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1135]
    addr: 0x6003d46f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1136]
    addr: 0x6003d470
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1137]
    addr: 0x6003d471
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1138]
    addr: 0x6003d472
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1139]
    addr: 0x6003d473
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1140]
    addr: 0x6003d474
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1141]
    addr: 0x6003d475
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1142]
    addr: 0x6003d476
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1143]
    addr: 0x6003d477
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1144]
    addr: 0x6003d478
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1145]
    addr: 0x6003d479
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1146]
    addr: 0x6003d47a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1147]
    addr: 0x6003d47b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1148]
    addr: 0x6003d47c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1149]
    addr: 0x6003d47d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1150]
    addr: 0x6003d47e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1151]
    addr: 0x6003d47f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1152]
    addr: 0x6003d480
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1153]
    addr: 0x6003d481
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1154]
    addr: 0x6003d482
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1155]
    addr: 0x6003d483
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1156]
    addr: 0x6003d484
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1157]
    addr: 0x6003d485
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1158]
    addr: 0x6003d486
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1159]
    addr: 0x6003d487
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1160]
    addr: 0x6003d488
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1161]
    addr: 0x6003d489
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1162]
    addr: 0x6003d48a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1163]
    addr: 0x6003d48b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1164]
    addr: 0x6003d48c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1165]
    addr: 0x6003d48d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1166]
    addr: 0x6003d48e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1167]
    addr: 0x6003d48f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1168]
    addr: 0x6003d490
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1169]
    addr: 0x6003d491
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1170]
    addr: 0x6003d492
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1171]
    addr: 0x6003d493
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1172]
    addr: 0x6003d494
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1173]
    addr: 0x6003d495
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1174]
    addr: 0x6003d496
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1175]
    addr: 0x6003d497
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1176]
    addr: 0x6003d498
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1177]
    addr: 0x6003d499
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1178]
    addr: 0x6003d49a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1179]
    addr: 0x6003d49b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1180]
    addr: 0x6003d49c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1181]
    addr: 0x6003d49d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1182]
    addr: 0x6003d49e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1183]
    addr: 0x6003d49f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1184]
    addr: 0x6003d4a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1185]
    addr: 0x6003d4a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1186]
    addr: 0x6003d4a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1187]
    addr: 0x6003d4a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1188]
    addr: 0x6003d4a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1189]
    addr: 0x6003d4a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1190]
    addr: 0x6003d4a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1191]
    addr: 0x6003d4a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1192]
    addr: 0x6003d4a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1193]
    addr: 0x6003d4a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1194]
    addr: 0x6003d4aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1195]
    addr: 0x6003d4ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1196]
    addr: 0x6003d4ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1197]
    addr: 0x6003d4ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1198]
    addr: 0x6003d4ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1199]
    addr: 0x6003d4af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1200]
    addr: 0x6003d4b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1201]
    addr: 0x6003d4b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1202]
    addr: 0x6003d4b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1203]
    addr: 0x6003d4b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1204]
    addr: 0x6003d4b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1205]
    addr: 0x6003d4b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1206]
    addr: 0x6003d4b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1207]
    addr: 0x6003d4b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1208]
    addr: 0x6003d4b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1209]
    addr: 0x6003d4b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1210]
    addr: 0x6003d4ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1211]
    addr: 0x6003d4bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1212]
    addr: 0x6003d4bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1213]
    addr: 0x6003d4bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1214]
    addr: 0x6003d4be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1215]
    addr: 0x6003d4bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1216]
    addr: 0x6003d4c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1217]
    addr: 0x6003d4c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1218]
    addr: 0x6003d4c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1219]
    addr: 0x6003d4c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1220]
    addr: 0x6003d4c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1221]
    addr: 0x6003d4c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1222]
    addr: 0x6003d4c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1223]
    addr: 0x6003d4c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1224]
    addr: 0x6003d4c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1225]
    addr: 0x6003d4c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1226]
    addr: 0x6003d4ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1227]
    addr: 0x6003d4cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1228]
    addr: 0x6003d4cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1229]
    addr: 0x6003d4cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1230]
    addr: 0x6003d4ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1231]
    addr: 0x6003d4cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1232]
    addr: 0x6003d4d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1233]
    addr: 0x6003d4d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1234]
    addr: 0x6003d4d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1235]
    addr: 0x6003d4d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1236]
    addr: 0x6003d4d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1237]
    addr: 0x6003d4d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1238]
    addr: 0x6003d4d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1239]
    addr: 0x6003d4d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1240]
    addr: 0x6003d4d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1241]
    addr: 0x6003d4d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1242]
    addr: 0x6003d4da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1243]
    addr: 0x6003d4db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1244]
    addr: 0x6003d4dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1245]
    addr: 0x6003d4dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1246]
    addr: 0x6003d4de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1247]
    addr: 0x6003d4df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1248]
    addr: 0x6003d4e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1249]
    addr: 0x6003d4e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1250]
    addr: 0x6003d4e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1251]
    addr: 0x6003d4e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1252]
    addr: 0x6003d4e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1253]
    addr: 0x6003d4e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1254]
    addr: 0x6003d4e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1255]
    addr: 0x6003d4e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1256]
    addr: 0x6003d4e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1257]
    addr: 0x6003d4e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1258]
    addr: 0x6003d4ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1259]
    addr: 0x6003d4eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1260]
    addr: 0x6003d4ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1261]
    addr: 0x6003d4ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1262]
    addr: 0x6003d4ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1263]
    addr: 0x6003d4ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1264]
    addr: 0x6003d4f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1265]
    addr: 0x6003d4f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1266]
    addr: 0x6003d4f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1267]
    addr: 0x6003d4f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1268]
    addr: 0x6003d4f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1269]
    addr: 0x6003d4f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1270]
    addr: 0x6003d4f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1271]
    addr: 0x6003d4f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1272]
    addr: 0x6003d4f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1273]
    addr: 0x6003d4f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1274]
    addr: 0x6003d4fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1275]
    addr: 0x6003d4fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1276]
    addr: 0x6003d4fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1277]
    addr: 0x6003d4fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1278]
    addr: 0x6003d4fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1279]
    addr: 0x6003d4ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1280]
    addr: 0x6003d500
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1281]
    addr: 0x6003d501
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1282]
    addr: 0x6003d502
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1283]
    addr: 0x6003d503
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1284]
    addr: 0x6003d504
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1285]
    addr: 0x6003d505
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1286]
    addr: 0x6003d506
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1287]
    addr: 0x6003d507
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1288]
    addr: 0x6003d508
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1289]
    addr: 0x6003d509
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1290]
    addr: 0x6003d50a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1291]
    addr: 0x6003d50b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1292]
    addr: 0x6003d50c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1293]
    addr: 0x6003d50d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1294]
    addr: 0x6003d50e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1295]
    addr: 0x6003d50f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1296]
    addr: 0x6003d510
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1297]
    addr: 0x6003d511
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1298]
    addr: 0x6003d512
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1299]
    addr: 0x6003d513
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1300]
    addr: 0x6003d514
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1301]
    addr: 0x6003d515
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1302]
    addr: 0x6003d516
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1303]
    addr: 0x6003d517
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1304]
    addr: 0x6003d518
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1305]
    addr: 0x6003d519
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1306]
    addr: 0x6003d51a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1307]
    addr: 0x6003d51b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1308]
    addr: 0x6003d51c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1309]
    addr: 0x6003d51d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1310]
    addr: 0x6003d51e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1311]
    addr: 0x6003d51f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1312]
    addr: 0x6003d520
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1313]
    addr: 0x6003d521
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1314]
    addr: 0x6003d522
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1315]
    addr: 0x6003d523
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1316]
    addr: 0x6003d524
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1317]
    addr: 0x6003d525
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1318]
    addr: 0x6003d526
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1319]
    addr: 0x6003d527
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1320]
    addr: 0x6003d528
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1321]
    addr: 0x6003d529
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1322]
    addr: 0x6003d52a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1323]
    addr: 0x6003d52b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1324]
    addr: 0x6003d52c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1325]
    addr: 0x6003d52d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1326]
    addr: 0x6003d52e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1327]
    addr: 0x6003d52f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1328]
    addr: 0x6003d530
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1329]
    addr: 0x6003d531
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1330]
    addr: 0x6003d532
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1331]
    addr: 0x6003d533
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1332]
    addr: 0x6003d534
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1333]
    addr: 0x6003d535
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1334]
    addr: 0x6003d536
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1335]
    addr: 0x6003d537
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1336]
    addr: 0x6003d538
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1337]
    addr: 0x6003d539
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1338]
    addr: 0x6003d53a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1339]
    addr: 0x6003d53b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1340]
    addr: 0x6003d53c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1341]
    addr: 0x6003d53d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1342]
    addr: 0x6003d53e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1343]
    addr: 0x6003d53f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1344]
    addr: 0x6003d540
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1345]
    addr: 0x6003d541
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1346]
    addr: 0x6003d542
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1347]
    addr: 0x6003d543
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1348]
    addr: 0x6003d544
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1349]
    addr: 0x6003d545
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1350]
    addr: 0x6003d546
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1351]
    addr: 0x6003d547
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1352]
    addr: 0x6003d548
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1353]
    addr: 0x6003d549
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1354]
    addr: 0x6003d54a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1355]
    addr: 0x6003d54b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1356]
    addr: 0x6003d54c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1357]
    addr: 0x6003d54d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1358]
    addr: 0x6003d54e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1359]
    addr: 0x6003d54f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1360]
    addr: 0x6003d550
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1361]
    addr: 0x6003d551
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1362]
    addr: 0x6003d552
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1363]
    addr: 0x6003d553
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1364]
    addr: 0x6003d554
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1365]
    addr: 0x6003d555
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1366]
    addr: 0x6003d556
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1367]
    addr: 0x6003d557
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1368]
    addr: 0x6003d558
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1369]
    addr: 0x6003d559
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1370]
    addr: 0x6003d55a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1371]
    addr: 0x6003d55b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1372]
    addr: 0x6003d55c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1373]
    addr: 0x6003d55d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1374]
    addr: 0x6003d55e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1375]
    addr: 0x6003d55f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1376]
    addr: 0x6003d560
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1377]
    addr: 0x6003d561
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1378]
    addr: 0x6003d562
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1379]
    addr: 0x6003d563
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1380]
    addr: 0x6003d564
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1381]
    addr: 0x6003d565
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1382]
    addr: 0x6003d566
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1383]
    addr: 0x6003d567
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1384]
    addr: 0x6003d568
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1385]
    addr: 0x6003d569
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1386]
    addr: 0x6003d56a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1387]
    addr: 0x6003d56b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1388]
    addr: 0x6003d56c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1389]
    addr: 0x6003d56d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1390]
    addr: 0x6003d56e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1391]
    addr: 0x6003d56f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1392]
    addr: 0x6003d570
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1393]
    addr: 0x6003d571
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1394]
    addr: 0x6003d572
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1395]
    addr: 0x6003d573
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1396]
    addr: 0x6003d574
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1397]
    addr: 0x6003d575
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1398]
    addr: 0x6003d576
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1399]
    addr: 0x6003d577
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1400]
    addr: 0x6003d578
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1401]
    addr: 0x6003d579
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1402]
    addr: 0x6003d57a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1403]
    addr: 0x6003d57b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1404]
    addr: 0x6003d57c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1405]
    addr: 0x6003d57d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1406]
    addr: 0x6003d57e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1407]
    addr: 0x6003d57f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1408]
    addr: 0x6003d580
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1409]
    addr: 0x6003d581
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1410]
    addr: 0x6003d582
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1411]
    addr: 0x6003d583
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1412]
    addr: 0x6003d584
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1413]
    addr: 0x6003d585
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1414]
    addr: 0x6003d586
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1415]
    addr: 0x6003d587
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1416]
    addr: 0x6003d588
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1417]
    addr: 0x6003d589
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1418]
    addr: 0x6003d58a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1419]
    addr: 0x6003d58b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1420]
    addr: 0x6003d58c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1421]
    addr: 0x6003d58d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1422]
    addr: 0x6003d58e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1423]
    addr: 0x6003d58f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1424]
    addr: 0x6003d590
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1425]
    addr: 0x6003d591
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1426]
    addr: 0x6003d592
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1427]
    addr: 0x6003d593
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1428]
    addr: 0x6003d594
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1429]
    addr: 0x6003d595
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1430]
    addr: 0x6003d596
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1431]
    addr: 0x6003d597
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1432]
    addr: 0x6003d598
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1433]
    addr: 0x6003d599
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1434]
    addr: 0x6003d59a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1435]
    addr: 0x6003d59b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1436]
    addr: 0x6003d59c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1437]
    addr: 0x6003d59d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1438]
    addr: 0x6003d59e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1439]
    addr: 0x6003d59f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1440]
    addr: 0x6003d5a0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1441]
    addr: 0x6003d5a1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1442]
    addr: 0x6003d5a2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1443]
    addr: 0x6003d5a3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1444]
    addr: 0x6003d5a4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1445]
    addr: 0x6003d5a5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1446]
    addr: 0x6003d5a6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1447]
    addr: 0x6003d5a7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1448]
    addr: 0x6003d5a8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1449]
    addr: 0x6003d5a9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1450]
    addr: 0x6003d5aa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1451]
    addr: 0x6003d5ab
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1452]
    addr: 0x6003d5ac
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1453]
    addr: 0x6003d5ad
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1454]
    addr: 0x6003d5ae
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1455]
    addr: 0x6003d5af
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1456]
    addr: 0x6003d5b0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1457]
    addr: 0x6003d5b1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1458]
    addr: 0x6003d5b2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1459]
    addr: 0x6003d5b3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1460]
    addr: 0x6003d5b4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1461]
    addr: 0x6003d5b5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1462]
    addr: 0x6003d5b6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1463]
    addr: 0x6003d5b7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1464]
    addr: 0x6003d5b8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1465]
    addr: 0x6003d5b9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1466]
    addr: 0x6003d5ba
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1467]
    addr: 0x6003d5bb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1468]
    addr: 0x6003d5bc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1469]
    addr: 0x6003d5bd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1470]
    addr: 0x6003d5be
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1471]
    addr: 0x6003d5bf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1472]
    addr: 0x6003d5c0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1473]
    addr: 0x6003d5c1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1474]
    addr: 0x6003d5c2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1475]
    addr: 0x6003d5c3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1476]
    addr: 0x6003d5c4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1477]
    addr: 0x6003d5c5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1478]
    addr: 0x6003d5c6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1479]
    addr: 0x6003d5c7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1480]
    addr: 0x6003d5c8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1481]
    addr: 0x6003d5c9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1482]
    addr: 0x6003d5ca
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1483]
    addr: 0x6003d5cb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1484]
    addr: 0x6003d5cc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1485]
    addr: 0x6003d5cd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1486]
    addr: 0x6003d5ce
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1487]
    addr: 0x6003d5cf
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1488]
    addr: 0x6003d5d0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1489]
    addr: 0x6003d5d1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1490]
    addr: 0x6003d5d2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1491]
    addr: 0x6003d5d3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1492]
    addr: 0x6003d5d4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1493]
    addr: 0x6003d5d5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1494]
    addr: 0x6003d5d6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1495]
    addr: 0x6003d5d7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1496]
    addr: 0x6003d5d8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1497]
    addr: 0x6003d5d9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1498]
    addr: 0x6003d5da
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1499]
    addr: 0x6003d5db
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1500]
    addr: 0x6003d5dc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1501]
    addr: 0x6003d5dd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1502]
    addr: 0x6003d5de
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1503]
    addr: 0x6003d5df
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1504]
    addr: 0x6003d5e0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1505]
    addr: 0x6003d5e1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1506]
    addr: 0x6003d5e2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1507]
    addr: 0x6003d5e3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1508]
    addr: 0x6003d5e4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1509]
    addr: 0x6003d5e5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1510]
    addr: 0x6003d5e6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1511]
    addr: 0x6003d5e7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1512]
    addr: 0x6003d5e8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1513]
    addr: 0x6003d5e9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1514]
    addr: 0x6003d5ea
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1515]
    addr: 0x6003d5eb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1516]
    addr: 0x6003d5ec
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1517]
    addr: 0x6003d5ed
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1518]
    addr: 0x6003d5ee
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1519]
    addr: 0x6003d5ef
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1520]
    addr: 0x6003d5f0
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1521]
    addr: 0x6003d5f1
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1522]
    addr: 0x6003d5f2
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1523]
    addr: 0x6003d5f3
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1524]
    addr: 0x6003d5f4
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1525]
    addr: 0x6003d5f5
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1526]
    addr: 0x6003d5f6
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1527]
    addr: 0x6003d5f7
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1528]
    addr: 0x6003d5f8
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1529]
    addr: 0x6003d5f9
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1530]
    addr: 0x6003d5fa
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1531]
    addr: 0x6003d5fb
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1532]
    addr: 0x6003d5fc
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1533]
    addr: 0x6003d5fd
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1534]
    addr: 0x6003d5fe
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1535]
    addr: 0x6003d5ff
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1536]
    addr: 0x6003d600
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1537]
    addr: 0x6003d601
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1538]
    addr: 0x6003d602
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1539]
    addr: 0x6003d603
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1540]
    addr: 0x6003d604
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1541]
    addr: 0x6003d605
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1542]
    addr: 0x6003d606
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1543]
    addr: 0x6003d607
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1544]
    addr: 0x6003d608
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1545]
    addr: 0x6003d609
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1546]
    addr: 0x6003d60a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1547]
    addr: 0x6003d60b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1548]
    addr: 0x6003d60c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1549]
    addr: 0x6003d60d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1550]
    addr: 0x6003d60e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1551]
    addr: 0x6003d60f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1552]
    addr: 0x6003d610
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1553]
    addr: 0x6003d611
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1554]
    addr: 0x6003d612
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1555]
    addr: 0x6003d613
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1556]
    addr: 0x6003d614
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1557]
    addr: 0x6003d615
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1558]
    addr: 0x6003d616
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1559]
    addr: 0x6003d617
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1560]
    addr: 0x6003d618
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1561]
    addr: 0x6003d619
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1562]
    addr: 0x6003d61a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1563]
    addr: 0x6003d61b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1564]
    addr: 0x6003d61c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1565]
    addr: 0x6003d61d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1566]
    addr: 0x6003d61e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1567]
    addr: 0x6003d61f
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1568]
    addr: 0x6003d620
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1569]
    addr: 0x6003d621
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1570]
    addr: 0x6003d622
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1571]
    addr: 0x6003d623
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1572]
    addr: 0x6003d624
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1573]
    addr: 0x6003d625
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1574]
    addr: 0x6003d626
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1575]
    addr: 0x6003d627
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1576]
    addr: 0x6003d628
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1577]
    addr: 0x6003d629
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1578]
    addr: 0x6003d62a
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1579]
    addr: 0x6003d62b
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1580]
    addr: 0x6003d62c
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1581]
    addr: 0x6003d62d
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1582]
    addr: 0x6003d62e
    size_bits: 8
    description: memory C
  - !Register
    name: C_MEM[1583]
    addr: 0x6003d62f
    size_bits: 8
    description: memory C
  - !Register
    name: IV_0
    addr: 0x6003d630
    size_bits: 32
    description: IV block data.
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: IV block data.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IV_1
    addr: 0x6003d634
    size_bits: 32
    description: IV block data.
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: IV block data.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IV_2
    addr: 0x6003d638
    size_bits: 32
    description: IV block data.
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: IV block data.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IV_3
    addr: 0x6003d63c
    size_bits: 32
    description: IV block data.
    fields:
    - !Field
      name: IV_0
      bit_offset: 0
      bit_width: 32
      description: IV block data.
      read_allowed: false
      write_allowed: true
  - !Register
    name: X_MEM[0]
    addr: 0x6003d800
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[1]
    addr: 0x6003d801
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[2]
    addr: 0x6003d802
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[3]
    addr: 0x6003d803
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[4]
    addr: 0x6003d804
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[5]
    addr: 0x6003d805
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[6]
    addr: 0x6003d806
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[7]
    addr: 0x6003d807
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[8]
    addr: 0x6003d808
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[9]
    addr: 0x6003d809
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[10]
    addr: 0x6003d80a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[11]
    addr: 0x6003d80b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[12]
    addr: 0x6003d80c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[13]
    addr: 0x6003d80d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[14]
    addr: 0x6003d80e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[15]
    addr: 0x6003d80f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[16]
    addr: 0x6003d810
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[17]
    addr: 0x6003d811
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[18]
    addr: 0x6003d812
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[19]
    addr: 0x6003d813
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[20]
    addr: 0x6003d814
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[21]
    addr: 0x6003d815
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[22]
    addr: 0x6003d816
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[23]
    addr: 0x6003d817
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[24]
    addr: 0x6003d818
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[25]
    addr: 0x6003d819
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[26]
    addr: 0x6003d81a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[27]
    addr: 0x6003d81b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[28]
    addr: 0x6003d81c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[29]
    addr: 0x6003d81d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[30]
    addr: 0x6003d81e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[31]
    addr: 0x6003d81f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[32]
    addr: 0x6003d820
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[33]
    addr: 0x6003d821
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[34]
    addr: 0x6003d822
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[35]
    addr: 0x6003d823
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[36]
    addr: 0x6003d824
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[37]
    addr: 0x6003d825
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[38]
    addr: 0x6003d826
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[39]
    addr: 0x6003d827
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[40]
    addr: 0x6003d828
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[41]
    addr: 0x6003d829
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[42]
    addr: 0x6003d82a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[43]
    addr: 0x6003d82b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[44]
    addr: 0x6003d82c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[45]
    addr: 0x6003d82d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[46]
    addr: 0x6003d82e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[47]
    addr: 0x6003d82f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[48]
    addr: 0x6003d830
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[49]
    addr: 0x6003d831
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[50]
    addr: 0x6003d832
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[51]
    addr: 0x6003d833
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[52]
    addr: 0x6003d834
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[53]
    addr: 0x6003d835
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[54]
    addr: 0x6003d836
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[55]
    addr: 0x6003d837
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[56]
    addr: 0x6003d838
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[57]
    addr: 0x6003d839
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[58]
    addr: 0x6003d83a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[59]
    addr: 0x6003d83b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[60]
    addr: 0x6003d83c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[61]
    addr: 0x6003d83d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[62]
    addr: 0x6003d83e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[63]
    addr: 0x6003d83f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[64]
    addr: 0x6003d840
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[65]
    addr: 0x6003d841
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[66]
    addr: 0x6003d842
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[67]
    addr: 0x6003d843
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[68]
    addr: 0x6003d844
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[69]
    addr: 0x6003d845
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[70]
    addr: 0x6003d846
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[71]
    addr: 0x6003d847
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[72]
    addr: 0x6003d848
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[73]
    addr: 0x6003d849
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[74]
    addr: 0x6003d84a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[75]
    addr: 0x6003d84b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[76]
    addr: 0x6003d84c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[77]
    addr: 0x6003d84d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[78]
    addr: 0x6003d84e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[79]
    addr: 0x6003d84f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[80]
    addr: 0x6003d850
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[81]
    addr: 0x6003d851
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[82]
    addr: 0x6003d852
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[83]
    addr: 0x6003d853
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[84]
    addr: 0x6003d854
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[85]
    addr: 0x6003d855
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[86]
    addr: 0x6003d856
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[87]
    addr: 0x6003d857
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[88]
    addr: 0x6003d858
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[89]
    addr: 0x6003d859
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[90]
    addr: 0x6003d85a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[91]
    addr: 0x6003d85b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[92]
    addr: 0x6003d85c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[93]
    addr: 0x6003d85d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[94]
    addr: 0x6003d85e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[95]
    addr: 0x6003d85f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[96]
    addr: 0x6003d860
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[97]
    addr: 0x6003d861
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[98]
    addr: 0x6003d862
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[99]
    addr: 0x6003d863
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[100]
    addr: 0x6003d864
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[101]
    addr: 0x6003d865
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[102]
    addr: 0x6003d866
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[103]
    addr: 0x6003d867
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[104]
    addr: 0x6003d868
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[105]
    addr: 0x6003d869
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[106]
    addr: 0x6003d86a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[107]
    addr: 0x6003d86b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[108]
    addr: 0x6003d86c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[109]
    addr: 0x6003d86d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[110]
    addr: 0x6003d86e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[111]
    addr: 0x6003d86f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[112]
    addr: 0x6003d870
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[113]
    addr: 0x6003d871
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[114]
    addr: 0x6003d872
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[115]
    addr: 0x6003d873
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[116]
    addr: 0x6003d874
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[117]
    addr: 0x6003d875
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[118]
    addr: 0x6003d876
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[119]
    addr: 0x6003d877
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[120]
    addr: 0x6003d878
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[121]
    addr: 0x6003d879
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[122]
    addr: 0x6003d87a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[123]
    addr: 0x6003d87b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[124]
    addr: 0x6003d87c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[125]
    addr: 0x6003d87d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[126]
    addr: 0x6003d87e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[127]
    addr: 0x6003d87f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[128]
    addr: 0x6003d880
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[129]
    addr: 0x6003d881
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[130]
    addr: 0x6003d882
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[131]
    addr: 0x6003d883
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[132]
    addr: 0x6003d884
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[133]
    addr: 0x6003d885
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[134]
    addr: 0x6003d886
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[135]
    addr: 0x6003d887
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[136]
    addr: 0x6003d888
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[137]
    addr: 0x6003d889
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[138]
    addr: 0x6003d88a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[139]
    addr: 0x6003d88b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[140]
    addr: 0x6003d88c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[141]
    addr: 0x6003d88d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[142]
    addr: 0x6003d88e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[143]
    addr: 0x6003d88f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[144]
    addr: 0x6003d890
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[145]
    addr: 0x6003d891
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[146]
    addr: 0x6003d892
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[147]
    addr: 0x6003d893
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[148]
    addr: 0x6003d894
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[149]
    addr: 0x6003d895
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[150]
    addr: 0x6003d896
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[151]
    addr: 0x6003d897
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[152]
    addr: 0x6003d898
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[153]
    addr: 0x6003d899
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[154]
    addr: 0x6003d89a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[155]
    addr: 0x6003d89b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[156]
    addr: 0x6003d89c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[157]
    addr: 0x6003d89d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[158]
    addr: 0x6003d89e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[159]
    addr: 0x6003d89f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[160]
    addr: 0x6003d8a0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[161]
    addr: 0x6003d8a1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[162]
    addr: 0x6003d8a2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[163]
    addr: 0x6003d8a3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[164]
    addr: 0x6003d8a4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[165]
    addr: 0x6003d8a5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[166]
    addr: 0x6003d8a6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[167]
    addr: 0x6003d8a7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[168]
    addr: 0x6003d8a8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[169]
    addr: 0x6003d8a9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[170]
    addr: 0x6003d8aa
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[171]
    addr: 0x6003d8ab
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[172]
    addr: 0x6003d8ac
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[173]
    addr: 0x6003d8ad
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[174]
    addr: 0x6003d8ae
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[175]
    addr: 0x6003d8af
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[176]
    addr: 0x6003d8b0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[177]
    addr: 0x6003d8b1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[178]
    addr: 0x6003d8b2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[179]
    addr: 0x6003d8b3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[180]
    addr: 0x6003d8b4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[181]
    addr: 0x6003d8b5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[182]
    addr: 0x6003d8b6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[183]
    addr: 0x6003d8b7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[184]
    addr: 0x6003d8b8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[185]
    addr: 0x6003d8b9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[186]
    addr: 0x6003d8ba
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[187]
    addr: 0x6003d8bb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[188]
    addr: 0x6003d8bc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[189]
    addr: 0x6003d8bd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[190]
    addr: 0x6003d8be
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[191]
    addr: 0x6003d8bf
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[192]
    addr: 0x6003d8c0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[193]
    addr: 0x6003d8c1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[194]
    addr: 0x6003d8c2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[195]
    addr: 0x6003d8c3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[196]
    addr: 0x6003d8c4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[197]
    addr: 0x6003d8c5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[198]
    addr: 0x6003d8c6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[199]
    addr: 0x6003d8c7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[200]
    addr: 0x6003d8c8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[201]
    addr: 0x6003d8c9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[202]
    addr: 0x6003d8ca
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[203]
    addr: 0x6003d8cb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[204]
    addr: 0x6003d8cc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[205]
    addr: 0x6003d8cd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[206]
    addr: 0x6003d8ce
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[207]
    addr: 0x6003d8cf
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[208]
    addr: 0x6003d8d0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[209]
    addr: 0x6003d8d1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[210]
    addr: 0x6003d8d2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[211]
    addr: 0x6003d8d3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[212]
    addr: 0x6003d8d4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[213]
    addr: 0x6003d8d5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[214]
    addr: 0x6003d8d6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[215]
    addr: 0x6003d8d7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[216]
    addr: 0x6003d8d8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[217]
    addr: 0x6003d8d9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[218]
    addr: 0x6003d8da
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[219]
    addr: 0x6003d8db
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[220]
    addr: 0x6003d8dc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[221]
    addr: 0x6003d8dd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[222]
    addr: 0x6003d8de
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[223]
    addr: 0x6003d8df
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[224]
    addr: 0x6003d8e0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[225]
    addr: 0x6003d8e1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[226]
    addr: 0x6003d8e2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[227]
    addr: 0x6003d8e3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[228]
    addr: 0x6003d8e4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[229]
    addr: 0x6003d8e5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[230]
    addr: 0x6003d8e6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[231]
    addr: 0x6003d8e7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[232]
    addr: 0x6003d8e8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[233]
    addr: 0x6003d8e9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[234]
    addr: 0x6003d8ea
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[235]
    addr: 0x6003d8eb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[236]
    addr: 0x6003d8ec
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[237]
    addr: 0x6003d8ed
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[238]
    addr: 0x6003d8ee
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[239]
    addr: 0x6003d8ef
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[240]
    addr: 0x6003d8f0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[241]
    addr: 0x6003d8f1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[242]
    addr: 0x6003d8f2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[243]
    addr: 0x6003d8f3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[244]
    addr: 0x6003d8f4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[245]
    addr: 0x6003d8f5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[246]
    addr: 0x6003d8f6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[247]
    addr: 0x6003d8f7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[248]
    addr: 0x6003d8f8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[249]
    addr: 0x6003d8f9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[250]
    addr: 0x6003d8fa
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[251]
    addr: 0x6003d8fb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[252]
    addr: 0x6003d8fc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[253]
    addr: 0x6003d8fd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[254]
    addr: 0x6003d8fe
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[255]
    addr: 0x6003d8ff
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[256]
    addr: 0x6003d900
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[257]
    addr: 0x6003d901
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[258]
    addr: 0x6003d902
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[259]
    addr: 0x6003d903
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[260]
    addr: 0x6003d904
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[261]
    addr: 0x6003d905
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[262]
    addr: 0x6003d906
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[263]
    addr: 0x6003d907
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[264]
    addr: 0x6003d908
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[265]
    addr: 0x6003d909
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[266]
    addr: 0x6003d90a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[267]
    addr: 0x6003d90b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[268]
    addr: 0x6003d90c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[269]
    addr: 0x6003d90d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[270]
    addr: 0x6003d90e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[271]
    addr: 0x6003d90f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[272]
    addr: 0x6003d910
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[273]
    addr: 0x6003d911
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[274]
    addr: 0x6003d912
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[275]
    addr: 0x6003d913
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[276]
    addr: 0x6003d914
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[277]
    addr: 0x6003d915
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[278]
    addr: 0x6003d916
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[279]
    addr: 0x6003d917
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[280]
    addr: 0x6003d918
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[281]
    addr: 0x6003d919
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[282]
    addr: 0x6003d91a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[283]
    addr: 0x6003d91b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[284]
    addr: 0x6003d91c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[285]
    addr: 0x6003d91d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[286]
    addr: 0x6003d91e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[287]
    addr: 0x6003d91f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[288]
    addr: 0x6003d920
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[289]
    addr: 0x6003d921
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[290]
    addr: 0x6003d922
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[291]
    addr: 0x6003d923
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[292]
    addr: 0x6003d924
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[293]
    addr: 0x6003d925
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[294]
    addr: 0x6003d926
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[295]
    addr: 0x6003d927
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[296]
    addr: 0x6003d928
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[297]
    addr: 0x6003d929
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[298]
    addr: 0x6003d92a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[299]
    addr: 0x6003d92b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[300]
    addr: 0x6003d92c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[301]
    addr: 0x6003d92d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[302]
    addr: 0x6003d92e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[303]
    addr: 0x6003d92f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[304]
    addr: 0x6003d930
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[305]
    addr: 0x6003d931
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[306]
    addr: 0x6003d932
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[307]
    addr: 0x6003d933
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[308]
    addr: 0x6003d934
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[309]
    addr: 0x6003d935
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[310]
    addr: 0x6003d936
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[311]
    addr: 0x6003d937
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[312]
    addr: 0x6003d938
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[313]
    addr: 0x6003d939
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[314]
    addr: 0x6003d93a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[315]
    addr: 0x6003d93b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[316]
    addr: 0x6003d93c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[317]
    addr: 0x6003d93d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[318]
    addr: 0x6003d93e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[319]
    addr: 0x6003d93f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[320]
    addr: 0x6003d940
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[321]
    addr: 0x6003d941
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[322]
    addr: 0x6003d942
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[323]
    addr: 0x6003d943
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[324]
    addr: 0x6003d944
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[325]
    addr: 0x6003d945
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[326]
    addr: 0x6003d946
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[327]
    addr: 0x6003d947
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[328]
    addr: 0x6003d948
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[329]
    addr: 0x6003d949
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[330]
    addr: 0x6003d94a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[331]
    addr: 0x6003d94b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[332]
    addr: 0x6003d94c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[333]
    addr: 0x6003d94d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[334]
    addr: 0x6003d94e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[335]
    addr: 0x6003d94f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[336]
    addr: 0x6003d950
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[337]
    addr: 0x6003d951
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[338]
    addr: 0x6003d952
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[339]
    addr: 0x6003d953
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[340]
    addr: 0x6003d954
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[341]
    addr: 0x6003d955
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[342]
    addr: 0x6003d956
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[343]
    addr: 0x6003d957
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[344]
    addr: 0x6003d958
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[345]
    addr: 0x6003d959
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[346]
    addr: 0x6003d95a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[347]
    addr: 0x6003d95b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[348]
    addr: 0x6003d95c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[349]
    addr: 0x6003d95d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[350]
    addr: 0x6003d95e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[351]
    addr: 0x6003d95f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[352]
    addr: 0x6003d960
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[353]
    addr: 0x6003d961
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[354]
    addr: 0x6003d962
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[355]
    addr: 0x6003d963
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[356]
    addr: 0x6003d964
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[357]
    addr: 0x6003d965
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[358]
    addr: 0x6003d966
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[359]
    addr: 0x6003d967
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[360]
    addr: 0x6003d968
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[361]
    addr: 0x6003d969
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[362]
    addr: 0x6003d96a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[363]
    addr: 0x6003d96b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[364]
    addr: 0x6003d96c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[365]
    addr: 0x6003d96d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[366]
    addr: 0x6003d96e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[367]
    addr: 0x6003d96f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[368]
    addr: 0x6003d970
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[369]
    addr: 0x6003d971
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[370]
    addr: 0x6003d972
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[371]
    addr: 0x6003d973
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[372]
    addr: 0x6003d974
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[373]
    addr: 0x6003d975
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[374]
    addr: 0x6003d976
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[375]
    addr: 0x6003d977
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[376]
    addr: 0x6003d978
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[377]
    addr: 0x6003d979
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[378]
    addr: 0x6003d97a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[379]
    addr: 0x6003d97b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[380]
    addr: 0x6003d97c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[381]
    addr: 0x6003d97d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[382]
    addr: 0x6003d97e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[383]
    addr: 0x6003d97f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[384]
    addr: 0x6003d980
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[385]
    addr: 0x6003d981
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[386]
    addr: 0x6003d982
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[387]
    addr: 0x6003d983
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[388]
    addr: 0x6003d984
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[389]
    addr: 0x6003d985
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[390]
    addr: 0x6003d986
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[391]
    addr: 0x6003d987
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[392]
    addr: 0x6003d988
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[393]
    addr: 0x6003d989
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[394]
    addr: 0x6003d98a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[395]
    addr: 0x6003d98b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[396]
    addr: 0x6003d98c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[397]
    addr: 0x6003d98d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[398]
    addr: 0x6003d98e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[399]
    addr: 0x6003d98f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[400]
    addr: 0x6003d990
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[401]
    addr: 0x6003d991
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[402]
    addr: 0x6003d992
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[403]
    addr: 0x6003d993
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[404]
    addr: 0x6003d994
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[405]
    addr: 0x6003d995
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[406]
    addr: 0x6003d996
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[407]
    addr: 0x6003d997
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[408]
    addr: 0x6003d998
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[409]
    addr: 0x6003d999
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[410]
    addr: 0x6003d99a
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[411]
    addr: 0x6003d99b
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[412]
    addr: 0x6003d99c
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[413]
    addr: 0x6003d99d
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[414]
    addr: 0x6003d99e
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[415]
    addr: 0x6003d99f
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[416]
    addr: 0x6003d9a0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[417]
    addr: 0x6003d9a1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[418]
    addr: 0x6003d9a2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[419]
    addr: 0x6003d9a3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[420]
    addr: 0x6003d9a4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[421]
    addr: 0x6003d9a5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[422]
    addr: 0x6003d9a6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[423]
    addr: 0x6003d9a7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[424]
    addr: 0x6003d9a8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[425]
    addr: 0x6003d9a9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[426]
    addr: 0x6003d9aa
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[427]
    addr: 0x6003d9ab
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[428]
    addr: 0x6003d9ac
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[429]
    addr: 0x6003d9ad
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[430]
    addr: 0x6003d9ae
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[431]
    addr: 0x6003d9af
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[432]
    addr: 0x6003d9b0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[433]
    addr: 0x6003d9b1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[434]
    addr: 0x6003d9b2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[435]
    addr: 0x6003d9b3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[436]
    addr: 0x6003d9b4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[437]
    addr: 0x6003d9b5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[438]
    addr: 0x6003d9b6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[439]
    addr: 0x6003d9b7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[440]
    addr: 0x6003d9b8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[441]
    addr: 0x6003d9b9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[442]
    addr: 0x6003d9ba
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[443]
    addr: 0x6003d9bb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[444]
    addr: 0x6003d9bc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[445]
    addr: 0x6003d9bd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[446]
    addr: 0x6003d9be
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[447]
    addr: 0x6003d9bf
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[448]
    addr: 0x6003d9c0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[449]
    addr: 0x6003d9c1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[450]
    addr: 0x6003d9c2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[451]
    addr: 0x6003d9c3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[452]
    addr: 0x6003d9c4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[453]
    addr: 0x6003d9c5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[454]
    addr: 0x6003d9c6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[455]
    addr: 0x6003d9c7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[456]
    addr: 0x6003d9c8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[457]
    addr: 0x6003d9c9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[458]
    addr: 0x6003d9ca
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[459]
    addr: 0x6003d9cb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[460]
    addr: 0x6003d9cc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[461]
    addr: 0x6003d9cd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[462]
    addr: 0x6003d9ce
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[463]
    addr: 0x6003d9cf
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[464]
    addr: 0x6003d9d0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[465]
    addr: 0x6003d9d1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[466]
    addr: 0x6003d9d2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[467]
    addr: 0x6003d9d3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[468]
    addr: 0x6003d9d4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[469]
    addr: 0x6003d9d5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[470]
    addr: 0x6003d9d6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[471]
    addr: 0x6003d9d7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[472]
    addr: 0x6003d9d8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[473]
    addr: 0x6003d9d9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[474]
    addr: 0x6003d9da
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[475]
    addr: 0x6003d9db
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[476]
    addr: 0x6003d9dc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[477]
    addr: 0x6003d9dd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[478]
    addr: 0x6003d9de
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[479]
    addr: 0x6003d9df
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[480]
    addr: 0x6003d9e0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[481]
    addr: 0x6003d9e1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[482]
    addr: 0x6003d9e2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[483]
    addr: 0x6003d9e3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[484]
    addr: 0x6003d9e4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[485]
    addr: 0x6003d9e5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[486]
    addr: 0x6003d9e6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[487]
    addr: 0x6003d9e7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[488]
    addr: 0x6003d9e8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[489]
    addr: 0x6003d9e9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[490]
    addr: 0x6003d9ea
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[491]
    addr: 0x6003d9eb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[492]
    addr: 0x6003d9ec
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[493]
    addr: 0x6003d9ed
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[494]
    addr: 0x6003d9ee
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[495]
    addr: 0x6003d9ef
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[496]
    addr: 0x6003d9f0
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[497]
    addr: 0x6003d9f1
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[498]
    addr: 0x6003d9f2
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[499]
    addr: 0x6003d9f3
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[500]
    addr: 0x6003d9f4
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[501]
    addr: 0x6003d9f5
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[502]
    addr: 0x6003d9f6
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[503]
    addr: 0x6003d9f7
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[504]
    addr: 0x6003d9f8
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[505]
    addr: 0x6003d9f9
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[506]
    addr: 0x6003d9fa
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[507]
    addr: 0x6003d9fb
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[508]
    addr: 0x6003d9fc
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[509]
    addr: 0x6003d9fd
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[510]
    addr: 0x6003d9fe
    size_bits: 8
    description: memory X
  - !Register
    name: X_MEM[511]
    addr: 0x6003d9ff
    size_bits: 8
    description: memory X
  - !Register
    name: Z_MEM[0]
    addr: 0x6003da00
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[1]
    addr: 0x6003da01
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[2]
    addr: 0x6003da02
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[3]
    addr: 0x6003da03
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[4]
    addr: 0x6003da04
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[5]
    addr: 0x6003da05
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[6]
    addr: 0x6003da06
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[7]
    addr: 0x6003da07
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[8]
    addr: 0x6003da08
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[9]
    addr: 0x6003da09
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[10]
    addr: 0x6003da0a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[11]
    addr: 0x6003da0b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[12]
    addr: 0x6003da0c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[13]
    addr: 0x6003da0d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[14]
    addr: 0x6003da0e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[15]
    addr: 0x6003da0f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[16]
    addr: 0x6003da10
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[17]
    addr: 0x6003da11
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[18]
    addr: 0x6003da12
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[19]
    addr: 0x6003da13
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[20]
    addr: 0x6003da14
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[21]
    addr: 0x6003da15
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[22]
    addr: 0x6003da16
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[23]
    addr: 0x6003da17
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[24]
    addr: 0x6003da18
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[25]
    addr: 0x6003da19
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[26]
    addr: 0x6003da1a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[27]
    addr: 0x6003da1b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[28]
    addr: 0x6003da1c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[29]
    addr: 0x6003da1d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[30]
    addr: 0x6003da1e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[31]
    addr: 0x6003da1f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[32]
    addr: 0x6003da20
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[33]
    addr: 0x6003da21
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[34]
    addr: 0x6003da22
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[35]
    addr: 0x6003da23
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[36]
    addr: 0x6003da24
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[37]
    addr: 0x6003da25
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[38]
    addr: 0x6003da26
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[39]
    addr: 0x6003da27
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[40]
    addr: 0x6003da28
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[41]
    addr: 0x6003da29
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[42]
    addr: 0x6003da2a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[43]
    addr: 0x6003da2b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[44]
    addr: 0x6003da2c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[45]
    addr: 0x6003da2d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[46]
    addr: 0x6003da2e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[47]
    addr: 0x6003da2f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[48]
    addr: 0x6003da30
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[49]
    addr: 0x6003da31
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[50]
    addr: 0x6003da32
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[51]
    addr: 0x6003da33
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[52]
    addr: 0x6003da34
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[53]
    addr: 0x6003da35
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[54]
    addr: 0x6003da36
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[55]
    addr: 0x6003da37
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[56]
    addr: 0x6003da38
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[57]
    addr: 0x6003da39
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[58]
    addr: 0x6003da3a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[59]
    addr: 0x6003da3b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[60]
    addr: 0x6003da3c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[61]
    addr: 0x6003da3d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[62]
    addr: 0x6003da3e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[63]
    addr: 0x6003da3f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[64]
    addr: 0x6003da40
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[65]
    addr: 0x6003da41
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[66]
    addr: 0x6003da42
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[67]
    addr: 0x6003da43
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[68]
    addr: 0x6003da44
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[69]
    addr: 0x6003da45
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[70]
    addr: 0x6003da46
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[71]
    addr: 0x6003da47
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[72]
    addr: 0x6003da48
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[73]
    addr: 0x6003da49
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[74]
    addr: 0x6003da4a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[75]
    addr: 0x6003da4b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[76]
    addr: 0x6003da4c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[77]
    addr: 0x6003da4d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[78]
    addr: 0x6003da4e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[79]
    addr: 0x6003da4f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[80]
    addr: 0x6003da50
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[81]
    addr: 0x6003da51
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[82]
    addr: 0x6003da52
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[83]
    addr: 0x6003da53
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[84]
    addr: 0x6003da54
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[85]
    addr: 0x6003da55
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[86]
    addr: 0x6003da56
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[87]
    addr: 0x6003da57
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[88]
    addr: 0x6003da58
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[89]
    addr: 0x6003da59
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[90]
    addr: 0x6003da5a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[91]
    addr: 0x6003da5b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[92]
    addr: 0x6003da5c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[93]
    addr: 0x6003da5d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[94]
    addr: 0x6003da5e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[95]
    addr: 0x6003da5f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[96]
    addr: 0x6003da60
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[97]
    addr: 0x6003da61
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[98]
    addr: 0x6003da62
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[99]
    addr: 0x6003da63
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[100]
    addr: 0x6003da64
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[101]
    addr: 0x6003da65
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[102]
    addr: 0x6003da66
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[103]
    addr: 0x6003da67
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[104]
    addr: 0x6003da68
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[105]
    addr: 0x6003da69
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[106]
    addr: 0x6003da6a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[107]
    addr: 0x6003da6b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[108]
    addr: 0x6003da6c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[109]
    addr: 0x6003da6d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[110]
    addr: 0x6003da6e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[111]
    addr: 0x6003da6f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[112]
    addr: 0x6003da70
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[113]
    addr: 0x6003da71
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[114]
    addr: 0x6003da72
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[115]
    addr: 0x6003da73
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[116]
    addr: 0x6003da74
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[117]
    addr: 0x6003da75
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[118]
    addr: 0x6003da76
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[119]
    addr: 0x6003da77
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[120]
    addr: 0x6003da78
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[121]
    addr: 0x6003da79
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[122]
    addr: 0x6003da7a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[123]
    addr: 0x6003da7b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[124]
    addr: 0x6003da7c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[125]
    addr: 0x6003da7d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[126]
    addr: 0x6003da7e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[127]
    addr: 0x6003da7f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[128]
    addr: 0x6003da80
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[129]
    addr: 0x6003da81
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[130]
    addr: 0x6003da82
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[131]
    addr: 0x6003da83
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[132]
    addr: 0x6003da84
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[133]
    addr: 0x6003da85
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[134]
    addr: 0x6003da86
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[135]
    addr: 0x6003da87
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[136]
    addr: 0x6003da88
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[137]
    addr: 0x6003da89
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[138]
    addr: 0x6003da8a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[139]
    addr: 0x6003da8b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[140]
    addr: 0x6003da8c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[141]
    addr: 0x6003da8d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[142]
    addr: 0x6003da8e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[143]
    addr: 0x6003da8f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[144]
    addr: 0x6003da90
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[145]
    addr: 0x6003da91
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[146]
    addr: 0x6003da92
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[147]
    addr: 0x6003da93
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[148]
    addr: 0x6003da94
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[149]
    addr: 0x6003da95
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[150]
    addr: 0x6003da96
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[151]
    addr: 0x6003da97
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[152]
    addr: 0x6003da98
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[153]
    addr: 0x6003da99
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[154]
    addr: 0x6003da9a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[155]
    addr: 0x6003da9b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[156]
    addr: 0x6003da9c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[157]
    addr: 0x6003da9d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[158]
    addr: 0x6003da9e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[159]
    addr: 0x6003da9f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[160]
    addr: 0x6003daa0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[161]
    addr: 0x6003daa1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[162]
    addr: 0x6003daa2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[163]
    addr: 0x6003daa3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[164]
    addr: 0x6003daa4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[165]
    addr: 0x6003daa5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[166]
    addr: 0x6003daa6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[167]
    addr: 0x6003daa7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[168]
    addr: 0x6003daa8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[169]
    addr: 0x6003daa9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[170]
    addr: 0x6003daaa
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[171]
    addr: 0x6003daab
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[172]
    addr: 0x6003daac
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[173]
    addr: 0x6003daad
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[174]
    addr: 0x6003daae
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[175]
    addr: 0x6003daaf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[176]
    addr: 0x6003dab0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[177]
    addr: 0x6003dab1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[178]
    addr: 0x6003dab2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[179]
    addr: 0x6003dab3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[180]
    addr: 0x6003dab4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[181]
    addr: 0x6003dab5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[182]
    addr: 0x6003dab6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[183]
    addr: 0x6003dab7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[184]
    addr: 0x6003dab8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[185]
    addr: 0x6003dab9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[186]
    addr: 0x6003daba
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[187]
    addr: 0x6003dabb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[188]
    addr: 0x6003dabc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[189]
    addr: 0x6003dabd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[190]
    addr: 0x6003dabe
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[191]
    addr: 0x6003dabf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[192]
    addr: 0x6003dac0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[193]
    addr: 0x6003dac1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[194]
    addr: 0x6003dac2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[195]
    addr: 0x6003dac3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[196]
    addr: 0x6003dac4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[197]
    addr: 0x6003dac5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[198]
    addr: 0x6003dac6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[199]
    addr: 0x6003dac7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[200]
    addr: 0x6003dac8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[201]
    addr: 0x6003dac9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[202]
    addr: 0x6003daca
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[203]
    addr: 0x6003dacb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[204]
    addr: 0x6003dacc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[205]
    addr: 0x6003dacd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[206]
    addr: 0x6003dace
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[207]
    addr: 0x6003dacf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[208]
    addr: 0x6003dad0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[209]
    addr: 0x6003dad1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[210]
    addr: 0x6003dad2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[211]
    addr: 0x6003dad3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[212]
    addr: 0x6003dad4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[213]
    addr: 0x6003dad5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[214]
    addr: 0x6003dad6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[215]
    addr: 0x6003dad7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[216]
    addr: 0x6003dad8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[217]
    addr: 0x6003dad9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[218]
    addr: 0x6003dada
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[219]
    addr: 0x6003dadb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[220]
    addr: 0x6003dadc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[221]
    addr: 0x6003dadd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[222]
    addr: 0x6003dade
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[223]
    addr: 0x6003dadf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[224]
    addr: 0x6003dae0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[225]
    addr: 0x6003dae1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[226]
    addr: 0x6003dae2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[227]
    addr: 0x6003dae3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[228]
    addr: 0x6003dae4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[229]
    addr: 0x6003dae5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[230]
    addr: 0x6003dae6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[231]
    addr: 0x6003dae7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[232]
    addr: 0x6003dae8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[233]
    addr: 0x6003dae9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[234]
    addr: 0x6003daea
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[235]
    addr: 0x6003daeb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[236]
    addr: 0x6003daec
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[237]
    addr: 0x6003daed
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[238]
    addr: 0x6003daee
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[239]
    addr: 0x6003daef
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[240]
    addr: 0x6003daf0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[241]
    addr: 0x6003daf1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[242]
    addr: 0x6003daf2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[243]
    addr: 0x6003daf3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[244]
    addr: 0x6003daf4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[245]
    addr: 0x6003daf5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[246]
    addr: 0x6003daf6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[247]
    addr: 0x6003daf7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[248]
    addr: 0x6003daf8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[249]
    addr: 0x6003daf9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[250]
    addr: 0x6003dafa
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[251]
    addr: 0x6003dafb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[252]
    addr: 0x6003dafc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[253]
    addr: 0x6003dafd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[254]
    addr: 0x6003dafe
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[255]
    addr: 0x6003daff
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[256]
    addr: 0x6003db00
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[257]
    addr: 0x6003db01
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[258]
    addr: 0x6003db02
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[259]
    addr: 0x6003db03
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[260]
    addr: 0x6003db04
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[261]
    addr: 0x6003db05
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[262]
    addr: 0x6003db06
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[263]
    addr: 0x6003db07
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[264]
    addr: 0x6003db08
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[265]
    addr: 0x6003db09
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[266]
    addr: 0x6003db0a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[267]
    addr: 0x6003db0b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[268]
    addr: 0x6003db0c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[269]
    addr: 0x6003db0d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[270]
    addr: 0x6003db0e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[271]
    addr: 0x6003db0f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[272]
    addr: 0x6003db10
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[273]
    addr: 0x6003db11
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[274]
    addr: 0x6003db12
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[275]
    addr: 0x6003db13
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[276]
    addr: 0x6003db14
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[277]
    addr: 0x6003db15
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[278]
    addr: 0x6003db16
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[279]
    addr: 0x6003db17
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[280]
    addr: 0x6003db18
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[281]
    addr: 0x6003db19
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[282]
    addr: 0x6003db1a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[283]
    addr: 0x6003db1b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[284]
    addr: 0x6003db1c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[285]
    addr: 0x6003db1d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[286]
    addr: 0x6003db1e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[287]
    addr: 0x6003db1f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[288]
    addr: 0x6003db20
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[289]
    addr: 0x6003db21
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[290]
    addr: 0x6003db22
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[291]
    addr: 0x6003db23
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[292]
    addr: 0x6003db24
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[293]
    addr: 0x6003db25
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[294]
    addr: 0x6003db26
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[295]
    addr: 0x6003db27
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[296]
    addr: 0x6003db28
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[297]
    addr: 0x6003db29
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[298]
    addr: 0x6003db2a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[299]
    addr: 0x6003db2b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[300]
    addr: 0x6003db2c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[301]
    addr: 0x6003db2d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[302]
    addr: 0x6003db2e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[303]
    addr: 0x6003db2f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[304]
    addr: 0x6003db30
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[305]
    addr: 0x6003db31
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[306]
    addr: 0x6003db32
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[307]
    addr: 0x6003db33
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[308]
    addr: 0x6003db34
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[309]
    addr: 0x6003db35
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[310]
    addr: 0x6003db36
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[311]
    addr: 0x6003db37
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[312]
    addr: 0x6003db38
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[313]
    addr: 0x6003db39
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[314]
    addr: 0x6003db3a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[315]
    addr: 0x6003db3b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[316]
    addr: 0x6003db3c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[317]
    addr: 0x6003db3d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[318]
    addr: 0x6003db3e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[319]
    addr: 0x6003db3f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[320]
    addr: 0x6003db40
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[321]
    addr: 0x6003db41
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[322]
    addr: 0x6003db42
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[323]
    addr: 0x6003db43
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[324]
    addr: 0x6003db44
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[325]
    addr: 0x6003db45
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[326]
    addr: 0x6003db46
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[327]
    addr: 0x6003db47
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[328]
    addr: 0x6003db48
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[329]
    addr: 0x6003db49
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[330]
    addr: 0x6003db4a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[331]
    addr: 0x6003db4b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[332]
    addr: 0x6003db4c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[333]
    addr: 0x6003db4d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[334]
    addr: 0x6003db4e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[335]
    addr: 0x6003db4f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[336]
    addr: 0x6003db50
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[337]
    addr: 0x6003db51
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[338]
    addr: 0x6003db52
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[339]
    addr: 0x6003db53
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[340]
    addr: 0x6003db54
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[341]
    addr: 0x6003db55
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[342]
    addr: 0x6003db56
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[343]
    addr: 0x6003db57
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[344]
    addr: 0x6003db58
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[345]
    addr: 0x6003db59
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[346]
    addr: 0x6003db5a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[347]
    addr: 0x6003db5b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[348]
    addr: 0x6003db5c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[349]
    addr: 0x6003db5d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[350]
    addr: 0x6003db5e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[351]
    addr: 0x6003db5f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[352]
    addr: 0x6003db60
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[353]
    addr: 0x6003db61
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[354]
    addr: 0x6003db62
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[355]
    addr: 0x6003db63
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[356]
    addr: 0x6003db64
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[357]
    addr: 0x6003db65
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[358]
    addr: 0x6003db66
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[359]
    addr: 0x6003db67
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[360]
    addr: 0x6003db68
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[361]
    addr: 0x6003db69
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[362]
    addr: 0x6003db6a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[363]
    addr: 0x6003db6b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[364]
    addr: 0x6003db6c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[365]
    addr: 0x6003db6d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[366]
    addr: 0x6003db6e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[367]
    addr: 0x6003db6f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[368]
    addr: 0x6003db70
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[369]
    addr: 0x6003db71
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[370]
    addr: 0x6003db72
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[371]
    addr: 0x6003db73
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[372]
    addr: 0x6003db74
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[373]
    addr: 0x6003db75
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[374]
    addr: 0x6003db76
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[375]
    addr: 0x6003db77
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[376]
    addr: 0x6003db78
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[377]
    addr: 0x6003db79
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[378]
    addr: 0x6003db7a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[379]
    addr: 0x6003db7b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[380]
    addr: 0x6003db7c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[381]
    addr: 0x6003db7d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[382]
    addr: 0x6003db7e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[383]
    addr: 0x6003db7f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[384]
    addr: 0x6003db80
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[385]
    addr: 0x6003db81
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[386]
    addr: 0x6003db82
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[387]
    addr: 0x6003db83
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[388]
    addr: 0x6003db84
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[389]
    addr: 0x6003db85
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[390]
    addr: 0x6003db86
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[391]
    addr: 0x6003db87
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[392]
    addr: 0x6003db88
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[393]
    addr: 0x6003db89
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[394]
    addr: 0x6003db8a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[395]
    addr: 0x6003db8b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[396]
    addr: 0x6003db8c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[397]
    addr: 0x6003db8d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[398]
    addr: 0x6003db8e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[399]
    addr: 0x6003db8f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[400]
    addr: 0x6003db90
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[401]
    addr: 0x6003db91
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[402]
    addr: 0x6003db92
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[403]
    addr: 0x6003db93
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[404]
    addr: 0x6003db94
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[405]
    addr: 0x6003db95
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[406]
    addr: 0x6003db96
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[407]
    addr: 0x6003db97
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[408]
    addr: 0x6003db98
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[409]
    addr: 0x6003db99
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[410]
    addr: 0x6003db9a
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[411]
    addr: 0x6003db9b
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[412]
    addr: 0x6003db9c
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[413]
    addr: 0x6003db9d
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[414]
    addr: 0x6003db9e
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[415]
    addr: 0x6003db9f
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[416]
    addr: 0x6003dba0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[417]
    addr: 0x6003dba1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[418]
    addr: 0x6003dba2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[419]
    addr: 0x6003dba3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[420]
    addr: 0x6003dba4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[421]
    addr: 0x6003dba5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[422]
    addr: 0x6003dba6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[423]
    addr: 0x6003dba7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[424]
    addr: 0x6003dba8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[425]
    addr: 0x6003dba9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[426]
    addr: 0x6003dbaa
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[427]
    addr: 0x6003dbab
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[428]
    addr: 0x6003dbac
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[429]
    addr: 0x6003dbad
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[430]
    addr: 0x6003dbae
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[431]
    addr: 0x6003dbaf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[432]
    addr: 0x6003dbb0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[433]
    addr: 0x6003dbb1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[434]
    addr: 0x6003dbb2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[435]
    addr: 0x6003dbb3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[436]
    addr: 0x6003dbb4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[437]
    addr: 0x6003dbb5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[438]
    addr: 0x6003dbb6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[439]
    addr: 0x6003dbb7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[440]
    addr: 0x6003dbb8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[441]
    addr: 0x6003dbb9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[442]
    addr: 0x6003dbba
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[443]
    addr: 0x6003dbbb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[444]
    addr: 0x6003dbbc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[445]
    addr: 0x6003dbbd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[446]
    addr: 0x6003dbbe
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[447]
    addr: 0x6003dbbf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[448]
    addr: 0x6003dbc0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[449]
    addr: 0x6003dbc1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[450]
    addr: 0x6003dbc2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[451]
    addr: 0x6003dbc3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[452]
    addr: 0x6003dbc4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[453]
    addr: 0x6003dbc5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[454]
    addr: 0x6003dbc6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[455]
    addr: 0x6003dbc7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[456]
    addr: 0x6003dbc8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[457]
    addr: 0x6003dbc9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[458]
    addr: 0x6003dbca
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[459]
    addr: 0x6003dbcb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[460]
    addr: 0x6003dbcc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[461]
    addr: 0x6003dbcd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[462]
    addr: 0x6003dbce
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[463]
    addr: 0x6003dbcf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[464]
    addr: 0x6003dbd0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[465]
    addr: 0x6003dbd1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[466]
    addr: 0x6003dbd2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[467]
    addr: 0x6003dbd3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[468]
    addr: 0x6003dbd4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[469]
    addr: 0x6003dbd5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[470]
    addr: 0x6003dbd6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[471]
    addr: 0x6003dbd7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[472]
    addr: 0x6003dbd8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[473]
    addr: 0x6003dbd9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[474]
    addr: 0x6003dbda
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[475]
    addr: 0x6003dbdb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[476]
    addr: 0x6003dbdc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[477]
    addr: 0x6003dbdd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[478]
    addr: 0x6003dbde
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[479]
    addr: 0x6003dbdf
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[480]
    addr: 0x6003dbe0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[481]
    addr: 0x6003dbe1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[482]
    addr: 0x6003dbe2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[483]
    addr: 0x6003dbe3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[484]
    addr: 0x6003dbe4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[485]
    addr: 0x6003dbe5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[486]
    addr: 0x6003dbe6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[487]
    addr: 0x6003dbe7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[488]
    addr: 0x6003dbe8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[489]
    addr: 0x6003dbe9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[490]
    addr: 0x6003dbea
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[491]
    addr: 0x6003dbeb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[492]
    addr: 0x6003dbec
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[493]
    addr: 0x6003dbed
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[494]
    addr: 0x6003dbee
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[495]
    addr: 0x6003dbef
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[496]
    addr: 0x6003dbf0
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[497]
    addr: 0x6003dbf1
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[498]
    addr: 0x6003dbf2
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[499]
    addr: 0x6003dbf3
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[500]
    addr: 0x6003dbf4
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[501]
    addr: 0x6003dbf5
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[502]
    addr: 0x6003dbf6
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[503]
    addr: 0x6003dbf7
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[504]
    addr: 0x6003dbf8
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[505]
    addr: 0x6003dbf9
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[506]
    addr: 0x6003dbfa
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[507]
    addr: 0x6003dbfb
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[508]
    addr: 0x6003dbfc
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[509]
    addr: 0x6003dbfd
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[510]
    addr: 0x6003dbfe
    size_bits: 8
    description: memory Z
  - !Register
    name: Z_MEM[511]
    addr: 0x6003dbff
    size_bits: 8
    description: memory Z
- !Module
  name: EFUSE
  description: eFuse Controller
  base_addr: 0x3f41a000
  size: 0x200
  registers:
  - !Register
    name: RD_WR_DIS
    addr: 0x3f41a02c
    size_bits: 32
    description: Register 0 of BLOCK0.
    fields:
    - !Field
      name: WR_DIS
      bit_offset: 0
      bit_width: 32
      description: Disables programming of individual eFuses.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA0
    addr: 0x3f41a030
    size_bits: 32
    description: Register 1 of BLOCK0.
    fields:
    - !Field
      name: RD_DIS
      bit_offset: 0
      bit_width: 7
      description: Disables software reading from individual eFuse blocks (BLOCK4-10).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT
      bit_offset: 7
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE
      bit_offset: 8
      bit_width: 1
      description: Set this bit to disable Icache.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DCACHE
      bit_offset: 9
      bit_width: 1
      description: Set this bit to disable Dcache.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE
      bit_offset: 10
      bit_width: 1
      description: Disables Icache when SoC is in Download mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_DCACHE
      bit_offset: 11
      bit_width: 1
      description: Disables Dcache when SoC is in Download mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD
      bit_offset: 12
      bit_width: 1
      description: Set this bit to disable the function that forces chip into download
        mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB
      bit_offset: 13
      bit_width: 1
      description: Set this bit to disable USB OTG function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to disable the TWAI Controller function.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_BOOT_REMAP
      bit_offset: 15
      bit_width: 1
      description: Disables capability to Remap RAM to ROM address space.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED5
      bit_offset: 16
      bit_width: 1
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG
      bit_offset: 17
      bit_width: 1
      description: Software disables JTAG. When software disabled, JTAG can be activated
        temporarily by HMAC peripheral.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HARD_DIS_JTAG
      bit_offset: 18
      bit_width: 1
      description: Hardware disables JTAG permanently.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 19
      bit_width: 1
      description: Disables flash encryption when in download boot modes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH
      bit_offset: 20
      bit_width: 2
      description: Controls single-end input threshold vrefh, 1.76 V to 2 V with step
        of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL
      bit_offset: 22
      bit_width: 2
      description: Controls single-end input threshold vrefl, 0.8 V to 1.04 V with
        step of 80 mV, stored in eFuse.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS
      bit_offset: 24
      bit_width: 1
      description: Set this bit to exchange USB D+ and D- pins.
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXT_PHY_ENABLE
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable external USB PHY.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_FORCE_NOPERSIST
      bit_offset: 26
      bit_width: 1
      description: If set, forces USB BVALID to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0
      bit_offset: 27
      bit_width: 2
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_MODECURLIM
      bit_offset: 29
      bit_width: 1
      description: SPI regulator switches current limit mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFH
      bit_offset: 30
      bit_width: 2
      description: SPI regulator high voltage reference.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA1
    addr: 0x3f41a034
    size_bits: 32
    description: Register 2 of BLOCK0.
    fields:
    - !Field
      name: VDD_SPI_DREFM
      bit_offset: 0
      bit_width: 2
      description: SPI regulator medium voltage reference.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFL
      bit_offset: 2
      bit_width: 2
      description: SPI regulator low voltage reference.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_XPD
      bit_offset: 4
      bit_width: 1
      description: If VDD_SPI_FORCE is 1, this value determines if the VDD_SPI regulator
        is powered on.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_TIEH
      bit_offset: 5
      bit_width: 1
      description: 'If VDD_SPI_FORCE is 1, determines VDD_SPI voltage. 0: VDD_SPI
        connects to 1.8 V LDO. 1: VDD_SPI connects to VDD_RTC_IO.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_FORCE
      bit_offset: 6
      bit_width: 1
      description: Set this bit to use XPD_VDD_PSI_REG and VDD_SPI_TIEH to configure
        VDD_SPI LDO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_EN_INIT
      bit_offset: 7
      bit_width: 1
      description: Set SPI regulator to 0 to configure init[1:0]=0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_ENCURLIM
      bit_offset: 8
      bit_width: 1
      description: Set SPI regulator to 1 to enable output current limit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCURLIM
      bit_offset: 9
      bit_width: 3
      description: Tunes the current limit threshold of SPI regulator when tieh=0,
        about 800 mA/(8+d).
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_INIT
      bit_offset: 12
      bit_width: 2
      description: 'Adds resistor from LDO output to ground. 0: no resistance. 1:
        6 K. 2: 4 K. 3: 2 K.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCAP
      bit_offset: 14
      bit_width: 2
      description: Prevents SPI regulator from overshoot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL
      bit_offset: 16
      bit_width: 2
      description: 'Selects RTC watchdog timeout threshold at startup. 0: 40,000 slow
        clock cycles. 1: 80,000 slow clock cycles. 2: 160,000 slow clock cycles. 3:
        320,000 slow clock cycles.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT
      bit_offset: 18
      bit_width: 3
      description: Enables encryption and decryption, when an SPI boot mode is set.
        Feature is enabled 1 or 3 bits are set in the eFuse, disabled otherwise.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0
      bit_offset: 21
      bit_width: 1
      description: If set, revokes use of secure boot key digest 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1
      bit_offset: 22
      bit_width: 1
      description: If set, revokes use of secure boot key digest 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2
      bit_offset: 23
      bit_width: 1
      description: If set, revokes use of secure boot key digest 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0
      bit_offset: 24
      bit_width: 4
      description: Purpose of KEY0. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1
      bit_offset: 28
      bit_width: 4
      description: Purpose of KEY1. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA2
    addr: 0x3f41a038
    size_bits: 32
    description: Register 3 of BLOCK0.
    fields:
    - !Field
      name: KEY_PURPOSE_2
      bit_offset: 0
      bit_width: 4
      description: Purpose of KEY2. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3
      bit_offset: 4
      bit_width: 4
      description: Purpose of KEY3. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4
      bit_offset: 8
      bit_width: 4
      description: Purpose of KEY4. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5
      bit_offset: 12
      bit_width: 4
      description: Purpose of KEY5. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_6
      bit_offset: 16
      bit_width: 4
      description: Purpose of KEY6. Refer to Table Key Purpose Values.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable secure boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable aggressive secure boot key revocation mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1
      bit_offset: 22
      bit_width: 6
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW
      bit_offset: 28
      bit_width: 4
      description: Configures flash startup delay after SoC power-up, in unit of (ms/2).
        When the value is 15, delay is 7.5 ms.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA3
    addr: 0x3f41a03c
    size_bits: 32
    description: Register 4 of BLOCK0.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to disable all download boot modes.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT
      bit_offset: 1
      bit_width: 1
      description: Set this bit to disable Legacy SPI boot mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL
      bit_offset: 2
      bit_width: 1
      description: 'Selects the default UART for printing boot messages. 0: UART0.
        1: UART1.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED3
      bit_offset: 3
      bit_width: 1
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to disable use of USB OTG in UART download boot mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable secure UART download mode (read/write flash
        only).
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL
      bit_offset: 6
      bit_width: 2
      description: 'Set the default UART boot message output mode. 00: Enabled. 01:
        Enable when GPIO46 is low at reset. 10: Enable when GPIO46 is high at reset.
        11: Disabled.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION
      bit_offset: 8
      bit_width: 1
      description: 'Set default power supply for GPIO33-GPIO37, set when SPI flash
        is initialized. 0: VDD3P3_CPU. 1: VDD_SPI.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE
      bit_offset: 9
      bit_width: 1
      description: 'SPI flash type. 0: maximum four data lines, 1: eight data lines.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME
      bit_offset: 10
      bit_width: 1
      description: If set, forces ROM code to send an SPI flash resume command during
        SPI boot.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION
      bit_offset: 11
      bit_width: 16
      description: Secure version (used by ESP-IDF anti-rollback feature).
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED2
      bit_offset: 27
      bit_width: 5
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_DATA4
    addr: 0x3f41a040
    size_bits: 32
    description: Register 5 of BLOCK0.
    fields:
    - !Field
      name: RPT4_RESERVED4
      bit_offset: 0
      bit_width: 24
      description: Reserved (used for four backups method).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_0
    addr: 0x3f41a044
    size_bits: 32
    description: Register 0 of BLOCK1.
    fields:
    - !Field
      name: MAC_0
      bit_offset: 0
      bit_width: 32
      description: Stores the low 32 bits of MAC address.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_1
    addr: 0x3f41a048
    size_bits: 32
    description: Register 1 of BLOCK1.
    fields:
    - !Field
      name: MAC_1
      bit_offset: 0
      bit_width: 16
      description: Stores the high 16 bits of MAC address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_PAD_CONF_0
      bit_offset: 16
      bit_width: 16
      description: Stores the zeroth part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_2
    addr: 0x3f41a04c
    size_bits: 32
    description: Register 2 of BLOCK1.
    fields:
    - !Field
      name: SPI_PAD_CONF_1
      bit_offset: 0
      bit_width: 32
      description: Stores the first part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_3
    addr: 0x3f41a050
    size_bits: 32
    description: Register 3 of BLOCK1.
    fields:
    - !Field
      name: SPI_PAD_CONF_2
      bit_offset: 0
      bit_width: 18
      description: Stores the second part of SPI_PAD_CONF.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_DATA_PART0_0
      bit_offset: 18
      bit_width: 14
      description: Stores the zeroth part  of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_4
    addr: 0x3f41a054
    size_bits: 32
    description: Register 4 of BLOCK1.
    fields:
    - !Field
      name: SYS_DATA_PART0_1
      bit_offset: 0
      bit_width: 32
      description: Stores the fist part of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_MAC_SPI_SYS_5
    addr: 0x3f41a058
    size_bits: 32
    description: Register 5 of BLOCK1.
    fields:
    - !Field
      name: SYS_DATA_PART0_2
      bit_offset: 0
      bit_width: 32
      description: Stores the second part of the zeroth part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR0
    addr: 0x3f41a17c
    size_bits: 32
    description: Programming error record register 0 of BLOCK0.
    fields:
    - !Field
      name: RD_DIS_ERR
      bit_offset: 0
      bit_width: 7
      description: Any bit equal to 1 denotes a programming error in EFUSE_RD_DIS.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_RTC_RAM_BOOT_ERR
      bit_offset: 7
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_RTC_RAM_BOOT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_ICACHE_ERR
      bit_offset: 8
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_ICACHE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DCACHE_ERR
      bit_offset: 9
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DCACHE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_ICACHE_ERR
      bit_offset: 10
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_ICACHE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_DCACHE_ERR
      bit_offset: 11
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_DCACHE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_FORCE_DOWNLOAD_ERR
      bit_offset: 12
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_FORCE_DOWNLOAD.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_ERR
      bit_offset: 13
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_CAN_ERR
      bit_offset: 14
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_CAN.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_BOOT_REMAP_ERR
      bit_offset: 15
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_BOOT_REMAP.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED5_ERR
      bit_offset: 16
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SOFT_DIS_JTAG_ERR
      bit_offset: 17
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SOFT_DIS_JTAG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: HARD_DIS_JTAG_ERR
      bit_offset: 18
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_HARD_DIS_JTAG.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
      bit_offset: 19
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFH_ERR
      bit_offset: 20
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFH.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_DREFL_ERR
      bit_offset: 22
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_USB_DREFL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_EXCHG_PINS_ERR
      bit_offset: 24
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_USB_EXCHG_PINS.
      read_allowed: true
      write_allowed: false
    - !Field
      name: EXT_PHY_ENABLE_ERR
      bit_offset: 25
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_EXT_PHY_ENABLE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USB_FORCE_NOPERSIST_ERR
      bit_offset: 26
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_USB_FORCE_NOPERSIST.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED0_ERR
      bit_offset: 27
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_MODECURLIM_ERR
      bit_offset: 29
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_MODECURLIM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFH_ERR
      bit_offset: 30
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFH.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR1
    addr: 0x3f41a180
    size_bits: 32
    description: Programming error record register 1 of BLOCK0.
    fields:
    - !Field
      name: VDD_SPI_DREFM_ERR
      bit_offset: 0
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DREFL_ERR
      bit_offset: 2
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DREFL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_XPD_ERR
      bit_offset: 4
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_XPD.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_TIEH_ERR
      bit_offset: 5
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_TIEH.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_FORCE_ERR
      bit_offset: 6
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_FORCE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_EN_INIT_ERR
      bit_offset: 7
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_EN_INIT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_ENCURLIM_ERR
      bit_offset: 8
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_ENCURLIM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCURLIM_ERR
      bit_offset: 9
      bit_width: 3
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCURLIM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_INIT_ERR
      bit_offset: 12
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_INIT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: VDD_SPI_DCAP_ERR
      bit_offset: 14
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_VDD_SPI_DCAP.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_DELAY_SEL_ERR
      bit_offset: 16
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_WDT_DELAY_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPI_BOOT_CRYPT_CNT_ERR
      bit_offset: 18
      bit_width: 3
      description: Any bit equal to 1 denotes a programming error in EFUSE_SPI_BOOT_CRYPT_CNT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE0_ERR
      bit_offset: 21
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE1_ERR
      bit_offset: 22
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_KEY_REVOKE2_ERR
      bit_offset: 23
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_KEY_REVOKE2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_0_ERR
      bit_offset: 24
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_1_ERR
      bit_offset: 28
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR2
    addr: 0x3f41a184
    size_bits: 32
    description: Programming error record register 2 of BLOCK0.
    fields:
    - !Field
      name: KEY_PURPOSE_2_ERR
      bit_offset: 0
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_3_ERR
      bit_offset: 4
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_4_ERR
      bit_offset: 8
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_5_ERR
      bit_offset: 12
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY_PURPOSE_6_ERR
      bit_offset: 16
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_KEY_PURPOSE_6.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_EN_ERR
      bit_offset: 20
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_EN.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
      bit_offset: 21
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED1_ERR
      bit_offset: 22
      bit_width: 6
      description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TPUW_ERR
      bit_offset: 28
      bit_width: 4
      description: Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TPUW.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR3
    addr: 0x3f41a188
    size_bits: 32
    description: Programming error record register 3 of BLOCK0.
    fields:
    - !Field
      name: DIS_DOWNLOAD_MODE_ERR
      bit_offset: 0
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_DOWNLOAD_MODE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_LEGACY_SPI_BOOT_ERR
      bit_offset: 1
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_LEGACY_SPI_BOOT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CHANNEL_ERR
      bit_offset: 2
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CHANNEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED3_ERR
      bit_offset: 3
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIS_USB_DOWNLOAD_MODE_ERR
      bit_offset: 4
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_DIS_USB_DOWNLOAD_MODE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENABLE_SECURITY_DOWNLOAD_ERR
      bit_offset: 5
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_ENABLE_SECURITY_DOWNLOAD.
      read_allowed: true
      write_allowed: false
    - !Field
      name: UART_PRINT_CONTROL_ERR
      bit_offset: 6
      bit_width: 2
      description: Any bit equal to 1 denotes a programming error in EFUSE_UART_PRINT_CONTROL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PIN_POWER_SELECTION_ERR
      bit_offset: 8
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_PIN_POWER_SELECTION.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FLASH_TYPE_ERR
      bit_offset: 9
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_FLASH_TYPE.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FORCE_SEND_RESUME_ERR
      bit_offset: 10
      bit_width: 1
      description: Any bit equal to 1 denotes a programming error in EFUSE_FORCE_SEND_RESUME.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SECURE_VERSION_ERR
      bit_offset: 11
      bit_width: 16
      description: Any bit equal to 1 denotes a programming error in EFUSE_SECURE_VERSION.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RPT4_RESERVED2_ERR
      bit_offset: 27
      bit_width: 5
      description: Any bit equal to 1 denotes a programming error in EFUSE_RPT4_RESERVED2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_REPEAT_ERR4
    addr: 0x3f41a190
    size_bits: 32
    description: Programming error record register 4 of BLOCK0.
    fields:
    - !Field
      name: RPT4_RESERVED4_ERR
      bit_offset: 0
      bit_width: 24
      description: If any bit in RPT4_RESERVED4 is 1, there is a programming error
        in EFUSE_RPT4_RESERVED4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR0
    addr: 0x3f41a1c0
    size_bits: 32
    description: Programming error record register 0 of BLOCK1-10.
    fields:
    - !Field
      name: MAC_SPI_8M_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes in BLOCK1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAC_SPI_8M_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of BLOCK1 is reliable. 1:
        Means that programming BLOCK1 data failed and the number of error bytes is
        over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes in BLOCK2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART1_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of BLOCK2 is reliable. 1:
        Means that programming BLOCK2 data failed and the number of error bytes is
        over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_ERR_NUM
      bit_offset: 8
      bit_width: 3
      description: The value of this signal means the number of error bytes in BLOCK3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: USR_DATA_FAIL
      bit_offset: 11
      bit_width: 1
      description: '0: Means no failure and that the data of BLOCK3 is reliable. 1:
        Means that programming BLOCK3 data failed and the number of error bytes is
        over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_ERR_NUM
      bit_offset: 12
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY0_FAIL
      bit_offset: 15
      bit_width: 1
      description: '0: Means no failure and that the data of KEY0 is reliable. 1:
        Means that programming KEY0 failed and the number of error bytes is over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_ERR_NUM
      bit_offset: 16
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY1_FAIL
      bit_offset: 19
      bit_width: 1
      description: '0: Means no failure and that the data of KEY1 is reliable. 1:
        Means that programming KEY1 failed and the number of error bytes is over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_ERR_NUM
      bit_offset: 20
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY2_FAIL
      bit_offset: 23
      bit_width: 1
      description: '0: Means no failure and that the data of KEY2 is reliable. 1:
        Means that programming KEY2 failed and the number of error bytes is over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_ERR_NUM
      bit_offset: 24
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY3_FAIL
      bit_offset: 27
      bit_width: 1
      description: '0: Means no failure and that the data of KEY3 is reliable. 1:
        Means that programming KEY3 failed and the number of error bytes is over 5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_ERR_NUM
      bit_offset: 28
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY4_FAIL
      bit_offset: 31
      bit_width: 1
      description: '0: Means no failure and that the data of KEY4 is reliable. 1:
        Means that programming KEY4 failed and the number of error bytes is over 5.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RS_ERR1
    addr: 0x3f41a1c4
    size_bits: 32
    description: Programming error record register 1 of BLOCK1-10.
    fields:
    - !Field
      name: KEY5_ERR_NUM
      bit_offset: 0
      bit_width: 3
      description: The value of this signal means the number of error bytes in KEY5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: KEY5_FAIL
      bit_offset: 3
      bit_width: 1
      description: '0: Means no failure and that the data of KEY5 is reliable. 1:
        Means that programming user data failed and the number of error bytes is over
        5.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_ERR_NUM
      bit_offset: 4
      bit_width: 3
      description: The value of this signal means the number of error bytes in BLOCK10.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYS_PART2_FAIL
      bit_offset: 7
      bit_width: 1
      description: '0: Means no failure and that the data of BLOCK10 is reliable.
        1: Means that programming BLOCK10 data failed and the number of error bytes
        is over 5.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLK
    addr: 0x3f41a1c8
    size_bits: 32
    description: eFuse clock configuration register.
    reset_value: 0x2
    fields:
    - !Field
      name: EFUSE_MEM_FORCE_PD
      bit_offset: 0
      bit_width: 1
      description: If set, forces eFuse SRAM into power-saving mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_FORCE_ON
      bit_offset: 1
      bit_width: 1
      description: If set, forces to activate clock signal of eFuse SRAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: If set, forces eFuse SRAM into working mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 16
      bit_width: 1
      description: If set, forces to enable clock signal of eFuse memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF
    addr: 0x3f41a1cc
    size_bits: 32
    description: eFuse operation mode configuration register.
    fields:
    - !Field
      name: OP_CODE
      bit_offset: 0
      bit_width: 16
      description: '0x5A5A: Operate programming command. 0x5AA5: Operate read command.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3f41a1d0
    size_bits: 32
    description: eFuse status register.
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 4
      description: Indicates the state of the eFuse state machine.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_LOAD_SW
      bit_offset: 4
      bit_width: 1
      description: The value of OTP_LOAD_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_C_SYNC2
      bit_offset: 5
      bit_width: 1
      description: The value of OTP_VDDQ_C_SYNC2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_STROBE_SW
      bit_offset: 6
      bit_width: 1
      description: The value of OTP_STROBE_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_CSB_SW
      bit_offset: 7
      bit_width: 1
      description: The value of OTP_CSB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_PGENB_SW
      bit_offset: 8
      bit_width: 1
      description: The value of OTP_PGENB_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OTP_VDDQ_IS_SW
      bit_offset: 9
      bit_width: 1
      description: The value of OTP_VDDQ_IS_SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: REPEAT_ERR_CNT
      bit_offset: 10
      bit_width: 8
      description: Indicates the number of error bits during programming BLOCK0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD
    addr: 0x3f41a1d4
    size_bits: 32
    description: eFuse command register.
    fields:
    - !Field
      name: READ_CMD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to send read command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_CMD
      bit_offset: 1
      bit_width: 1
      description: Set this bit to send programming command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLK_NUM
      bit_offset: 2
      bit_width: 4
      description: The serial number of the block to be programmed. Value 0-10 corresponds
        to block number 0-10, respectively.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f41a1d8
    size_bits: 32
    description: eFuse raw interrupt register.
    fields:
    - !Field
      name: READ_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit signal for read_done interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f41a1dc
    size_bits: 32
    description: eFuse interrupt status register.
    fields:
    - !Field
      name: READ_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status signal for read_done interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PGM_DONE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f41a1e0
    size_bits: 32
    description: eFuse interrupt enable register.
    fields:
    - !Field
      name: READ_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable signal for read_done interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable signal for pgm_done interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f41a1e4
    size_bits: 32
    description: eFuse interrupt clear register.
    fields:
    - !Field
      name: READ_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for read_done interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PGM_DONE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear signal for pgm_done interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DAC_CONF
    addr: 0x3f41a1e8
    size_bits: 32
    description: Controls the eFuse programming voltage.
    reset_value: 0x1fe1c
    fields:
    - !Field
      name: DAC_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Controls the division factor of the rising clock of the programming
        voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_PAD_SEL
      bit_offset: 8
      bit_width: 1
      description: Don't care.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_NUM
      bit_offset: 9
      bit_width: 8
      description: Controls the rising period of the programming voltage.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OE_CLR
      bit_offset: 17
      bit_width: 1
      description: Reduces the power supply of the programming voltage.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_TIM_CONF
    addr: 0x3f41a1ec
    size_bits: 32
    description: Configures read timing parameters.
    reset_value: 0x12010101
    fields:
    - !Field
      name: THR_A
      bit_offset: 0
      bit_width: 8
      description: Configures the hold time of read operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRD
      bit_offset: 8
      bit_width: 8
      description: Configures the length of pulse of read operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSUR_A
      bit_offset: 16
      bit_width: 8
      description: Configures the setup time of read operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: READ_INIT_NUM
      bit_offset: 24
      bit_width: 8
      description: Configures the initial read time of eFuse.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF0
    addr: 0x3f41a1f0
    size_bits: 32
    description: Configuration register 0 of eFuse programming timing parameters.
    reset_value: 0xc80101
    fields:
    - !Field
      name: THP_A
      bit_offset: 0
      bit_width: 8
      description: Configures the hold time of programming operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TPGM_INACTIVE
      bit_offset: 8
      bit_width: 8
      description: Configures the length of pulse during programming 0 to eFuse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TPGM
      bit_offset: 16
      bit_width: 16
      description: Configures the length of pulse during programming 1 to eFuse.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF1
    addr: 0x3f41a1f4
    size_bits: 32
    description: Configuration register 1 of eFuse programming timing parameters.
    reset_value: 0x288001
    fields:
    - !Field
      name: TSUP_A
      bit_offset: 0
      bit_width: 8
      description: Configures the setup time of programming operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWR_ON_NUM
      bit_offset: 8
      bit_width: 16
      description: Configures the power up time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_TIM_CONF2
    addr: 0x3f41a1f8
    size_bits: 32
    description: Configuration register 2 of eFuse programming timing parameters.
    reset_value: 0x190
    fields:
    - !Field
      name: PWR_OFF_NUM
      bit_offset: 0
      bit_width: 16
      description: Configures the power outage time for VDDQ.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f41a1fc
    size_bits: 32
    description: Version control register.
    reset_value: 0x19081100
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA0
    addr: 0x3f41a000
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA1
    addr: 0x3f41a004
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA2
    addr: 0x3f41a008
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA3
    addr: 0x3f41a00c
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA4
    addr: 0x3f41a010
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA5
    addr: 0x3f41a014
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA6
    addr: 0x3f41a018
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_DATA7
    addr: 0x3f41a01c
    size_bits: 32
    description: Register %s that stores data to be programmed.
    fields:
    - !Field
      name: PGM_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit data to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE0
    addr: 0x3f41a020
    size_bits: 32
    description: Register %s that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE1
    addr: 0x3f41a024
    size_bits: 32
    description: Register %s that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PGM_CHECK_VALUE2
    addr: 0x3f41a028
    size_bits: 32
    description: Register %s that stores the RS code to be programmed.
    fields:
    - !Field
      name: PGM_RS_DATA_0
      bit_offset: 0
      bit_width: 32
      description: The content of the %sth 32-bit RS code to be programmed.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RD_SYS_DATA_PART1_0
    addr: 0x3f41a05c
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_1
    addr: 0x3f41a060
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_2
    addr: 0x3f41a064
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_3
    addr: 0x3f41a068
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_4
    addr: 0x3f41a06c
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_5
    addr: 0x3f41a070
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_6
    addr: 0x3f41a074
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART1_7
    addr: 0x3f41a078
    size_bits: 32
    description: Register %s of BLOCK2 (system).
    fields:
    - !Field
      name: SYS_DATA_PART1_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the first part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA0
    addr: 0x3f41a07c
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA1
    addr: 0x3f41a080
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA2
    addr: 0x3f41a084
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA3
    addr: 0x3f41a088
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA4
    addr: 0x3f41a08c
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA5
    addr: 0x3f41a090
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA6
    addr: 0x3f41a094
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_USR_DATA7
    addr: 0x3f41a098
    size_bits: 32
    description: Register %s of BLOCK3 (user).
    fields:
    - !Field
      name: USR_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of BLOCK3 (user).
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA0
    addr: 0x3f41a09c
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA1
    addr: 0x3f41a0a0
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA2
    addr: 0x3f41a0a4
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA3
    addr: 0x3f41a0a8
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA4
    addr: 0x3f41a0ac
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA5
    addr: 0x3f41a0b0
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA6
    addr: 0x3f41a0b4
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY0_DATA7
    addr: 0x3f41a0b8
    size_bits: 32
    description: Register %s of BLOCK4 (KEY0).
    fields:
    - !Field
      name: KEY0_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY0.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA0
    addr: 0x3f41a0bc
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA1
    addr: 0x3f41a0c0
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA2
    addr: 0x3f41a0c4
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA3
    addr: 0x3f41a0c8
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA4
    addr: 0x3f41a0cc
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA5
    addr: 0x3f41a0d0
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA6
    addr: 0x3f41a0d4
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY1_DATA7
    addr: 0x3f41a0d8
    size_bits: 32
    description: Register %s of BLOCK5 (KEY1).
    fields:
    - !Field
      name: KEY1_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA0
    addr: 0x3f41a0dc
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA1
    addr: 0x3f41a0e0
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA2
    addr: 0x3f41a0e4
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA3
    addr: 0x3f41a0e8
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA4
    addr: 0x3f41a0ec
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA5
    addr: 0x3f41a0f0
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA6
    addr: 0x3f41a0f4
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY2_DATA7
    addr: 0x3f41a0f8
    size_bits: 32
    description: Register %s of BLOCK6 (KEY2).
    fields:
    - !Field
      name: KEY2_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA0
    addr: 0x3f41a0fc
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA1
    addr: 0x3f41a100
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA2
    addr: 0x3f41a104
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA3
    addr: 0x3f41a108
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA4
    addr: 0x3f41a10c
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA5
    addr: 0x3f41a110
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA6
    addr: 0x3f41a114
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY3_DATA7
    addr: 0x3f41a118
    size_bits: 32
    description: Register %s of BLOCK7 (KEY3).
    fields:
    - !Field
      name: KEY3_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY3.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA0
    addr: 0x3f41a11c
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA1
    addr: 0x3f41a120
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA2
    addr: 0x3f41a124
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA3
    addr: 0x3f41a128
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA4
    addr: 0x3f41a12c
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA5
    addr: 0x3f41a130
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA6
    addr: 0x3f41a134
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY4_DATA7
    addr: 0x3f41a138
    size_bits: 32
    description: Register %s of BLOCK8 (KEY4).
    fields:
    - !Field
      name: KEY4_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY4.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA0
    addr: 0x3f41a13c
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA1
    addr: 0x3f41a140
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA2
    addr: 0x3f41a144
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA3
    addr: 0x3f41a148
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA4
    addr: 0x3f41a14c
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA5
    addr: 0x3f41a150
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA6
    addr: 0x3f41a154
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_KEY5_DATA7
    addr: 0x3f41a158
    size_bits: 32
    description: Register %s of BLOCK9 (KEY5).
    fields:
    - !Field
      name: KEY5_DATA0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of KEY5.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_0
    addr: 0x3f41a15c
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_1
    addr: 0x3f41a160
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_2
    addr: 0x3f41a164
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_3
    addr: 0x3f41a168
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_4
    addr: 0x3f41a16c
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_5
    addr: 0x3f41a170
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_6
    addr: 0x3f41a174
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_SYS_DATA_PART2_7
    addr: 0x3f41a178
    size_bits: 32
    description: Register %s of BLOCK10 (system).
    fields:
    - !Field
      name: SYS_DATA_PART2_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32 bits of the 2nd part of system data.
      read_allowed: true
      write_allowed: false
- !Module
  name: EXTMEM
  description: External Memory
  base_addr: 0x61800000
  size: 0x400
  registers:
  - !Register
    name: PRO_DCACHE_CTRL
    addr: 0x61800000
    size_bits: 32
    description: register description
    reset_value: 0x100
    fields:
    - !Field
      name: PRO_DCACHE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the data cache. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_SETSIZE_MODE
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure cache memory size.0: 8KB, 1: 16KB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_BLOCKSIZE_MODE
      bit_offset: 3
      bit_width: 1
      description: 'The bit is used to configure cache block size.0: 16 bytes, 1:
        32 bytes'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_INVALIDATE_ENA
      bit_offset: 8
      bit_width: 1
      description: The bit is used to enable invalidate operation. It will be cleared
        by hardware after invalidate operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_INVALIDATE_DONE
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate invalidate operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_FLUSH_ENA
      bit_offset: 10
      bit_width: 1
      description: The bit is used to enable flush operation. It will be cleared by
        hardware after flush operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_FLUSH_DONE
      bit_offset: 11
      bit_width: 1
      description: The bit is used to indicate flush operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_CLEAN_ENA
      bit_offset: 12
      bit_width: 1
      description: The bit is used to enable clean operation. It will be cleared by
        hardware after clean operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_CLEAN_DONE
      bit_offset: 13
      bit_width: 1
      description: The bit is used to indicate clean operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_LOCK0_EN
      bit_offset: 14
      bit_width: 1
      description: The bit is used to enable pre-lock operation which is combined
        with PRO_DCACHE_LOCK0_ADDR_REG and PRO_DCACHE_LOCK0_SIZE_REG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_LOCK1_EN
      bit_offset: 15
      bit_width: 1
      description: The bit is used to enable pre-lock operation which is combined
        with PRO_DCACHE_LOCK1_ADDR_REG and PRO_DCACHE_LOCK1_SIZE_REG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_ENA
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to enable and disable conditional-preload operation.
        It is combined with pre_dcache_autoload_done. 1: enable, 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_DONE
      bit_offset: 19
      bit_width: 1
      description: The bit is used to indicate conditional-preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_PRELOAD_ENA
      bit_offset: 20
      bit_width: 1
      description: The bit is used to enable preload operation. It will be cleared
        by hardware after preload operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_PRELOAD_DONE
      bit_offset: 21
      bit_width: 1
      description: The bit is used to indicate preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_UNLOCK_ENA
      bit_offset: 22
      bit_width: 1
      description: The bit is used to enable unlock operation. It will be cleared
        by hardware after unlock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_UNLOCK_DONE
      bit_offset: 23
      bit_width: 1
      description: The bit is used to indicate unlock operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_LOCK_ENA
      bit_offset: 24
      bit_width: 1
      description: The bit is used to enable lock operation. It will be cleared by
        hardware after lock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_LOCK_DONE
      bit_offset: 25
      bit_width: 1
      description: The bit is used to indicate lock operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_CTRL1
    addr: 0x61800004
    size_bits: 32
    description: register description
    reset_value: 0x7
    fields:
    - !Field
      name: PRO_DCACHE_MASK_BUS0
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to disable dbus0, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_MASK_BUS1
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to disable dbus1, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_MASK_BUS2
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to disable dbus2, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_TAG_POWER_CTRL
    addr: 0x61800008
    size_bits: 32
    description: register description
    reset_value: 0x5
    fields:
    - !Field
      name: PRO_DCACHE_TAG_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of dcache tag memory. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_TAG_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_TAG_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power dcache tag memory down, 0: follow  rtc_lslp_pd,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_LOCK0_ADDR
    addr: 0x6180000c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_LOCK0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the first start virtual address
        of data locking, which is combined with PRO_DCACHE_LOCK0_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_LOCK0_SIZE
    addr: 0x61800010
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_LOCK0_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the first length of data locking,
        which is combined with PRO_DCACHE_LOCK0_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_LOCK1_ADDR
    addr: 0x61800014
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_LOCK1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the second start virtual address
        of data locking, which is combined with PRO_DCACHE_LOCK1_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_LOCK1_SIZE
    addr: 0x61800018
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_LOCK1_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the second length of data locking,
        which is combined with PRO_DCACHE_LOCK1_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_MEM_SYNC0
    addr: 0x6180001c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_MEMSYNC_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for invalidate,
        flush, clean, lock and unlock operations. The manual operations will be issued
        if the address is validate. The auto operations will be issued if the address
        is invalidate. It should be combined with PRO_DCACHE_MEM_SYNC1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_MEM_SYNC1
    addr: 0x61800020
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_MEMSYNC_SIZE
      bit_offset: 0
      bit_width: 19
      description: The bits are used to configure the length for invalidate, flush,
        clean, lock and unlock operations. The manual operations will be issued if
        it is validate. The auto operations will be issued if it is invalidate. It
        should be combined with PRO_DCACHE_MEM_SYNC0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_PRELOAD_ADDR
    addr: 0x61800024
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_PRELOAD_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for manual
        pre-load operation. It should be combined with PRO_DCACHE_PRELOAD_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_PRELOAD_SIZE
    addr: 0x61800028
    size_bits: 32
    description: register description
    reset_value: 0x200
    fields:
    - !Field
      name: PRO_DCACHE_PRELOAD_SIZE
      bit_offset: 0
      bit_width: 10
      description: The bits are used to configure the length for manual pre-load operation.  It
        should be combined with PRO_DCACHE_PRELOAD_ADDR_REG..
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_PRELOAD_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'The bits are used to configure the direction of manual pre-load
        operation. 1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_AUTOLOAD_CFG
    addr: 0x6180002c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_AUTOLOAD_MODE
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_STEP
      bit_offset: 1
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_ORDER
      bit_offset: 3
      bit_width: 1
      description: 'The bits are used to configure the direction of conditional pre-load
        operation. 1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_RQST
      bit_offset: 4
      bit_width: 2
      description: 'The bits are used to configure trigger conditions for conditional
        pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SIZE
      bit_offset: 6
      bit_width: 2
      description: The bits are used to configure the numbers of the cache block for
        the issuing conditional pre-load operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT0_ENA
      bit_offset: 8
      bit_width: 1
      description: The bits are used to enable the second section for conditional
        pre-load operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT1_ENA
      bit_offset: 9
      bit_width: 1
      description: The bits are used to enable the first section for conditional pre-load
        operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_AUTOLOAD_SECTION0_ADDR
    addr: 0x61800030
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        first section for conditional pre-load operation. It should be combined with
        pro_dcache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_AUTOLOAD_SECTION0_SIZE
    addr: 0x61800034
    size_bits: 32
    description: register description
    reset_value: 0x8000
    fields:
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT0_SIZE
      bit_offset: 0
      bit_width: 24
      description: The bits are used to configure the length of the first section
        for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_AUTOLOAD_SECTION1_ADDR
    addr: 0x61800038
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        second section for conditional pre-load operation. It should be combined with
        pro_dcache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_AUTOLOAD_SECTION1_SIZE
    addr: 0x6180003c
    size_bits: 32
    description: register description
    reset_value: 0x8000
    fields:
    - !Field
      name: PRO_DCACHE_AUTOLOAD_SCT1_SIZE
      bit_offset: 0
      bit_width: 24
      description: The bits are used to configure the length of the second section
        for conditional pre-load operation. It should be combined with pro_dcache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_CTRL
    addr: 0x61800040
    size_bits: 32
    description: register description
    reset_value: 0x100
    fields:
    - !Field
      name: PRO_ICACHE_ENABLE
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the data cache. 0: disable, 1: enable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_SETSIZE_MODE
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to configure cache memory size.0: 8KB, 1: 16KB'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_BLOCKSIZE_MODE
      bit_offset: 3
      bit_width: 1
      description: 'The bit is used to configure cache block size.0: 16 bytes, 1:
        32 bytes'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_INVALIDATE_ENA
      bit_offset: 8
      bit_width: 1
      description: The bit is used to enable invalidate operation. It will be cleared
        by hardware after invalidate operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_INVALIDATE_DONE
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate invalidate operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_LOCK0_EN
      bit_offset: 14
      bit_width: 1
      description: The bit is used to enable pre-lock operation which is combined
        with PRO_ICACHE_LOCK0_ADDR_REG and PRO_ICACHE_LOCK0_SIZE_REG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_LOCK1_EN
      bit_offset: 15
      bit_width: 1
      description: The bit is used to enable pre-lock operation which is combined
        with PRO_ICACHE_LOCK1_ADDR_REG and PRO_ICACHE_LOCK1_SIZE_REG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_ENA
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to enable and disable conditional-preload operation.
        It is combined with pre_dcache_autoload_done. 1: enable, 0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_DONE
      bit_offset: 19
      bit_width: 1
      description: The bit is used to indicate conditional-preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_PRELOAD_ENA
      bit_offset: 20
      bit_width: 1
      description: The bit is used to enable preload operation. It will be cleared
        by hardware after preload operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_PRELOAD_DONE
      bit_offset: 21
      bit_width: 1
      description: The bit is used to indicate preload operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_UNLOCK_ENA
      bit_offset: 22
      bit_width: 1
      description: The bit is used to enable unlock operation. It will be cleared
        by hardware after unlock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_UNLOCK_DONE
      bit_offset: 23
      bit_width: 1
      description: The bit is used to indicate unlock operation is finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_LOCK_ENA
      bit_offset: 24
      bit_width: 1
      description: The bit is used to enable lock operation. It will be cleared by
        hardware after lock operation done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_LOCK_DONE
      bit_offset: 25
      bit_width: 1
      description: The bit is used to indicate lock operation is finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_ICACHE_CTRL1
    addr: 0x61800044
    size_bits: 32
    description: register description
    reset_value: 0x7
    fields:
    - !Field
      name: PRO_ICACHE_MASK_BUS0
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to disable ibus0, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_MASK_BUS1
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to disable ibus1, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_MASK_BUS2
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to disable ibus2, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_TAG_POWER_CTRL
    addr: 0x61800048
    size_bits: 32
    description: register description
    reset_value: 0x5
    fields:
    - !Field
      name: PRO_ICACHE_TAG_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of icache tag memory. 1:
        close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_TAG_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power icache tag memory down, 0: follow rtc_lslp,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_TAG_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power icache tag memory down, 0: follow rtc_lslp,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_LOCK0_ADDR
    addr: 0x6180004c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_LOCK0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the first start virtual address
        of data locking, which is combined with PRO_ICACHE_LOCK0_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_LOCK0_SIZE
    addr: 0x61800050
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_LOCK0_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the first length of data locking,
        which is combined with PRO_ICACHE_LOCK0_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_LOCK1_ADDR
    addr: 0x61800054
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_LOCK1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the second start virtual address
        of data locking, which is combined with PRO_ICACHE_LOCK1_SIZE_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_LOCK1_SIZE
    addr: 0x61800058
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_LOCK1_SIZE
      bit_offset: 0
      bit_width: 16
      description: The bits are used to configure the second length of data locking,
        which is combined with PRO_ICACHE_LOCK1_ADDR_REG
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_MEM_SYNC0
    addr: 0x6180005c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_MEMSYNC_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for invalidate,
        flush, clean, lock and unlock operations. The manual operations will be issued
        if the address is validate. The auto operations will be issued if the address
        is invalidate. It should be combined with PRO_ICACHE_MEM_SYNC1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_MEM_SYNC1
    addr: 0x61800060
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_MEMSYNC_SIZE
      bit_offset: 0
      bit_width: 19
      description: The bits are used to configure the length for invalidate, flush,
        clean, lock and unlock operations. The manual operations will be issued if
        it is validate. The auto operations will be issued if it is invalidate. It
        should be combined with PRO_ICACHE_MEM_SYNC0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_PRELOAD_ADDR
    addr: 0x61800064
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_PRELOAD_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address for manual
        pre-load operation. It should be combined with PRO_ICACHE_PRELOAD_SIZE_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_PRELOAD_SIZE
    addr: 0x61800068
    size_bits: 32
    description: register description
    reset_value: 0x200
    fields:
    - !Field
      name: PRO_ICACHE_PRELOAD_SIZE
      bit_offset: 0
      bit_width: 10
      description: The bits are used to configure the length for manual pre-load operation.  It
        should be combined with PRO_ICACHE_PRELOAD_ADDR_REG..
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_PRELOAD_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'The bits are used to configure the direction of manual pre-load
        operation. 1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_AUTOLOAD_CFG
    addr: 0x6180006c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_AUTOLOAD_MODE
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_STEP
      bit_offset: 1
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_ORDER
      bit_offset: 3
      bit_width: 1
      description: 'The bits are used to configure the direction of conditional pre-load
        operation. 1: descending, 0: ascending.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_RQST
      bit_offset: 4
      bit_width: 2
      description: 'The bits are used to configure trigger conditions for conditional
        pre-load. 0/3: cache miss, 1: cache hit, 2: both cache miss and hit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SIZE
      bit_offset: 6
      bit_width: 2
      description: The bits are used to configure the numbers of the cache block for
        the issuing conditional pre-load operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT0_ENA
      bit_offset: 8
      bit_width: 1
      description: The bits are used to enable the second section for conditional
        pre-load operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT1_ENA
      bit_offset: 9
      bit_width: 1
      description: The bits are used to enable the first section for conditional pre-load
        operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_AUTOLOAD_SECTION0_ADDR
    addr: 0x61800070
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT0_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        first section for conditional pre-load operation. It should be combined with
        pro_icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_AUTOLOAD_SECTION0_SIZE
    addr: 0x61800074
    size_bits: 32
    description: register description
    reset_value: 0x8000
    fields:
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT0_SIZE
      bit_offset: 0
      bit_width: 24
      description: The bits are used to configure the length of the first section
        for conditional pre-load operation. It should be combined with pro_icache_autoload_sct0_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_AUTOLOAD_SECTION1_ADDR
    addr: 0x61800078
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT1_ADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to configure the start virtual address of the
        second section for conditional pre-load operation. It should be combined with
        pro_icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_AUTOLOAD_SECTION1_SIZE
    addr: 0x6180007c
    size_bits: 32
    description: register description
    reset_value: 0x8000
    fields:
    - !Field
      name: PRO_ICACHE_AUTOLOAD_SCT1_SIZE
      bit_offset: 0
      bit_width: 24
      description: The bits are used to configure the length of the second section
        for conditional pre-load operation. It should be combined with pro_icache_autoload_sct1_ena.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IC_PRELOAD_CNT
    addr: 0x61800080
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IC_PRELOAD_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of issued pre-load which
        include manual pre-load and conditional pre-load.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IC_PRELOAD_MISS_CNT
    addr: 0x61800084
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IC_PRELOAD_MISS_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of missed pre-load which
        include manual pre-load and conditional pre-load.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS2_ABANDON_CNT
    addr: 0x61800088
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS2_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned ibus2 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS1_ABANDON_CNT
    addr: 0x6180008c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS1_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned ibus1 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS0_ABANDON_CNT
    addr: 0x61800090
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS0_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned ibus0 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS2_ACS_MISS_CNT
    addr: 0x61800094
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS2_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by ibus2 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS1_ACS_MISS_CNT
    addr: 0x61800098
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS1_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by ibus1 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS0_ACS_MISS_CNT
    addr: 0x6180009c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS0_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by ibus0 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS2_ACS_CNT
    addr: 0x618000a0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS2_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of ibus2 access icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS1_ACS_CNT
    addr: 0x618000a4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS1_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of ibus1 access icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IBUS0_ACS_CNT
    addr: 0x618000a8
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS0_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of ibus0 access icache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DC_PRELOAD_CNT
    addr: 0x618000ac
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DC_PRELOAD_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of issued pre-load which
        include manual pre-load and conditional pre-load.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DC_PRELOAD_EVICT_CNT
    addr: 0x618000b0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DC_PRELOAD_EVICT_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of cache evictions by pre-load
        which include manual pre-load and conditional pre-load.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DC_PRELOAD_MISS_CNT
    addr: 0x618000b4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DC_PRELOAD_MISS_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of missed pre-load which
        include manual pre-load and conditional pre-load.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS2_ABANDON_CNT
    addr: 0x618000b8
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS2_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned dbus2 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS1_ABANDON_CNT
    addr: 0x618000bc
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS1_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned dbus1 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS0_ABANDON_CNT
    addr: 0x618000c0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS0_ABANDON_CNT
      bit_offset: 0
      bit_width: 16
      description: The bits are used to count the number of the abandoned dbus0 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS2_ACS_WB_CNT
    addr: 0x618000c4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS2_ACS_WB_CNT
      bit_offset: 0
      bit_width: 20
      description: The bits are used to count the number of cache evictions by dbus2
        access cache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS1_ACS_WB_CNT
    addr: 0x618000c8
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS1_ACS_WB_CNT
      bit_offset: 0
      bit_width: 20
      description: The bits are used to count the number of cache evictions by dbus1
        access cache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS0_ACS_WB_CNT
    addr: 0x618000cc
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS0_ACS_WB_CNT
      bit_offset: 0
      bit_width: 20
      description: The bits are used to count the number of cache evictions by dbus0
        access cache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS2_ACS_MISS_CNT
    addr: 0x618000d0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS2_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus2 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS1_ACS_MISS_CNT
    addr: 0x618000d4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS1_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus1 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS0_ACS_MISS_CNT
    addr: 0x618000d8
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS0_ACS_MISS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of the cache miss caused
        by dbus0 access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS2_ACS_CNT
    addr: 0x618000dc
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS2_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of dbus2 access dcache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS1_ACS_CNT
    addr: 0x618000e0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS1_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of dbus1 access dcache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DBUS0_ACS_CNT
    addr: 0x618000e4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS0_ACS_CNT
      bit_offset: 0
      bit_width: 32
      description: The bits are used to count the number of dbus0 access dcache.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_DBG_INT_ENA
    addr: 0x618000e8
    size_bits: 32
    description: register description
    reset_value: 0x1
    fields:
    - !Field
      name: CACHE_DBG_EN
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to activate the cache track function. 1: enable,
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IBUS_ACS_MSK_IC_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access icache while
        the corresponding ibus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The bit is used to enable interrupt by ibus counter overflow.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IC_SYNC_SIZE_FAULT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable interrupt by manual sync configurations
        fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IC_PRELOAD_SIZE_FAULT_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The bit is used to enable interrupt by manual pre-load configurations
        fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_REJECT_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SET_PRELOAD_ILG_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing preload
        registers of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SET_SYNC_ILG_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing sync registers
        of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ICACHE_SET_LOCK_ILG_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing lock registers
        of icache while icache is busy to issue lock,sync or pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUS_ACS_MSK_DC_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The bit is used to enable interrupt by cpu access dcache while
        the corresponding dbus is disabled which include speculative access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The bit is used to enable interrupt by dbus counter overflow.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_SYNC_SIZE_FAULT_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The bit is used to enable interrupt by manual sync configurations
        fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_PRELOAD_SIZE_FAULT_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The bit is used to enable interrupt by manual pre-load configurations
        fault.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_WRITE_FLASH_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The bit is used to enable interrupt by dcache trying to write flash.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_REJECT_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The bit is used to enable interrupt by authentication fail.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SET_PRELOAD_ILG_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing preload
        registers of dcache while dcache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SET_SYNC_ILG_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing sync registers
        of dcache while dcache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCACHE_SET_LOCK_ILG_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The bit is used to enable interrupt by illegal writing lock registers
        of dcache while dcache is busy to issue lock,sync or pre-load operations.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The bit is used to enable interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_DBG_INT_CLR
    addr: 0x618000ec
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS_ACS_MSK_IC_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access icache while the
        corresponding ibus is disabled or icache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IBUS_CNT_OVF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear interrupt by ibus counter overflow.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IC_SYNC_SIZE_FAULT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear interrupt by manual sync configurations
        fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IC_PRELOAD_SIZE_FAULT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The bit is used to clear interrupt by manual pre-load configurations
        fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ICACHE_REJECT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ICACHE_SET_ILG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear interrupt by illegal writing lock registers
        of icache while icache is busy to issue lock,sync or pre-load operations.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBUS_ACS_MSK_DC_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The bit is used to clear interrupt by cpu access dcache while the
        corresponding dbus is disabled or dcache is disabled which include speculative
        access.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DBUS_CNT_OVF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The bit is used to clear interrupt by dbus counter overflow.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DC_SYNC_SIZE_FAULT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The bit is used to clear interrupt by manual sync configurations
        fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DC_PRELOAD_SIZE_FAULT_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: The bit is used to clear interrupt by manual pre-load configurations
        fault.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_WRITE_FLASH_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: The bit is used to clear interrupt by dcache trying to write flash.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_REJECT_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The bit is used to clear interrupt by authentication fail.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DCACHE_SET_ILG_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The bit is used to clear interrupt by illegal writing lock registers
        of dcache while dcache is busy to issue lock,sync or pre-load operations.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MMU_ENTRY_FAULT_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The bit is used to clear interrupt by mmu entry fault.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_DBG_STATUS0
    addr: 0x618000f0
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: IBUS0_ACS_MSK_ICACHE_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access icache while
        the ibus0 is disabled or icache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS1_ACS_MSK_ICACHE_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access icache while
        the ibus1 is disabled or icache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS2_ACS_MSK_ICACHE_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access icache while
        the ibus2 is disabled or icache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS0_ACS_CNT_OVF_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus0 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS1_ACS_CNT_OVF_ST
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus1 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS2_ACS_CNT_OVF_ST
      bit_offset: 6
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus2 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS0_ACS_MISS_CNT_OVF_ST
      bit_offset: 8
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus0 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS1_ACS_MISS_CNT_OVF_ST
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus1 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS2_ACS_MISS_CNT_OVF_ST
      bit_offset: 10
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus2 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS0_ABANDON_CNT_OVF_ST
      bit_offset: 12
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus0 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS1_ABANDON_CNT_OVF_ST
      bit_offset: 13
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus1 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IBUS2_ABANDON_CNT_OVF_ST
      bit_offset: 14
      bit_width: 1
      description: The bit is used to indicate interrupt by ibus2 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IC_PRELOAD_MISS_CNT_OVF_ST
      bit_offset: 16
      bit_width: 1
      description: The bit is used to indicate interrupt by pre-load miss counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IC_PRELOAD_CNT_OVF_ST
      bit_offset: 18
      bit_width: 1
      description: The bit is used to indicate interrupt by pre-load counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IC_SYNC_SIZE_FAULT_ST
      bit_offset: 19
      bit_width: 1
      description: The bit is used to indicate interrupt by manual sync configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IC_PRELOAD_SIZE_FAULT_ST
      bit_offset: 20
      bit_width: 1
      description: The bit is used to indicate interrupt by manual pre-load configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_REJECT_ST
      bit_offset: 21
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_SET_PRELOAD_ILG_ST
      bit_offset: 22
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing preload
        registers of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_SET_SYNC_ILG_ST
      bit_offset: 23
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing sync registers
        of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ICACHE_SET_LOCK_ILG_ST
      bit_offset: 24
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing lock registers
        of icache while icache is busy to issue lock,sync or pre-load operations.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_DBG_STATUS1
    addr: 0x618000f4
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: DBUS0_ACS_MSK_DCACHE_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access dcache while
        the dbus0 is disabled or dcache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS1_ACS_MSK_DCACHE_ST
      bit_offset: 1
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access dcache while
        the dbus1 is disabled or dcache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS2_ACS_MSK_DCACHE_ST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to indicate interrupt by cpu access dcache while
        the dbus2 is disabled or dcache is disabled which include speculative access.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS0_ACS_CNT_OVF_ST
      bit_offset: 4
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus0 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS1_ACS_CNT_OVF_ST
      bit_offset: 5
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus1 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS2_ACS_CNT_OVF_ST
      bit_offset: 6
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus2 counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS0_ACS_MISS_CNT_OVF_ST
      bit_offset: 8
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus0 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS1_ACS_MISS_CNT_OVF_ST
      bit_offset: 9
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus1 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS2_ACS_MISS_CNT_OVF_ST
      bit_offset: 10
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus2 miss counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS0_ACS_WB_CNT_OVF_ST
      bit_offset: 12
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus0 eviction counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS1_ACS_WB_CNT_OVF_ST
      bit_offset: 13
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus1 eviction counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS2_ACS_WB_CNT_OVF_ST
      bit_offset: 14
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus2 eviction counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS0_ABANDON_CNT_OVF_ST
      bit_offset: 16
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus0 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS1_ABANDON_CNT_OVF_ST
      bit_offset: 17
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus1 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBUS2_ABANDON_CNT_OVF_ST
      bit_offset: 18
      bit_width: 1
      description: The bit is used to indicate interrupt by dbus2 abandon counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_PRELOAD_MISS_CNT_OVF_ST
      bit_offset: 20
      bit_width: 1
      description: The bit is used to indicate interrupt by pre-load miss counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_PRELOAD_EVICT_CNT_OVF_ST
      bit_offset: 21
      bit_width: 1
      description: The bit is used to indicate interrupt by pre-load eviction counter
        overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_PRELOAD_CNT_OVF_ST
      bit_offset: 22
      bit_width: 1
      description: The bit is used to indicate interrupt by pre-load counter overflow.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_SYNC_SIZE_FAULT_ST
      bit_offset: 23
      bit_width: 1
      description: The bit is used to indicate interrupt by manual sync configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_PRELOAD_SIZE_FAULT_ST
      bit_offset: 24
      bit_width: 1
      description: The bit is used to indicate interrupt by manual pre-load configurations
        fault.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_WRITE_FLASH_ST
      bit_offset: 25
      bit_width: 1
      description: The bit is used to indicate interrupt by dcache trying to write
        flash.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_REJECT_ST
      bit_offset: 26
      bit_width: 1
      description: The bit is used to indicate interrupt by authentication fail.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_SET_PRELOAD_ILG_ST
      bit_offset: 27
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing preload
        registers of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_SET_SYNC_ILG_ST
      bit_offset: 28
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing sync registers
        of icache while icache is busy to issue lock,sync and pre-load operations.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCACHE_SET_LOCK_ILG_ST
      bit_offset: 29
      bit_width: 1
      description: The bit is used to indicate interrupt by illegal writing lock registers
        of icache while icache is busy to issue lock,sync or pre-load operations.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MMU_ENTRY_FAULT_ST
      bit_offset: 30
      bit_width: 1
      description: The bit is used to indicate interrupt by mmu entry fault.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_ACS_CNT_CLR
    addr: 0x618000f8
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_ACS_CNT_CLR
      bit_offset: 0
      bit_width: 1
      description: The bit is used to clear dcache counter which include DC_PRELOAD_CNT_REG,
        DC_PRELOAD_EVICT_CNT_REG, DC_PRELOAD_MISS_CNT_REG, DBUS0-2_ABANDON_CNT_REG,
        DBUS0-2_ACS_WB_CNT_REG, DBUS0-2_ACS_MISS_CNT_REG and DBUS0-2_ACS_CNT_REG.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PRO_ICACHE_ACS_CNT_CLR
      bit_offset: 1
      bit_width: 1
      description: The bit is used to clear icache counter which include IC_PRELOAD_CNT_REG,
        IC_PRELOAD_MISS_CNT_REG, IBUS0-2_ABANDON_CNT_REG, IBUS0-2_ACS_MISS_CNT_REG
        and IBUS0-2_ACS_CNT_REG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: PRO_DCACHE_REJECT_ST
    addr: 0x618000fc
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_CPU_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access dcache
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able, 4:
        write-able.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DCACHE_REJECT_VADDR
    addr: 0x61800100
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_DCACHE_CPU_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access
        dcache when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_ICACHE_REJECT_ST
    addr: 0x61800104
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_TAG_ATTR
      bit_offset: 0
      bit_width: 3
      description: 'The bits are used to indicate the attribute of data from external
        memory when authentication fail. 0: invalidate, 1: execute-able, 2: read-able,
        4: write-able.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_CPU_ATTR
      bit_offset: 3
      bit_width: 3
      description: 'The bits are used to indicate the attribute of CPU access icache
        when authentication fail. 0: invalidate, 1: execute-able, 2: read-able'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_ICACHE_REJECT_VADDR
    addr: 0x61800108
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_CPU_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address of CPU access
        icache when authentication fail.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_MMU_FAULT_CONTENT
    addr: 0x6180010c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_CACHE_MMU_FAULT_CONTENT
      bit_offset: 0
      bit_width: 17
      description: The bits are used to indicate the content of mmu entry which cause
        mmu fault..
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_CACHE_MMU_FAULT_CODE
      bit_offset: 17
      bit_width: 3
      description: 'The bits are used to indicate the operations which cause mmu fault
        occurrence. 0: default, 1: cpu miss, 2: preload miss, 3: flush, 4: cpu miss
        evict recovery address, 5: load miss evict recovery address, 6: external dma
        tx, 7: external dma rx'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_MMU_FAULT_VADDR
    addr: 0x61800110
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_CACHE_MMU_FAULT_VADDR
      bit_offset: 0
      bit_width: 32
      description: The bits are used to indicate the virtual address which cause mmu
        fault..
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_WRAP_AROUND_CTRL
    addr: 0x61800114
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_CACHE_FLASH_WRAP_AROUND
      bit_offset: 0
      bit_width: 1
      description: The bit is used to enable wrap around mode when read data from
        flash.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_SRAM_RD_WRAP_AROUND
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable wrap around mode when read data from
        spiram.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_MMU_POWER_CTRL
    addr: 0x61800118
    size_bits: 32
    description: register description
    reset_value: 0x5
    fields:
    - !Field
      name: PRO_CACHE_MMU_MEM_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to enable clock gating to save power when access
        mmu memory, 0: enable, 1: disable'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MMU_MEM_FORCE_PD
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_MMU_MEM_FORCE_PU
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to power mmu memory down, 0: follow_rtc_lslp_pd,
        1: power up'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_STATE
    addr: 0x6180011c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_STATE
      bit_offset: 0
      bit_width: 12
      description: 'The bit is used to indicate icache main fsm is in idle state or
        not. 1: in idle state,  0: not in idle state'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_STATE
      bit_offset: 12
      bit_width: 12
      description: 'The bit is used to indicate dcache main fsm is in idle state or
        not. 1: in idle state,  0: not in idle state'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE
    addr: 0x61800120
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: RECORD_DISABLE_DB_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECORD_DISABLE_G0CB_DECRYPT
      bit_offset: 1
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON
    addr: 0x61800124
    size_bits: 32
    description: register description
    reset_value: 0x7
    fields:
    - !Field
      name: CLK_FORCE_ON_DB_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: 'The bit is used to close clock gating of encrypt clock. 1: close
        gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_G0CB_DECRYPT
      bit_offset: 1
      bit_width: 1
      description: 'The bit is used to close clock gating of decrypt clock. 1: close
        gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_FORCE_ON_AUTOMATIC_ENCRYPT_DECRYPT
      bit_offset: 2
      bit_width: 1
      description: 'The bit is used to close clock gating of encrypt and decrypt clock.
        1: close gating, 0: open clock gating.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_BRIDGE_ARBITER_CTRL
    addr: 0x61800128
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: ALLOC_WB_HOLD_ARBITER
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_PRELOAD_INT_CTRL
    addr: 0x6180012c
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_PRELOAD_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by icache pre-load done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_PRELOAD_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by icache pre-load done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_PRELOAD_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by icache pre-load done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PRO_DCACHE_PRELOAD_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate the interrupt by dcache pre-load done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_PRELOAD_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable the interrupt by dcache pre-load done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_PRELOAD_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear the interrupt by dcache pre-load done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_SYNC_INT_CTRL
    addr: 0x61800130
    size_bits: 32
    description: register description
    fields:
    - !Field
      name: PRO_ICACHE_SYNC_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The bit is used to indicate the interrupt by icache sync done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_ICACHE_SYNC_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The bit is used to enable the interrupt by icache sync done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_ICACHE_SYNC_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The bit is used to clear the interrupt by icache sync done.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PRO_DCACHE_SYNC_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to indicate the interrupt by dcache sync done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRO_DCACHE_SYNC_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The bit is used to enable the interrupt by dcache sync done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_SYNC_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The bit is used to clear the interrupt by dcache sync done.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CACHE_CONF_MISC
    addr: 0x61800134
    size_bits: 32
    description: register description
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT
      bit_offset: 0
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by preload
        operation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT
      bit_offset: 1
      bit_width: 1
      description: The bit is used to disable checking mmu entry fault by sync operation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK_GATE
    addr: 0x61800138
    size_bits: 32
    description: register description
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_EXTMEM_REG_DATE
    addr: 0x618003fc
    size_bits: 32
    description: register description
    reset_value: 0x1904180
    fields:
    - !Field
      name: PRO_EXTMEM_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: Reserved.
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO
  description: General Purpose Input/Output
  base_addr: 0x3f404000
  size: 0x700
  registers:
  - !Register
    name: BT_SELECT
    addr: 0x3f404000
    size_bits: 32
    description: GPIO bit select register
    fields:
    - !Field
      name: BT_SEL
      bit_offset: 0
      bit_width: 32
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT
    addr: 0x3f404004
    size_bits: 32
    description: GPIO0 ~ 31 output register
    fields:
    - !Field
      name: DATA_ORIG
      bit_offset: 0
      bit_width: 32
      description: GPIO0 ~ 31 output value in simple GPIO output mode. The values
        of bit0 ~ bit31 correspond to the output value of GPIO0 ~ GPIO31 respectively.
        Bit22 ~ bit25 are invalid.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_W1TS
    addr: 0x3f404008
    size_bits: 32
    description: GPIO0 ~ 31 output bit set register
    fields:
    - !Field
      name: OUT_W1TS
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 output set register. If the value 1 is written to a
        bit here, the corre- sponding bit in GPIO_OUT_REG will be set to 1. Recommended
        operation: use this register to set GPIO_OUT_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT_W1TC
    addr: 0x3f40400c
    size_bits: 32
    description: GPIO0 ~ 31 output bit clear register
    fields:
    - !Field
      name: OUT_W1TC
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 output clear register. If the value 1 is written to
        a bit here, the cor- responding bit in GPIO_OUT_REG will be cleared. Recommended
        operation: use this register to clear GPIO_OUT_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT1
    addr: 0x3f404010
    size_bits: 32
    description: GPIO32 ~ 53 output register
    fields:
    - !Field
      name: DATA_ORIG
      bit_offset: 0
      bit_width: 22
      description: GPIO32 ~ 53 output value in simple GPIO output mode. The values
        of bit0 ~ bit13 correspond to GPIO32 ~ GPIO45. Bit14 ~ bit21 are invalid.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT1_W1TS
    addr: 0x3f404014
    size_bits: 32
    description: GPIO32 ~ 53 output bit set register
    fields:
    - !Field
      name: OUT1_W1TS
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 output value set register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_OUT1_REG will be set to 1. Recommended
        operation: use this register to set GPIO_OUT1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: OUT1_W1TC
    addr: 0x3f404018
    size_bits: 32
    description: GPIO32 ~ 53 output bit clear register
    fields:
    - !Field
      name: OUT1_W1TC
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 output value clear register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_OUT1_REG will be cleared. Recommended
        operation: use this register to clear GPIO_OUT1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: SDIO_SELECT
    addr: 0x3f40401c
    size_bits: 32
    description: GPIO SDIO selection register
    fields:
    - !Field
      name: SDIO_SEL
      bit_offset: 0
      bit_width: 8
      description: Reserved
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE
    addr: 0x3f404020
    size_bits: 32
    description: GPIO0 ~ 31 output enable register
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 output enable register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE_W1TS
    addr: 0x3f404024
    size_bits: 32
    description: GPIO0 ~ 31 output enable bit set register
    fields:
    - !Field
      name: ENABLE_W1TS
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 output enable set register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_ENABLE_REG will be set to 1.
        Recommended operation: use this register to set GPIO_ENABLE_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE_W1TC
    addr: 0x3f404028
    size_bits: 32
    description: GPIO0 ~ 31 output enable bit clear register
    fields:
    - !Field
      name: ENABLE_W1TC
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 output enable clear register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_ENABLE_REG will be cleared. Recommended
        operation: use this register to clear GPIO_ENABLE_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE1
    addr: 0x3f40402c
    size_bits: 32
    description: GPIO32 ~ 53 output enable register
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 22
      description: GPIO32~53 output enable register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENABLE1_W1TS
    addr: 0x3f404030
    size_bits: 32
    description: GPIO32 ~ 53 output enable bit set register
    fields:
    - !Field
      name: ENABLE1_W1TS
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 output enable set register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_ENABLE1_REG will be set to 1.
        Recommended operation: use this register to set GPIO_ENABLE1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: ENABLE1_W1TC
    addr: 0x3f404034
    size_bits: 32
    description: GPIO32 ~ 53 output enable bit clear register
    fields:
    - !Field
      name: ENABLE1_W1TC
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 output enable clear register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_ENABLE1_REG will be cleared.
        Recommended operation: use this register to clear GPIO_ENABLE1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: STRAP
    addr: 0x3f404038
    size_bits: 32
    description: Bootstrap pin value register
    fields:
    - !Field
      name: STRAPPING
      bit_offset: 0
      bit_width: 16
      description: 'GPIO strapping values: bit4 ~ bit2 correspond to stripping pins
        GPIO45, GPIO0, and GPIO46 respectively.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN
    addr: 0x3f40403c
    size_bits: 32
    description: GPIO0 ~ 31 input register
    fields:
    - !Field
      name: DATA_NEXT
      bit_offset: 0
      bit_width: 32
      description: GPIO0 ~ 31 input value. Each bit represents a pad input value,
        1 for high level and 0 for low level.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN1
    addr: 0x3f404040
    size_bits: 32
    description: GPIO32 ~ 53 input register
    fields:
    - !Field
      name: IN_DATA1_NEXT
      bit_offset: 0
      bit_width: 22
      description: GPIO32 ~ 53 input value. Each bit represents a pad input value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS
    addr: 0x3f404044
    size_bits: 32
    description: GPIO0 ~ 31 interrupt status register
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 32
      description: GPIO0 ~ 31 interrupt status register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS_W1TS
    addr: 0x3f404048
    size_bits: 32
    description: GPIO0 ~ 31 interrupt status bit set register
    fields:
    - !Field
      name: STATUS_W1TS
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 interrupt status set register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_STATUS_INTERRUPT will be set
        to 1. Recommended operation: use this register to set GPIO_STATUS_INTERRUPT.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS_W1TC
    addr: 0x3f40404c
    size_bits: 32
    description: GPIO0 ~ 31 interrupt status bit clear register
    fields:
    - !Field
      name: STATUS_W1TC
      bit_offset: 0
      bit_width: 32
      description: 'GPIO0 ~ 31 interrupt status clear register. If the value 1 is
        written to a bit here, the corresponding bit in GPIO_STATUS_INTERRUPT will
        be cleared. Recommended operation: use this register to clear GPIO_STATUS_INTERRUPT.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS1
    addr: 0x3f404050
    size_bits: 32
    description: GPIO32 ~ 53 interrupt status register
    fields:
    - !Field
      name: INTERRUPT
      bit_offset: 0
      bit_width: 22
      description: GPIO32 ~ 53 interrupt status register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS1_W1TS
    addr: 0x3f404054
    size_bits: 32
    description: GPIO32 ~ 53 interrupt status bit set register
    fields:
    - !Field
      name: STATUS1_W1TS
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 interrupt status set register. If the value 1 is written
        to a bit here, the corresponding bit in GPIO_STATUS1_REG will be set to 1.
        Recommended operation: use this register to set GPIO_STATUS1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS1_W1TC
    addr: 0x3f404058
    size_bits: 32
    description: GPIO32 ~ 53 interrupt status bit clear register
    fields:
    - !Field
      name: STATUS1_W1TC
      bit_offset: 0
      bit_width: 22
      description: 'GPIO32 ~ 53 interrupt status clear register. If the value 1 is
        written to a bit here, the corresponding bit in GPIO_STATUS1_REG will be cleared.
        Recommended operation: use this register to clear GPIO_STATUS1_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: PCPU_INT
    addr: 0x3f40405c
    size_bits: 32
    description: GPIO0 ~ 31 PRO_CPU interrupt status register
    fields:
    - !Field
      name: PROCPU_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0 ~ 31 PRO_CPU interrupt status. This interrupt status is corresponding
        to the bit in GPIO_STATUS_REG when assert (high) enable signal (bit13 of GPIO_PINn_REG).
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT
    addr: 0x3f404060
    size_bits: 32
    description: GPIO0 ~ 31 PRO_CPU non-maskable interrupt status register
    fields:
    - !Field
      name: PROCPU_NMI_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0 ~ 31 PRO_CPU non-maskable interrupt status. This interrupt
        sta- tus is corresponding to the bit in GPIO_STATUS_REG when assert (high)
        enable signal (bit 14 of GPIO_PINn_REG).
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT
    addr: 0x3f404064
    size_bits: 32
    description: GPIO0 ~ 31 CPU SDIO interrupt status register
    fields:
    - !Field
      name: SDIO_INT
      bit_offset: 0
      bit_width: 32
      description: GPIO0~31 CPU SDIO interrupt status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_INT1
    addr: 0x3f404068
    size_bits: 32
    description: GPIO32 ~ 53 PRO_CPU interrupt status register
    fields:
    - !Field
      name: PROCPU1_INT
      bit_offset: 0
      bit_width: 22
      description: GPIO32 ~ 53 PRO_CPU interrupt status. This interrupt status is
        corresponding to the bit in GPIO_STATUS1_REG when assert (high) enable signal
        (bit 13 of GPIO_PINn_REG).
      read_allowed: true
      write_allowed: false
  - !Register
    name: PCPU_NMI_INT1
    addr: 0x3f40406c
    size_bits: 32
    description: GPIO32 ~ 53 PRO_CPU non-maskable interrupt status register
    fields:
    - !Field
      name: PROCPU_NMI1_INT
      bit_offset: 0
      bit_width: 22
      description: GPIO32 ~ 53 PRO_CPU non-maskable interrupt status. This interrupt
        status is corresponding to bit in GPIO_STATUS1_REG when assert (high) enable
        signal (bit 14 of GPIO_PINn_REG).
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPUSDIO_INT1
    addr: 0x3f404070
    size_bits: 32
    description: GPIO32 ~ 53 CPU SDIO interrupt status register
    fields:
    - !Field
      name: SDIO1_INT
      bit_offset: 0
      bit_width: 22
      description: GPIO32~53 CPU SDIO interrupt status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS_NEXT
    addr: 0x3f40414c
    size_bits: 32
    description: GPIO0 ~ 31 interrupt source register
    fields:
    - !Field
      name: STATUS_INTERRUPT_NEXT
      bit_offset: 0
      bit_width: 32
      description: Interrupt source signal of GPIO0 ~ 31, could be rising edge interrupt,
        falling edge interrupt, level sensitive interrupt and any edge interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS_NEXT1
    addr: 0x3f404150
    size_bits: 32
    description: GPIO32 ~ 53 interrupt source register
    fields:
    - !Field
      name: STATUS1_INTERRUPT_NEXT
      bit_offset: 0
      bit_width: 22
      description: Interrupt source signal of GPIO32 ~ 53.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x3f40462c
    size_bits: 32
    description: GPIO clock gating register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Clock gating enable bit. If set to 1, the clock is free running.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4046fc
    size_bits: 32
    description: Version control register
    reset_value: 0x1905061
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN0
    addr: 0x3f404074
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN1
    addr: 0x3f404078
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN2
    addr: 0x3f40407c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN3
    addr: 0x3f404080
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN4
    addr: 0x3f404084
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN5
    addr: 0x3f404088
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN6
    addr: 0x3f40408c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN7
    addr: 0x3f404090
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN8
    addr: 0x3f404094
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN9
    addr: 0x3f404098
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN10
    addr: 0x3f40409c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN11
    addr: 0x3f4040a0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN12
    addr: 0x3f4040a4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN13
    addr: 0x3f4040a8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN14
    addr: 0x3f4040ac
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN15
    addr: 0x3f4040b0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN16
    addr: 0x3f4040b4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN17
    addr: 0x3f4040b8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN18
    addr: 0x3f4040bc
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN19
    addr: 0x3f4040c0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN20
    addr: 0x3f4040c4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN21
    addr: 0x3f4040c8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN22
    addr: 0x3f4040cc
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN23
    addr: 0x3f4040d0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN24
    addr: 0x3f4040d4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN25
    addr: 0x3f4040d8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN26
    addr: 0x3f4040dc
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN27
    addr: 0x3f4040e0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN28
    addr: 0x3f4040e4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN29
    addr: 0x3f4040e8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN30
    addr: 0x3f4040ec
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN31
    addr: 0x3f4040f0
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN32
    addr: 0x3f4040f4
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN33
    addr: 0x3f4040f8
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN34
    addr: 0x3f4040fc
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN35
    addr: 0x3f404100
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN36
    addr: 0x3f404104
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN37
    addr: 0x3f404108
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN38
    addr: 0x3f40410c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN39
    addr: 0x3f404110
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN40
    addr: 0x3f404114
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN41
    addr: 0x3f404118
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN42
    addr: 0x3f40411c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN43
    addr: 0x3f404120
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN44
    addr: 0x3f404124
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN45
    addr: 0x3f404128
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN46
    addr: 0x3f40412c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN47
    addr: 0x3f404130
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN48
    addr: 0x3f404134
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN49
    addr: 0x3f404138
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN50
    addr: 0x3f40413c
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN51
    addr: 0x3f404140
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN52
    addr: 0x3f404144
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PIN53
    addr: 0x3f404148
    size_bits: 32
    description: Configuration for GPIO pin %s
    fields:
    - !Field
      name: PIN0_SYNC2_BYPASS
      bit_offset: 0
      bit_width: 2
      description: 'For the second stage synchronization, GPIO input data can be syn-
        chronized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain output..'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_SYNC1_BYPASS
      bit_offset: 3
      bit_width: 2
      description: 'For the first stage synchronization, GPIO input data can be synchro-
        nized on either edge of the APB clock. 0: no synchronization; 1: synchronized
        on falling edge; 2 and 3: synchronized on rising edge.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'Interrupt type selection. 0: GPIO interrupt disabled; 1: rising
        edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low level trigger;
        5: high level trigger. (R/W)'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable bit, only wakes up the CPU from Light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_CONFIG
      bit_offset: 11
      bit_width: 2
      description: Reserved
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN0_INT_ENA
      bit_offset: 13
      bit_width: 5
      description: 'Interrupt enable bits. bit13: CPU interrupt enabled; bit14: CPU
        non-maskable interrupt enabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_IN_SEL_CFG
    addr: 0x3f404154
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_IN_SEL_CFG
    addr: 0x3f404158
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_IN_SEL_CFG
    addr: 0x3f40415c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_IN_SEL_CFG
    addr: 0x3f404160
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_IN_SEL_CFG
    addr: 0x3f404164
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_IN_SEL_CFG
    addr: 0x3f404168
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_IN_SEL_CFG
    addr: 0x3f40416c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_IN_SEL_CFG
    addr: 0x3f404170
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_IN_SEL_CFG
    addr: 0x3f404174
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_IN_SEL_CFG
    addr: 0x3f404178
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_IN_SEL_CFG
    addr: 0x3f40417c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_IN_SEL_CFG
    addr: 0x3f404180
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_IN_SEL_CFG
    addr: 0x3f404184
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_IN_SEL_CFG
    addr: 0x3f404188
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_IN_SEL_CFG
    addr: 0x3f40418c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_IN_SEL_CFG
    addr: 0x3f404190
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_IN_SEL_CFG
    addr: 0x3f404194
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_IN_SEL_CFG
    addr: 0x3f404198
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_IN_SEL_CFG
    addr: 0x3f40419c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_IN_SEL_CFG
    addr: 0x3f4041a0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_IN_SEL_CFG
    addr: 0x3f4041a4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_IN_SEL_CFG
    addr: 0x3f4041a8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_IN_SEL_CFG
    addr: 0x3f4041ac
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_IN_SEL_CFG
    addr: 0x3f4041b0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_IN_SEL_CFG
    addr: 0x3f4041b4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_IN_SEL_CFG
    addr: 0x3f4041b8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_IN_SEL_CFG
    addr: 0x3f4041bc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_IN_SEL_CFG
    addr: 0x3f4041c0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_IN_SEL_CFG
    addr: 0x3f4041c4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_IN_SEL_CFG
    addr: 0x3f4041c8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_IN_SEL_CFG
    addr: 0x3f4041cc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_IN_SEL_CFG
    addr: 0x3f4041d0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_IN_SEL_CFG
    addr: 0x3f4041d4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_IN_SEL_CFG
    addr: 0x3f4041d8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_IN_SEL_CFG
    addr: 0x3f4041dc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_IN_SEL_CFG
    addr: 0x3f4041e0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_IN_SEL_CFG
    addr: 0x3f4041e4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_IN_SEL_CFG
    addr: 0x3f4041e8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_IN_SEL_CFG
    addr: 0x3f4041ec
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_IN_SEL_CFG
    addr: 0x3f4041f0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_IN_SEL_CFG
    addr: 0x3f4041f4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_IN_SEL_CFG
    addr: 0x3f4041f8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_IN_SEL_CFG
    addr: 0x3f4041fc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_IN_SEL_CFG
    addr: 0x3f404200
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_IN_SEL_CFG
    addr: 0x3f404204
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_IN_SEL_CFG
    addr: 0x3f404208
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_IN_SEL_CFG
    addr: 0x3f40420c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_IN_SEL_CFG
    addr: 0x3f404210
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_IN_SEL_CFG
    addr: 0x3f404214
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_IN_SEL_CFG
    addr: 0x3f404218
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_IN_SEL_CFG
    addr: 0x3f40421c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_IN_SEL_CFG
    addr: 0x3f404220
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_IN_SEL_CFG
    addr: 0x3f404224
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_IN_SEL_CFG
    addr: 0x3f404228
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC54_IN_SEL_CFG
    addr: 0x3f40422c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC55_IN_SEL_CFG
    addr: 0x3f404230
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC56_IN_SEL_CFG
    addr: 0x3f404234
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC57_IN_SEL_CFG
    addr: 0x3f404238
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC58_IN_SEL_CFG
    addr: 0x3f40423c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC59_IN_SEL_CFG
    addr: 0x3f404240
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC60_IN_SEL_CFG
    addr: 0x3f404244
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC61_IN_SEL_CFG
    addr: 0x3f404248
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC62_IN_SEL_CFG
    addr: 0x3f40424c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC63_IN_SEL_CFG
    addr: 0x3f404250
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC64_IN_SEL_CFG
    addr: 0x3f404254
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC65_IN_SEL_CFG
    addr: 0x3f404258
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC66_IN_SEL_CFG
    addr: 0x3f40425c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC67_IN_SEL_CFG
    addr: 0x3f404260
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC68_IN_SEL_CFG
    addr: 0x3f404264
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC69_IN_SEL_CFG
    addr: 0x3f404268
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC70_IN_SEL_CFG
    addr: 0x3f40426c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC71_IN_SEL_CFG
    addr: 0x3f404270
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC72_IN_SEL_CFG
    addr: 0x3f404274
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC73_IN_SEL_CFG
    addr: 0x3f404278
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC74_IN_SEL_CFG
    addr: 0x3f40427c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC75_IN_SEL_CFG
    addr: 0x3f404280
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC76_IN_SEL_CFG
    addr: 0x3f404284
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC77_IN_SEL_CFG
    addr: 0x3f404288
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC78_IN_SEL_CFG
    addr: 0x3f40428c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC79_IN_SEL_CFG
    addr: 0x3f404290
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC80_IN_SEL_CFG
    addr: 0x3f404294
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC81_IN_SEL_CFG
    addr: 0x3f404298
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC82_IN_SEL_CFG
    addr: 0x3f40429c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC83_IN_SEL_CFG
    addr: 0x3f4042a0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC84_IN_SEL_CFG
    addr: 0x3f4042a4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC85_IN_SEL_CFG
    addr: 0x3f4042a8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC86_IN_SEL_CFG
    addr: 0x3f4042ac
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC87_IN_SEL_CFG
    addr: 0x3f4042b0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC88_IN_SEL_CFG
    addr: 0x3f4042b4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC89_IN_SEL_CFG
    addr: 0x3f4042b8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC90_IN_SEL_CFG
    addr: 0x3f4042bc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC91_IN_SEL_CFG
    addr: 0x3f4042c0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC92_IN_SEL_CFG
    addr: 0x3f4042c4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC93_IN_SEL_CFG
    addr: 0x3f4042c8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC94_IN_SEL_CFG
    addr: 0x3f4042cc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC95_IN_SEL_CFG
    addr: 0x3f4042d0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC96_IN_SEL_CFG
    addr: 0x3f4042d4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC97_IN_SEL_CFG
    addr: 0x3f4042d8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC98_IN_SEL_CFG
    addr: 0x3f4042dc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC99_IN_SEL_CFG
    addr: 0x3f4042e0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC100_IN_SEL_CFG
    addr: 0x3f4042e4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC101_IN_SEL_CFG
    addr: 0x3f4042e8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC102_IN_SEL_CFG
    addr: 0x3f4042ec
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC103_IN_SEL_CFG
    addr: 0x3f4042f0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC104_IN_SEL_CFG
    addr: 0x3f4042f4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC105_IN_SEL_CFG
    addr: 0x3f4042f8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC106_IN_SEL_CFG
    addr: 0x3f4042fc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC107_IN_SEL_CFG
    addr: 0x3f404300
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC108_IN_SEL_CFG
    addr: 0x3f404304
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC109_IN_SEL_CFG
    addr: 0x3f404308
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC110_IN_SEL_CFG
    addr: 0x3f40430c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC111_IN_SEL_CFG
    addr: 0x3f404310
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC112_IN_SEL_CFG
    addr: 0x3f404314
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC113_IN_SEL_CFG
    addr: 0x3f404318
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC114_IN_SEL_CFG
    addr: 0x3f40431c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC115_IN_SEL_CFG
    addr: 0x3f404320
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC116_IN_SEL_CFG
    addr: 0x3f404324
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC117_IN_SEL_CFG
    addr: 0x3f404328
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC118_IN_SEL_CFG
    addr: 0x3f40432c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC119_IN_SEL_CFG
    addr: 0x3f404330
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC120_IN_SEL_CFG
    addr: 0x3f404334
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC121_IN_SEL_CFG
    addr: 0x3f404338
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC122_IN_SEL_CFG
    addr: 0x3f40433c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC123_IN_SEL_CFG
    addr: 0x3f404340
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC124_IN_SEL_CFG
    addr: 0x3f404344
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC125_IN_SEL_CFG
    addr: 0x3f404348
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC126_IN_SEL_CFG
    addr: 0x3f40434c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC127_IN_SEL_CFG
    addr: 0x3f404350
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC128_IN_SEL_CFG
    addr: 0x3f404354
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC129_IN_SEL_CFG
    addr: 0x3f404358
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC130_IN_SEL_CFG
    addr: 0x3f40435c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC131_IN_SEL_CFG
    addr: 0x3f404360
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC132_IN_SEL_CFG
    addr: 0x3f404364
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC133_IN_SEL_CFG
    addr: 0x3f404368
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC134_IN_SEL_CFG
    addr: 0x3f40436c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC135_IN_SEL_CFG
    addr: 0x3f404370
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC136_IN_SEL_CFG
    addr: 0x3f404374
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC137_IN_SEL_CFG
    addr: 0x3f404378
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC138_IN_SEL_CFG
    addr: 0x3f40437c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC139_IN_SEL_CFG
    addr: 0x3f404380
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC140_IN_SEL_CFG
    addr: 0x3f404384
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC141_IN_SEL_CFG
    addr: 0x3f404388
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC142_IN_SEL_CFG
    addr: 0x3f40438c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC143_IN_SEL_CFG
    addr: 0x3f404390
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC144_IN_SEL_CFG
    addr: 0x3f404394
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC145_IN_SEL_CFG
    addr: 0x3f404398
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC146_IN_SEL_CFG
    addr: 0x3f40439c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC147_IN_SEL_CFG
    addr: 0x3f4043a0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC148_IN_SEL_CFG
    addr: 0x3f4043a4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC149_IN_SEL_CFG
    addr: 0x3f4043a8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC150_IN_SEL_CFG
    addr: 0x3f4043ac
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC151_IN_SEL_CFG
    addr: 0x3f4043b0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC152_IN_SEL_CFG
    addr: 0x3f4043b4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC153_IN_SEL_CFG
    addr: 0x3f4043b8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC154_IN_SEL_CFG
    addr: 0x3f4043bc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC155_IN_SEL_CFG
    addr: 0x3f4043c0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC156_IN_SEL_CFG
    addr: 0x3f4043c4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC157_IN_SEL_CFG
    addr: 0x3f4043c8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC158_IN_SEL_CFG
    addr: 0x3f4043cc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC159_IN_SEL_CFG
    addr: 0x3f4043d0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC160_IN_SEL_CFG
    addr: 0x3f4043d4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC161_IN_SEL_CFG
    addr: 0x3f4043d8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC162_IN_SEL_CFG
    addr: 0x3f4043dc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC163_IN_SEL_CFG
    addr: 0x3f4043e0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC164_IN_SEL_CFG
    addr: 0x3f4043e4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC165_IN_SEL_CFG
    addr: 0x3f4043e8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC166_IN_SEL_CFG
    addr: 0x3f4043ec
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC167_IN_SEL_CFG
    addr: 0x3f4043f0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC168_IN_SEL_CFG
    addr: 0x3f4043f4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC169_IN_SEL_CFG
    addr: 0x3f4043f8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC170_IN_SEL_CFG
    addr: 0x3f4043fc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC171_IN_SEL_CFG
    addr: 0x3f404400
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC172_IN_SEL_CFG
    addr: 0x3f404404
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC173_IN_SEL_CFG
    addr: 0x3f404408
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC174_IN_SEL_CFG
    addr: 0x3f40440c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC175_IN_SEL_CFG
    addr: 0x3f404410
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC176_IN_SEL_CFG
    addr: 0x3f404414
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC177_IN_SEL_CFG
    addr: 0x3f404418
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC178_IN_SEL_CFG
    addr: 0x3f40441c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC179_IN_SEL_CFG
    addr: 0x3f404420
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC180_IN_SEL_CFG
    addr: 0x3f404424
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC181_IN_SEL_CFG
    addr: 0x3f404428
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC182_IN_SEL_CFG
    addr: 0x3f40442c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC183_IN_SEL_CFG
    addr: 0x3f404430
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC184_IN_SEL_CFG
    addr: 0x3f404434
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC185_IN_SEL_CFG
    addr: 0x3f404438
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC186_IN_SEL_CFG
    addr: 0x3f40443c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC187_IN_SEL_CFG
    addr: 0x3f404440
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC188_IN_SEL_CFG
    addr: 0x3f404444
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC189_IN_SEL_CFG
    addr: 0x3f404448
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC190_IN_SEL_CFG
    addr: 0x3f40444c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC191_IN_SEL_CFG
    addr: 0x3f404450
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC192_IN_SEL_CFG
    addr: 0x3f404454
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC193_IN_SEL_CFG
    addr: 0x3f404458
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC194_IN_SEL_CFG
    addr: 0x3f40445c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC195_IN_SEL_CFG
    addr: 0x3f404460
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC196_IN_SEL_CFG
    addr: 0x3f404464
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC197_IN_SEL_CFG
    addr: 0x3f404468
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC198_IN_SEL_CFG
    addr: 0x3f40446c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC199_IN_SEL_CFG
    addr: 0x3f404470
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC200_IN_SEL_CFG
    addr: 0x3f404474
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC201_IN_SEL_CFG
    addr: 0x3f404478
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC202_IN_SEL_CFG
    addr: 0x3f40447c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC203_IN_SEL_CFG
    addr: 0x3f404480
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC204_IN_SEL_CFG
    addr: 0x3f404484
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC205_IN_SEL_CFG
    addr: 0x3f404488
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC206_IN_SEL_CFG
    addr: 0x3f40448c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC207_IN_SEL_CFG
    addr: 0x3f404490
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC208_IN_SEL_CFG
    addr: 0x3f404494
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC209_IN_SEL_CFG
    addr: 0x3f404498
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC210_IN_SEL_CFG
    addr: 0x3f40449c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC211_IN_SEL_CFG
    addr: 0x3f4044a0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC212_IN_SEL_CFG
    addr: 0x3f4044a4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC213_IN_SEL_CFG
    addr: 0x3f4044a8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC214_IN_SEL_CFG
    addr: 0x3f4044ac
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC215_IN_SEL_CFG
    addr: 0x3f4044b0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC216_IN_SEL_CFG
    addr: 0x3f4044b4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC217_IN_SEL_CFG
    addr: 0x3f4044b8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC218_IN_SEL_CFG
    addr: 0x3f4044bc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC219_IN_SEL_CFG
    addr: 0x3f4044c0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC220_IN_SEL_CFG
    addr: 0x3f4044c4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC221_IN_SEL_CFG
    addr: 0x3f4044c8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC222_IN_SEL_CFG
    addr: 0x3f4044cc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC223_IN_SEL_CFG
    addr: 0x3f4044d0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC224_IN_SEL_CFG
    addr: 0x3f4044d4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC225_IN_SEL_CFG
    addr: 0x3f4044d8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC226_IN_SEL_CFG
    addr: 0x3f4044dc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC227_IN_SEL_CFG
    addr: 0x3f4044e0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC228_IN_SEL_CFG
    addr: 0x3f4044e4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC229_IN_SEL_CFG
    addr: 0x3f4044e8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC230_IN_SEL_CFG
    addr: 0x3f4044ec
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC231_IN_SEL_CFG
    addr: 0x3f4044f0
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC232_IN_SEL_CFG
    addr: 0x3f4044f4
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC233_IN_SEL_CFG
    addr: 0x3f4044f8
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC234_IN_SEL_CFG
    addr: 0x3f4044fc
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC235_IN_SEL_CFG
    addr: 0x3f404500
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC236_IN_SEL_CFG
    addr: 0x3f404504
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC237_IN_SEL_CFG
    addr: 0x3f404508
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC238_IN_SEL_CFG
    addr: 0x3f40450c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC239_IN_SEL_CFG
    addr: 0x3f404510
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC240_IN_SEL_CFG
    addr: 0x3f404514
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC241_IN_SEL_CFG
    addr: 0x3f404518
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC242_IN_SEL_CFG
    addr: 0x3f40451c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC243_IN_SEL_CFG
    addr: 0x3f404520
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC244_IN_SEL_CFG
    addr: 0x3f404524
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC245_IN_SEL_CFG
    addr: 0x3f404528
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC246_IN_SEL_CFG
    addr: 0x3f40452c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC247_IN_SEL_CFG
    addr: 0x3f404530
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC248_IN_SEL_CFG
    addr: 0x3f404534
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC249_IN_SEL_CFG
    addr: 0x3f404538
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC250_IN_SEL_CFG
    addr: 0x3f40453c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC251_IN_SEL_CFG
    addr: 0x3f404540
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC252_IN_SEL_CFG
    addr: 0x3f404544
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC253_IN_SEL_CFG
    addr: 0x3f404548
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC254_IN_SEL_CFG
    addr: 0x3f40454c
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC255_IN_SEL_CFG
    addr: 0x3f404550
    size_bits: 32
    description: Peripheral function %s input selection register
    fields:
    - !Field
      name: FUNC0_IN_SEL
      bit_offset: 0
      bit_width: 6
      description: Selection control for peripheral input signal m, selects a pad
        from the 54 GPIO matrix pads to connect this input signal. Or selects 0x38
        for a constantly high input or 0x3C for a constantly low input.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_IN_INV_SEL
      bit_offset: 6
      bit_width: 1
      description: 'Invert the input value. 1: invert enabled; 0: invert disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG0_IN_SEL
      bit_offset: 7
      bit_width: 1
      description: 'Bypass GPIO matrix. 1: route signals via GPIO matrix, 0: connect
        signals directly to peripheral configured in IO_MUX.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC0_OUT_SEL_CFG
    addr: 0x3f404554
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC1_OUT_SEL_CFG
    addr: 0x3f404558
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC2_OUT_SEL_CFG
    addr: 0x3f40455c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC3_OUT_SEL_CFG
    addr: 0x3f404560
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC4_OUT_SEL_CFG
    addr: 0x3f404564
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC5_OUT_SEL_CFG
    addr: 0x3f404568
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC6_OUT_SEL_CFG
    addr: 0x3f40456c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC7_OUT_SEL_CFG
    addr: 0x3f404570
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC8_OUT_SEL_CFG
    addr: 0x3f404574
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC9_OUT_SEL_CFG
    addr: 0x3f404578
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC10_OUT_SEL_CFG
    addr: 0x3f40457c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC11_OUT_SEL_CFG
    addr: 0x3f404580
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC12_OUT_SEL_CFG
    addr: 0x3f404584
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC13_OUT_SEL_CFG
    addr: 0x3f404588
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC14_OUT_SEL_CFG
    addr: 0x3f40458c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC15_OUT_SEL_CFG
    addr: 0x3f404590
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC16_OUT_SEL_CFG
    addr: 0x3f404594
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC17_OUT_SEL_CFG
    addr: 0x3f404598
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC18_OUT_SEL_CFG
    addr: 0x3f40459c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC19_OUT_SEL_CFG
    addr: 0x3f4045a0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC20_OUT_SEL_CFG
    addr: 0x3f4045a4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC21_OUT_SEL_CFG
    addr: 0x3f4045a8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC22_OUT_SEL_CFG
    addr: 0x3f4045ac
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC23_OUT_SEL_CFG
    addr: 0x3f4045b0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC24_OUT_SEL_CFG
    addr: 0x3f4045b4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC25_OUT_SEL_CFG
    addr: 0x3f4045b8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC26_OUT_SEL_CFG
    addr: 0x3f4045bc
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC27_OUT_SEL_CFG
    addr: 0x3f4045c0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC28_OUT_SEL_CFG
    addr: 0x3f4045c4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC29_OUT_SEL_CFG
    addr: 0x3f4045c8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC30_OUT_SEL_CFG
    addr: 0x3f4045cc
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC31_OUT_SEL_CFG
    addr: 0x3f4045d0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC32_OUT_SEL_CFG
    addr: 0x3f4045d4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC33_OUT_SEL_CFG
    addr: 0x3f4045d8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC34_OUT_SEL_CFG
    addr: 0x3f4045dc
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC35_OUT_SEL_CFG
    addr: 0x3f4045e0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC36_OUT_SEL_CFG
    addr: 0x3f4045e4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC37_OUT_SEL_CFG
    addr: 0x3f4045e8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC38_OUT_SEL_CFG
    addr: 0x3f4045ec
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC39_OUT_SEL_CFG
    addr: 0x3f4045f0
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC40_OUT_SEL_CFG
    addr: 0x3f4045f4
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC41_OUT_SEL_CFG
    addr: 0x3f4045f8
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC42_OUT_SEL_CFG
    addr: 0x3f4045fc
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC43_OUT_SEL_CFG
    addr: 0x3f404600
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC44_OUT_SEL_CFG
    addr: 0x3f404604
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC45_OUT_SEL_CFG
    addr: 0x3f404608
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC46_OUT_SEL_CFG
    addr: 0x3f40460c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC47_OUT_SEL_CFG
    addr: 0x3f404610
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC48_OUT_SEL_CFG
    addr: 0x3f404614
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC49_OUT_SEL_CFG
    addr: 0x3f404618
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC50_OUT_SEL_CFG
    addr: 0x3f40461c
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC51_OUT_SEL_CFG
    addr: 0x3f404620
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC52_OUT_SEL_CFG
    addr: 0x3f404624
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FUNC53_OUT_SEL_CFG
    addr: 0x3f404628
    size_bits: 32
    description: Peripheral output selection for GPIO %s
    reset_value: 0x100
    fields:
    - !Field
      name: FUNC0_OUT_SEL
      bit_offset: 0
      bit_width: 9
      description: Selection control for GPIO output n. If a value s (0<=s<256) is
        written to this field, the peripheral output signal s will be connected to
        GPIO output n. If a value 256 is written to this field, bit n of GPIO_OUT_REG/GPIO_OUT1_REG
        and GPIO_ENABLE_REG/GPIO_ENABLE1_REG will be selected as the output value
        and output enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OUT_INV_SEL
      bit_offset: 9
      bit_width: 1
      description: '0: Do not invert the output value; 1: Invert the output value.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_SEL
      bit_offset: 10
      bit_width: 1
      description: '0: Use output enable signal from peripheral; 1: Force the output
        enable signal to be sourced from bit n of GPIO_ENABLE_REG.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUNC0_OEN_INV_SEL
      bit_offset: 11
      bit_width: 1
      description: '0: Do not invert the output enable signal; 1: Invert the output
        enable signal.'
      read_allowed: true
      write_allowed: true
- !Module
  name: GPIO_SD
  description: Sigma-Delta Modulation
  base_addr: 0x3f404f00
  size: 0x2c
  registers:
  - !Register
    name: SIGMADELTA_CG
    addr: 0x3f404f20
    size_bits: 32
    description: Clock Gating Configure Register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Clock enable bit of configuration registers for sigma delta modulation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_MISC
    addr: 0x3f404f24
    size_bits: 32
    description: MISC Register
    fields:
    - !Field
      name: FUNCTION_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: Clock enable bit of sigma delta modulation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI_SWAP
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA_VERSION
    addr: 0x3f404f28
    size_bits: 32
    description: Version Control Register
    reset_value: 0x1802260
    fields:
    - !Field
      name: GPIO_SD_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA0
    addr: 0x3f404f00
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA1
    addr: 0x3f404f04
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA2
    addr: 0x3f404f08
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA3
    addr: 0x3f404f0c
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA4
    addr: 0x3f404f10
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA5
    addr: 0x3f404f14
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA6
    addr: 0x3f404f18
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SIGMADELTA7
    addr: 0x3f404f1c
    size_bits: 32
    description: Duty Cycle Configure Register of SDM%s
    reset_value: 0xff00
    fields:
    - !Field
      name: SD0_IN
      bit_offset: 0
      bit_width: 8
      description: This field is used to configure the duty cycle of sigma delta modulation
        output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SD0_PRESCALE
      bit_offset: 8
      bit_width: 8
      description: This field is used to set a divider value to divide APB clock.
      read_allowed: true
      write_allowed: true
- !Module
  name: HMAC
  description: HMAC (Hash-based Message Authentication Code) Accelerator
  base_addr: 0x6003e000
  size: 0xfc
  registers:
  - !Register
    name: SET_START
    addr: 0x6003e040
    size_bits: 32
    description: HMAC start control register
    fields:
    - !Field
      name: SET_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable HMAC.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_PURPOSE
    addr: 0x6003e044
    size_bits: 32
    description: HMAC parameter configuration register
    fields:
    - !Field
      name: PURPOSE_SET
      bit_offset: 0
      bit_width: 4
      description: Set hmac purpose.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_KEY
    addr: 0x6003e048
    size_bits: 32
    description: HMAC key configuration register
    fields:
    - !Field
      name: KEY_SET
      bit_offset: 0
      bit_width: 3
      description: Select hmac key.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_PARA_FINISH
    addr: 0x6003e04c
    size_bits: 32
    description: HMAC configuration completion register
    fields:
    - !Field
      name: SET_PARA_END
      bit_offset: 0
      bit_width: 1
      description: Set this bit to finish HMAC configuration.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ONE
    addr: 0x6003e050
    size_bits: 32
    description: HMAC one message control register
    fields:
    - !Field
      name: SET_TEXT_ONE
      bit_offset: 0
      bit_width: 1
      description: Call SHA to calculate one message block.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_ING
    addr: 0x6003e054
    size_bits: 32
    description: HMAC message continue register
    fields:
    - !Field
      name: SET_TEXT_ING
      bit_offset: 0
      bit_width: 1
      description: Set this bit to show there are still some message blocks to be
        processed.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_MESSAGE_END
    addr: 0x6003e058
    size_bits: 32
    description: HMAC message end register
    fields:
    - !Field
      name: SET_TEXT_END
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start hardware padding.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_RESULT_FINISH
    addr: 0x6003e05c
    size_bits: 32
    description: HMAC read result completion register
    fields:
    - !Field
      name: SET_RESULT_END
      bit_offset: 0
      bit_width: 1
      description: Set this bit to end upstream and clear the calculation result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_JTAG
    addr: 0x6003e060
    size_bits: 32
    description: Invalidate JTAG result register
    fields:
    - !Field
      name: SET_INVALIDATE_JTAG
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear calculation results in JTAG re-enable function
        under downstream mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SET_INVALIDATE_DS
    addr: 0x6003e064
    size_bits: 32
    description: Invalidate digital signature result register
    fields:
    - !Field
      name: SET_INVALIDATE_DS
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear calculation results in DS function under
        downstream mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: QUERY_ERROR
    addr: 0x6003e068
    size_bits: 32
    description: The matching result between key and purpose user configured
    fields:
    - !Field
      name: QUREY_CHECK
      bit_offset: 0
      bit_width: 1
      description: 'Hmac error status.


        0: hmac key and purpose match.


        1: error.


        '
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUERY_BUSY
    addr: 0x6003e06c
    size_bits: 32
    description: The busy state of HMAC module
    fields:
    - !Field
      name: BUSY_STATE
      bit_offset: 0
      bit_width: 1
      description: 'The state of Hmac.


        1''b0: idle.


        1''b1: busy.


        '
      read_allowed: true
      write_allowed: false
  - !Register
    name: SET_MESSAGE_PAD
    addr: 0x6003e0f0
    size_bits: 32
    description: Software padding register
    fields:
    - !Field
      name: SET_TEXT_PAD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to let software do padding job.
      read_allowed: false
      write_allowed: true
  - !Register
    name: ONE_BLOCK
    addr: 0x6003e0f4
    size_bits: 32
    description: One block message register.
    fields:
    - !Field
      name: SET_ONE_BLOCK
      bit_offset: 0
      bit_width: 1
      description: Set this bit to show no padding is required.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x6003e0f8
    size_bits: 32
    description: Version control register
    reset_value: 0x20190402
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WR_MESSAGE_0
    addr: 0x6003e080
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_1
    addr: 0x6003e084
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_2
    addr: 0x6003e088
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_3
    addr: 0x6003e08c
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_4
    addr: 0x6003e090
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_5
    addr: 0x6003e094
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_6
    addr: 0x6003e098
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_7
    addr: 0x6003e09c
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_8
    addr: 0x6003e0a0
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_9
    addr: 0x6003e0a4
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_10
    addr: 0x6003e0a8
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_11
    addr: 0x6003e0ac
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_12
    addr: 0x6003e0b0
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_13
    addr: 0x6003e0b4
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_14
    addr: 0x6003e0b8
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WR_MESSAGE_15
    addr: 0x6003e0bc
    size_bits: 32
    description: Message register %s
    fields:
    - !Field
      name: WDATA
      bit_offset: 0
      bit_width: 32
      description: Store the %sth 32-bit of message.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RD_RESULT_0
    addr: 0x6003e0c0
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_1
    addr: 0x6003e0c4
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_2
    addr: 0x6003e0c8
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_3
    addr: 0x6003e0cc
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_4
    addr: 0x6003e0d0
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_5
    addr: 0x6003e0d4
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_6
    addr: 0x6003e0d8
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD_RESULT_7
    addr: 0x6003e0dc
    size_bits: 32
    description: Hash result register %s
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 32
      description: Read the %sth 32-bit of hash result.
      read_allowed: true
      write_allowed: false
- !Module
  name: I2C0
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x3f413000
  size: 0xfc
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x3f413000
    size_bits: 32
    description: Configures the low level width of the SCL clock
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure for how long SCL remains low
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x3f413004
    size_bits: 32
    description: Transmission setting
    reset_value: 0xa0b
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '0: direct output. 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '0: direct output. 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: 'This register is used to select the sample mode.


        1: sample SDA data on the SCL low level.


        0: sample SDA data on the SCL high level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FULL_ACK_LEVEL
      bit_offset: 3
      bit_width: 1
      description: This register is used to configure the ACK value that need to sent
        by master when the rx_fifo_cnt has reached the threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to configure the module as an I2C Master. Clear this
        bit to configure the module as an I2C Slave.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending the data in TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: 'This bit is used to control the sending mode for data needing
        to be sent.


        1: send data from the least significant bit.


        0: send data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received data.


        1: receive data from the least significant bit.


        0: receive data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_EN
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for I2C bus arbitration function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM_RST
      bit_offset: 10
      bit_width: 1
      description: This register is used to reset the SCL_FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON
      bit_offset: 11
      bit_width: 1
      description: This register is used to control the REF_TICK.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x3f413008
    size_bits: 32
    description: Describe I2C work status
    fields:
    - !Field
      name: RESP_REC
      bit_offset: 0
      bit_width: 1
      description: 'The received ACK value in master mode or slave mode. 0: ACK. 1:
        NACK.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'When in slave mode, 1: master reads from slave. 0: master writes
        to slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT
      bit_offset: 2
      bit_width: 1
      description: When the I2C controller takes more than I2C_TIME_OUT clocks to
        receive a data bit, this field changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: When the I2C controller loses control of SCL line, this register
        changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: '1: the I2C bus is busy transferring data. 0: the I2C bus is in
        idle state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: When configured as an I2C Slave, and the address sent by the master
        is equal to the address of the slave, then this bit will be of high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 6
      bit_width: 1
      description: This field changes to 1 when one byte is transferred.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This field represents the amount of data needed to be sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRETCH_CAUSE
      bit_offset: 14
      bit_width: 2
      description: 'The cause of stretching SCL low in slave mode. 0:  stretching
        SCL low at the beginning of I2C read data state. 1: stretching SCL low when
        I2C TX FIFO is empty in slave mode. 2: stretching SCL low when I2C RX FIFO
        is full in slave mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This field stores the amount of received data in RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: 'This field indicates the states of the I2C module state machine.


        0: Idle. 1: Address shift. 2: ACK address. 3: RX data. 4: TX data. 5: Send
        ACK. 6: Wait ACK'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This field indicates the states of the state machine used to produce
        SCL.


        0: Idle. 1: Start. 2: Negative edge. 3: Low. 4: Positive edge. 5: High. 6:
        Stop'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0x3f41300c
    size_bits: 32
    description: Setting time out control for receiving data
    fields:
    - !Field
      name: TIME_OUT_VALUE
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the timeout for receiving a
        data bit in APB clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_EN
      bit_offset: 24
      bit_width: 1
      description: This is the enable bit for time out control.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x3f413010
    size_bits: 32
    description: Local slave address setting
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: When configured as an I2C Slave, this field is used to configure
        the slave address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This field is used to enable the slave 10-bit addressing mode in
        master mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_ST
    addr: 0x3f413014
    size_bits: 32
    description: FIFO status register
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the last received data, as described
        in I2C_NONFIFO_RX_THRES.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_END_ADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of the last received data, as described
        in I2C_NONFIFO_RX_THRES. This value refreshes when an I2C_RXFIFO_UDF_INT or
        I2C_TRANS_COMPLETE_INT interrupt is generated.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of the first sent data, as described
        in I2C_NONFIFO_TX_THRES.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_END_ADDR
      bit_offset: 15
      bit_width: 5
      description: 'This is the offset address of the last sent data, as described
        in  I2C_NONFIFO_TX_THRES.


        The value refreshes when an I2C_TXFIFO_OVF_INT or I2C_TRANS_COMPLETE_INT interrupt
        is generated.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_UPDATE
      bit_offset: 20
      bit_width: 1
      description: Write 0 or 1 to I2C_RX_UPDATE to update the value of I2C_RXFIFO_END_ADDR
        and I2C_RXFIFO_START_ADDR.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_UPDATE
      bit_offset: 21
      bit_width: 1
      description: Write 0 or 1 to I2C_TX_UPDATE to update the value of I2C_TXFIFO_END_ADDR
        and I2C_TXFIFO_START_ADDR.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_RW_POINT
      bit_offset: 22
      bit_width: 8
      description: The received data in I2C slave mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x3f413018
    size_bits: 32
    description: FIFO configuration register
    reset_value: 0x555408b
    fields:
    - !Field
      name: RXFIFO_WM_THRHD
      bit_offset: 0
      bit_width: 5
      description: The water mark threshold of RX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN
        is 1 and RX FIFO counter is bigger than I2C_RXFIFO_WM_THRHD[4:0], I2C_RXFIFO_WM_INT_RAW
        bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_THRHD
      bit_offset: 5
      bit_width: 5
      description: The water mark threshold of TX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN
        is 1 and TX FIFO counter is smaller than I2C_TXFIFO_WM_THRHD[4:0], I2C_TXFIFO_WM_INT_RAW
        bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable APB non-FIFO mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1, the byte received after the I2C address
        byte represents the offset address in the I2C Slave RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset RX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_RX_THRES
      bit_offset: 14
      bit_width: 6
      description: When I2C receives more than I2C_NONFIFO_RX_THRES bytes of data,
        it will generate an I2C_RXFIFO_UDF_INT interrupt and update the current offset
        address of the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_TX_THRES
      bit_offset: 20
      bit_width: 6
      description: When I2C sends more than I2C_NONFIFO_TX_THRES bytes of data, it
        will generate an I2C_TXFIFO_OVF_INT interrupt and update the current offset
        address of the sent data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_PRT_EN
      bit_offset: 26
      bit_width: 1
      description: The control enable bit of FIFO pointer in non-FIFO mode. This bit
        controls the valid bits and the interrupts of TX/RX FIFO overflow, underflow,
        full and empty.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x3f41301c
    size_bits: 32
    description: RX FIFO read data
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The value of RX FIFO read data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x3f413020
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RXFIFO_WM_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x3f413024
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: NACK_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DET_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear I2C_DET_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x3f413028
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NACK_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x3f41302c
    size_bits: 32
    description: Status of captured I2C communication events
    fields:
    - !Field
      name: RXFIFO_WM_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x3f413030
    size_bits: 32
    description: Configures the hold time after a negative SCL edge
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between changing
        the SDA output level and the falling edge of SCL, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x3f413034
    size_bits: 32
    description: Configures the sample time after a positive SCL edge
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between the rising
        edge of SCL and the level sampling time of SDA, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x3f413038
    size_bits: 32
    description: Configures the high level width of the SCL clock
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure for how long SCL remains high
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_WAIT_HIGH_PERIOD
      bit_offset: 14
      bit_width: 14
      description: This register is used to configure for the SCL_FSM's waiting period
        for SCL to go high in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x3f413040
    size_bits: 32
    description: Configures the interval between pulling SDA low and pulling SCL low
      when the master generates a START condition
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure  interval between pulling SDA
        low and pulling SCL low when the master generates a START condition, in I2C
        module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x3f413044
    size_bits: 32
    description: Configures the interval between the positive edge of SCL and the
      negative edge of SDA
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between the positive
        edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
        clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x3f413048
    size_bits: 32
    description: Configures the delay after the SCL clock edge for a stop condition
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the delay after the STOP condition,
        in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x3f41304c
    size_bits: 32
    description: Configures the delay between the SDA and SCL positive edge for a
      stop condition
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the time between the positive
        edge of SCL and the positive edge of SDA, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_FILTER_CFG
    addr: 0x3f413050
    size_bits: 32
    description: SCL filter configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: When a pulse on the SCL input has smaller width than this register
        value in I2C module clock cycles, the I2C controller will ignore that pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 4
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_FILTER_CFG
    addr: 0x3f413054
    size_bits: 32
    description: SDA filter configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: When a pulse on the SDA input has smaller width than this register
        value in I2C module clock cycles, the I2C controller will ignore that pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 4
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD0
    addr: 0x3f413058
    size_bits: 32
    description: I2C command register 0
    fields:
    - !Field
      name: COMMAND0
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 0. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND0_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 0 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x3f41305c
    size_bits: 32
    description: I2C command register 1
    fields:
    - !Field
      name: COMMAND1
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 1. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND1_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 1 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x3f413060
    size_bits: 32
    description: I2C command register 2
    fields:
    - !Field
      name: COMMAND2
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 2. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND2_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 2 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x3f413064
    size_bits: 32
    description: I2C command register 3
    fields:
    - !Field
      name: COMMAND3
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 3. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND3_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 3 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x3f413068
    size_bits: 32
    description: I2C command register 4
    fields:
    - !Field
      name: COMMAND4
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 4. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND4_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 4 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x3f41306c
    size_bits: 32
    description: I2C command register 5
    fields:
    - !Field
      name: COMMAND5
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 5. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND5_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 5 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x3f413070
    size_bits: 32
    description: I2C command register 6
    fields:
    - !Field
      name: COMMAND6
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 6. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND6_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 6 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x3f413074
    size_bits: 32
    description: I2C command register 7
    fields:
    - !Field
      name: COMMAND7
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 7. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND7_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 7 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD8
    addr: 0x3f413078
    size_bits: 32
    description: I2C command register 8
    fields:
    - !Field
      name: COMMAND8
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 8. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND8_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 8 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD9
    addr: 0x3f41307c
    size_bits: 32
    description: I2C command register 9
    fields:
    - !Field
      name: COMMAND9
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 9. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND9_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 9 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD10
    addr: 0x3f413080
    size_bits: 32
    description: I2C command register 10
    fields:
    - !Field
      name: COMMAND10
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 10. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND10_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 10 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD11
    addr: 0x3f413084
    size_bits: 32
    description: I2C command register 11
    fields:
    - !Field
      name: COMMAND11
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 11. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND11_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 11 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD12
    addr: 0x3f413088
    size_bits: 32
    description: I2C command register 12
    fields:
    - !Field
      name: COMMAND12
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 12. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND12_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 12 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD13
    addr: 0x3f41308c
    size_bits: 32
    description: I2C command register 13
    fields:
    - !Field
      name: COMMAND13
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 13. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND13_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 13 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD14
    addr: 0x3f413090
    size_bits: 32
    description: I2C command register 14
    fields:
    - !Field
      name: COMMAND14
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 14. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND14_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 14 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD15
    addr: 0x3f413094
    size_bits: 32
    description: I2C command register 15
    fields:
    - !Field
      name: COMMAND15
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 15. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND15_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 15 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_ST_TIME_OUT
    addr: 0x3f413098
    size_bits: 32
    description: SCL status time out register
    reset_value: 0x100
    fields:
    - !Field
      name: SCL_ST_TO
      bit_offset: 0
      bit_width: 24
      description: The threshold value of SCL_FSM state unchanged period.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_MAIN_ST_TIME_OUT
    addr: 0x3f41309c
    size_bits: 32
    description: SCL main status time out register
    reset_value: 0x100
    fields:
    - !Field
      name: SCL_MAIN_ST_TO
      bit_offset: 0
      bit_width: 24
      description: The threshold value of SCL_MAIN_FSM state unchanged period.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_SP_CONF
    addr: 0x3f4130a0
    size_bits: 32
    description: Power configuration register
    fields:
    - !Field
      name: SCL_RST_SLV_EN
      bit_offset: 0
      bit_width: 1
      description: When I2C master is IDLE, set this bit to send out SCL pulses. The
        number of pulses equals to I2C_SCL_RST_SLV_NUM[4:0].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_RST_SLV_NUM
      bit_offset: 1
      bit_width: 5
      description: Configure the pulses of SCL generated in I2C master mode. Valid
        when I2C_SCL_RST_SLV_EN is 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_PD_EN
      bit_offset: 6
      bit_width: 1
      description: 'The power down enable bit for the I2C output SCL line. 1: Power
        down. 0: Not power down. Set I2C_SCL_FORCE_OUT and I2C_SCL_PD_EN to 1 to stretch
        SCL low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_PD_EN
      bit_offset: 7
      bit_width: 1
      description: 'The power down enable bit for the I2C output SDA line. 1: Power
        down. 0: Not power down. Set I2C_SDA_FORCE_OUT and I2C_SDA_PD_EN to 1 to stretch
        SDA low.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STRETCH_CONF
    addr: 0x3f4130a4
    size_bits: 32
    description: Set SCL stretch of I2C slave
    fields:
    - !Field
      name: STRETCH_PROTECT_NUM
      bit_offset: 0
      bit_width: 10
      description: Configure the period of I2C slave stretching SCL line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_EN
      bit_offset: 10
      bit_width: 1
      description: 'The enable bit for slave SCL stretch function. 1: Enable. 0: Disable.
        The SCL output line will be stretched low when I2C_SLAVE_SCL_STRETCH_EN is
        1 and stretch event happens. The stretch cause can be seen in I2C_STRETCH_CAUSE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the I2C slave SCL stretch function.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4130f8
    size_bits: 32
    description: Version control register
    reset_value: 0x19052000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the the version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: I2C1
  description: I2C (Inter-Integrated Circuit) Controller
  base_addr: 0x3f427000
  size: 0xfc
  registers:
  - !Register
    name: SCL_LOW_PERIOD
    addr: 0x3f427000
    size_bits: 32
    description: Configures the low level width of the SCL clock
    fields:
    - !Field
      name: SCL_LOW_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure for how long SCL remains low
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTR
    addr: 0x3f427004
    size_bits: 32
    description: Transmission setting
    reset_value: 0xa0b
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: '0: direct output. 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: '0: direct output. 1: open drain output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAMPLE_SCL_LEVEL
      bit_offset: 2
      bit_width: 1
      description: 'This register is used to select the sample mode.


        1: sample SDA data on the SCL low level.


        0: sample SDA data on the SCL high level.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FULL_ACK_LEVEL
      bit_offset: 3
      bit_width: 1
      description: This register is used to configure the ACK value that need to sent
        by master when the rx_fifo_cnt has reached the threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to configure the module as an I2C Master. Clear this
        bit to configure the module as an I2C Slave.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start sending the data in TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 6
      bit_width: 1
      description: 'This bit is used to control the sending mode for data needing
        to be sent.


        1: send data from the least significant bit.


        0: send data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 7
      bit_width: 1
      description: 'This bit is used to control the storage mode for received data.


        1: receive data from the least significant bit.


        0: receive data from the most significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_EN
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for I2C bus arbitration function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSM_RST
      bit_offset: 10
      bit_width: 1
      description: This register is used to reset the SCL_FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON
      bit_offset: 11
      bit_width: 1
      description: This register is used to control the REF_TICK.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x3f427008
    size_bits: 32
    description: Describe I2C work status
    fields:
    - !Field
      name: RESP_REC
      bit_offset: 0
      bit_width: 1
      description: 'The received ACK value in master mode or slave mode. 0: ACK. 1:
        NACK.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: 'When in slave mode, 1: master reads from slave. 0: master writes
        to slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT
      bit_offset: 2
      bit_width: 1
      description: When the I2C controller takes more than I2C_TIME_OUT clocks to
        receive a data bit, this field changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 3
      bit_width: 1
      description: When the I2C controller loses control of SCL line, this register
        changes to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 4
      bit_width: 1
      description: '1: the I2C bus is busy transferring data. 0: the I2C bus is in
        idle state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 5
      bit_width: 1
      description: When configured as an I2C Slave, and the address sent by the master
        is equal to the address of the slave, then this bit will be of high level.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 6
      bit_width: 1
      description: This field changes to 1 when one byte is transferred.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_CNT
      bit_offset: 8
      bit_width: 6
      description: This field represents the amount of data needed to be sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STRETCH_CAUSE
      bit_offset: 14
      bit_width: 2
      description: 'The cause of stretching SCL low in slave mode. 0:  stretching
        SCL low at the beginning of I2C read data state. 1: stretching SCL low when
        I2C TX FIFO is empty in slave mode. 2: stretching SCL low when I2C RX FIFO
        is full in slave mode.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 18
      bit_width: 6
      description: This field stores the amount of received data in RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: 'This field indicates the states of the I2C module state machine.


        0: Idle. 1: Address shift. 2: ACK address. 3: RX data. 4: TX data. 5: Send
        ACK. 6: Wait ACK'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: 'This field indicates the states of the state machine used to produce
        SCL.


        0: Idle. 1: Start. 2: Negative edge. 3: Low. 4: Positive edge. 5: High. 6:
        Stop'
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0x3f42700c
    size_bits: 32
    description: Setting time out control for receiving data
    fields:
    - !Field
      name: TIME_OUT_VALUE
      bit_offset: 0
      bit_width: 24
      description: This register is used to configure the timeout for receiving a
        data bit in APB clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_EN
      bit_offset: 24
      bit_width: 1
      description: This is the enable bit for time out control.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x3f427010
    size_bits: 32
    description: Local slave address setting
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: When configured as an I2C Slave, this field is used to configure
        the slave address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This field is used to enable the slave 10-bit addressing mode in
        master mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_ST
    addr: 0x3f427014
    size_bits: 32
    description: FIFO status register
    fields:
    - !Field
      name: RXFIFO_START_ADDR
      bit_offset: 0
      bit_width: 5
      description: This is the offset address of the last received data, as described
        in I2C_NONFIFO_RX_THRES.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_END_ADDR
      bit_offset: 5
      bit_width: 5
      description: This is the offset address of the last received data, as described
        in I2C_NONFIFO_RX_THRES. This value refreshes when an I2C_RXFIFO_UDF_INT or
        I2C_TRANS_COMPLETE_INT interrupt is generated.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_START_ADDR
      bit_offset: 10
      bit_width: 5
      description: This is the offset address of the first sent data, as described
        in I2C_NONFIFO_TX_THRES.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_END_ADDR
      bit_offset: 15
      bit_width: 5
      description: 'This is the offset address of the last sent data, as described
        in  I2C_NONFIFO_TX_THRES.


        The value refreshes when an I2C_TXFIFO_OVF_INT or I2C_TRANS_COMPLETE_INT interrupt
        is generated.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_UPDATE
      bit_offset: 20
      bit_width: 1
      description: Write 0 or 1 to I2C_RX_UPDATE to update the value of I2C_RXFIFO_END_ADDR
        and I2C_RXFIFO_START_ADDR.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_UPDATE
      bit_offset: 21
      bit_width: 1
      description: Write 0 or 1 to I2C_TX_UPDATE to update the value of I2C_TXFIFO_END_ADDR
        and I2C_TXFIFO_START_ADDR.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_RW_POINT
      bit_offset: 22
      bit_width: 8
      description: The received data in I2C slave mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFO_CONF
    addr: 0x3f427018
    size_bits: 32
    description: FIFO configuration register
    reset_value: 0x555408b
    fields:
    - !Field
      name: RXFIFO_WM_THRHD
      bit_offset: 0
      bit_width: 5
      description: The water mark threshold of RX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN
        is 1 and RX FIFO counter is bigger than I2C_RXFIFO_WM_THRHD[4:0], I2C_RXFIFO_WM_INT_RAW
        bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_THRHD
      bit_offset: 5
      bit_width: 5
      description: The water mark threshold of TX FIFO in non-FIFO mode. When I2C_FIFO_PRT_EN
        is 1 and TX FIFO counter is smaller than I2C_TXFIFO_WM_THRHD[4:0], I2C_TXFIFO_WM_INT_RAW
        bit will be valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable APB non-FIFO mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_ADDR_CFG_EN
      bit_offset: 11
      bit_width: 1
      description: When this bit is set to 1, the byte received after the I2C address
        byte represents the offset address in the I2C Slave RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset RX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_RX_THRES
      bit_offset: 14
      bit_width: 6
      description: When I2C receives more than I2C_NONFIFO_RX_THRES bytes of data,
        it will generate an I2C_RXFIFO_UDF_INT interrupt and update the current offset
        address of the received data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NONFIFO_TX_THRES
      bit_offset: 20
      bit_width: 6
      description: When I2C sends more than I2C_NONFIFO_TX_THRES bytes of data, it
        will generate an I2C_TXFIFO_OVF_INT interrupt and update the current offset
        address of the sent data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_PRT_EN
      bit_offset: 26
      bit_width: 1
      description: The control enable bit of FIFO pointer in non-FIFO mode. This bit
        controls the valid bits and the interrupts of TX/RX FIFO overflow, underflow,
        full and empty.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x3f42701c
    size_bits: 32
    description: RX FIFO read data
    fields:
    - !Field
      name: FIFO_RDATA
      bit_offset: 0
      bit_width: 8
      description: The value of RX FIFO read data.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x3f427020
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RXFIFO_WM_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x3f427024
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: END_DETECT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the I2C_END_DETECT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the I2C_TIME_OUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_START_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the I2C_TRANS_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: NACK_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DET_START_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear I2C_DET_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x3f427028
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_WM_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_WM_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_DETECT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_TRANS_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MST_TXFIFO_UDF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: NACK_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_OVF_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_UDF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_ST_TO_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_MAIN_ST_TO_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET_START_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_STRETCH_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_STATUS
    addr: 0x3f42702c
    size_bits: 32
    description: Status of captured I2C communication events
    fields:
    - !Field
      name: RXFIFO_WM_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_WM_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: END_DETECT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_TXFIFO_UDF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_START_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: NACK_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_OVF_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_UDF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_ST_TO_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_ST_TO_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DET_START_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit for I2C_DET_START_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_STRETCH_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SDA_HOLD
    addr: 0x3f427030
    size_bits: 32
    description: Configures the hold time after a negative SCL edge
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between changing
        the SDA output level and the falling edge of SCL, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_SAMPLE
    addr: 0x3f427034
    size_bits: 32
    description: Configures the sample time after a positive SCL edge
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between the rising
        edge of SCL and the level sampling time of SDA, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH_PERIOD
    addr: 0x3f427038
    size_bits: 32
    description: Configures the high level width of the SCL clock
    fields:
    - !Field
      name: SCL_HIGH_PERIOD
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure for how long SCL remains high
        in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_WAIT_HIGH_PERIOD
      bit_offset: 14
      bit_width: 14
      description: This register is used to configure for the SCL_FSM's waiting period
        for SCL to go high in master mode, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_HOLD
    addr: 0x3f427040
    size_bits: 32
    description: Configures the interval between pulling SDA low and pulling SCL low
      when the master generates a START condition
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure  interval between pulling SDA
        low and pulling SCL low when the master generates a START condition, in I2C
        module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_RSTART_SETUP
    addr: 0x3f427044
    size_bits: 32
    description: Configures the interval between the positive edge of SCL and the
      negative edge of SDA
    reset_value: 0x8
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the interval between the positive
        edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
        clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_HOLD
    addr: 0x3f427048
    size_bits: 32
    description: Configures the delay after the SCL clock edge for a stop condition
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 14
      description: This register is used to configure the delay after the STOP condition,
        in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_SETUP
    addr: 0x3f42704c
    size_bits: 32
    description: Configures the delay between the SDA and SCL positive edge for a
      stop condition
    fields:
    - !Field
      name: TIME
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the time between the positive
        edge of SCL and the positive edge of SDA, in I2C module clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_FILTER_CFG
    addr: 0x3f427050
    size_bits: 32
    description: SCL filter configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SCL_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: When a pulse on the SCL input has smaller width than this register
        value in I2C module clock cycles, the I2C controller will ignore that pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FILTER_EN
      bit_offset: 4
      bit_width: 1
      description: This is the filter enable bit for SCL.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_FILTER_CFG
    addr: 0x3f427054
    size_bits: 32
    description: SDA filter configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: SDA_FILTER_THRES
      bit_offset: 0
      bit_width: 4
      description: When a pulse on the SDA input has smaller width than this register
        value in I2C module clock cycles, the I2C controller will ignore that pulse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_FILTER_EN
      bit_offset: 4
      bit_width: 1
      description: This is the filter enable bit for SDA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD0
    addr: 0x3f427058
    size_bits: 32
    description: I2C command register 0
    fields:
    - !Field
      name: COMMAND0
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 0. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND0_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 0 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD1
    addr: 0x3f42705c
    size_bits: 32
    description: I2C command register 1
    fields:
    - !Field
      name: COMMAND1
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 1. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND1_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 1 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD2
    addr: 0x3f427060
    size_bits: 32
    description: I2C command register 2
    fields:
    - !Field
      name: COMMAND2
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 2. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND2_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 2 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD3
    addr: 0x3f427064
    size_bits: 32
    description: I2C command register 3
    fields:
    - !Field
      name: COMMAND3
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 3. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND3_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 3 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD4
    addr: 0x3f427068
    size_bits: 32
    description: I2C command register 4
    fields:
    - !Field
      name: COMMAND4
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 4. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND4_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 4 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD5
    addr: 0x3f42706c
    size_bits: 32
    description: I2C command register 5
    fields:
    - !Field
      name: COMMAND5
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 5. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND5_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 5 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD6
    addr: 0x3f427070
    size_bits: 32
    description: I2C command register 6
    fields:
    - !Field
      name: COMMAND6
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 6. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND6_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 6 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD7
    addr: 0x3f427074
    size_bits: 32
    description: I2C command register 7
    fields:
    - !Field
      name: COMMAND7
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 7. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND7_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 7 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD8
    addr: 0x3f427078
    size_bits: 32
    description: I2C command register 8
    fields:
    - !Field
      name: COMMAND8
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 8. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND8_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 8 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD9
    addr: 0x3f42707c
    size_bits: 32
    description: I2C command register 9
    fields:
    - !Field
      name: COMMAND9
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 9. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND9_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 9 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD10
    addr: 0x3f427080
    size_bits: 32
    description: I2C command register 10
    fields:
    - !Field
      name: COMMAND10
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 10. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND10_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 10 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD11
    addr: 0x3f427084
    size_bits: 32
    description: I2C command register 11
    fields:
    - !Field
      name: COMMAND11
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 11. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND11_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 11 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD12
    addr: 0x3f427088
    size_bits: 32
    description: I2C command register 12
    fields:
    - !Field
      name: COMMAND12
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 12. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND12_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 12 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD13
    addr: 0x3f42708c
    size_bits: 32
    description: I2C command register 13
    fields:
    - !Field
      name: COMMAND13
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 13. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND13_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 13 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD14
    addr: 0x3f427090
    size_bits: 32
    description: I2C command register 14
    fields:
    - !Field
      name: COMMAND14
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 14. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND14_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 14 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMD15
    addr: 0x3f427094
    size_bits: 32
    description: I2C command register 15
    fields:
    - !Field
      name: COMMAND15
      bit_offset: 0
      bit_width: 14
      description: 'This is the content of command 15. It consists of three parts:


        op_code is the command, 0: RSTART. 1: WRITE. 2: READ. 3: STOP. 4: END.


        byte_num represents the number of bytes that need to be sent or received.


        ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
        structure for more information.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND15_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 15 is done in I2C Master mode, this bit changes to
        high level.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_ST_TIME_OUT
    addr: 0x3f427098
    size_bits: 32
    description: SCL status time out register
    reset_value: 0x100
    fields:
    - !Field
      name: SCL_ST_TO
      bit_offset: 0
      bit_width: 24
      description: The threshold value of SCL_FSM state unchanged period.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_MAIN_ST_TIME_OUT
    addr: 0x3f42709c
    size_bits: 32
    description: SCL main status time out register
    reset_value: 0x100
    fields:
    - !Field
      name: SCL_MAIN_ST_TO
      bit_offset: 0
      bit_width: 24
      description: The threshold value of SCL_MAIN_FSM state unchanged period.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_SP_CONF
    addr: 0x3f4270a0
    size_bits: 32
    description: Power configuration register
    fields:
    - !Field
      name: SCL_RST_SLV_EN
      bit_offset: 0
      bit_width: 1
      description: When I2C master is IDLE, set this bit to send out SCL pulses. The
        number of pulses equals to I2C_SCL_RST_SLV_NUM[4:0].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_RST_SLV_NUM
      bit_offset: 1
      bit_width: 5
      description: Configure the pulses of SCL generated in I2C master mode. Valid
        when I2C_SCL_RST_SLV_EN is 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_PD_EN
      bit_offset: 6
      bit_width: 1
      description: 'The power down enable bit for the I2C output SCL line. 1: Power
        down. 0: Not power down. Set I2C_SCL_FORCE_OUT and I2C_SCL_PD_EN to 1 to stretch
        SCL low.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDA_PD_EN
      bit_offset: 7
      bit_width: 1
      description: 'The power down enable bit for the I2C output SDA line. 1: Power
        down. 0: Not power down. Set I2C_SDA_FORCE_OUT and I2C_SDA_PD_EN to 1 to stretch
        SDA low.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STRETCH_CONF
    addr: 0x3f4270a4
    size_bits: 32
    description: Set SCL stretch of I2C slave
    fields:
    - !Field
      name: STRETCH_PROTECT_NUM
      bit_offset: 0
      bit_width: 10
      description: Configure the period of I2C slave stretching SCL line.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_EN
      bit_offset: 10
      bit_width: 1
      description: 'The enable bit for slave SCL stretch function. 1: Enable. 0: Disable.
        The SCL output line will be stretched low when I2C_SLAVE_SCL_STRETCH_EN is
        1 and stretch event happens. The stretch cause can be seen in I2C_STRETCH_CAUSE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_SCL_STRETCH_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the I2C slave SCL stretch function.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4270f8
    size_bits: 32
    description: Version control register
    reset_value: 0x19052000
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the the version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: I2S
  description: I2S (Inter-IC Sound) Controller
  base_addr: 0x3f40f000
  size: 0x100
  registers:
  - !Register
    name: CONF
    addr: 0x3f40f008
    size_bits: 32
    description: I2S Configure register
    reset_value: 0xc0300
    fields:
    - !Field
      name: TX_RESET
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset transmitter
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_RESET
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset receiver
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset txFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_FIFO_RESET
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset rxFIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START
      bit_offset: 4
      bit_width: 1
      description: Set this bit to start transmitting data
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_START
      bit_offset: 5
      bit_width: 1
      description: Set this bit to start receiving data
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SLAVE_MOD
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable slave transmitter mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SLAVE_MOD
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable slave receiver mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_RIGHT_FIRST
      bit_offset: 8
      bit_width: 1
      description: Set this bit to transmit right channel data first
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RIGHT_FIRST
      bit_offset: 9
      bit_width: 1
      description: Set this bit to receive right channel data first
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_SHIFT
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable transmitter in Phillips standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_SHIFT
      bit_offset: 11
      bit_width: 1
      description: Set this bit to enable receiver in Phillips standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SHORT_SYNC
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable transmitter in PCM standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SHORT_SYNC
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable receiver in PCM standard mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MONO
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable transmitter in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MONO
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable receiver  in mono mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MSB_RIGHT
      bit_offset: 16
      bit_width: 1
      description: Set this bit to place right channel data at the MSB in the transmit
        FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MSB_RIGHT
      bit_offset: 17
      bit_width: 1
      description: Set this bit to place right channel data at the MSB in the receive
        FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST_DMA
      bit_offset: 18
      bit_width: 1
      description: 1:the data in DMA/APB transform from low bits. 0:the data from
        DMA/APB transform from high bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST_DMA
      bit_offset: 19
      bit_width: 1
      description: 1:the data in DMA/APB transform from low bits. 0:the data from
        DMA/APB transform from high bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_LOOPBACK
      bit_offset: 20
      bit_width: 1
      description: Enable signal loopback mode with transmitter module and receiver
        module sharing the same WS and BCK signals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_RESET_ST
      bit_offset: 21
      bit_width: 1
      description: 1:i2s_tx_fifo reset is not ok   0:i2s_tx_fifo_reset is ok
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_FIFO_RESET_ST
      bit_offset: 22
      bit_width: 1
      description: 1:i2s_rx_fifo_reset is not ok   0:i2s_rx_fifo reset is ok
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RESET_ST
      bit_offset: 23
      bit_width: 1
      description: '1: i2s_tx_reset is not ok   0: i2s_tx_reset is ok'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DMA_EQUAL
      bit_offset: 24
      bit_width: 1
      description: 1:data in left channel is equal to data in right channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DMA_EQUAL
      bit_offset: 25
      bit_width: 1
      description: 1:data in left channel is equal to data in right channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRE_REQ_EN
      bit_offset: 26
      bit_width: 1
      description: set this bit to enable i2s to prepare data earlier
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BIG_ENDIAN
      bit_offset: 27
      bit_width: 1
      description: I2S TX byte endian.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BIG_ENDIAN
      bit_offset: 28
      bit_width: 1
      description: I2S RX byte endian.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_RESET_ST
      bit_offset: 29
      bit_width: 1
      description: 'I2S RX reset status. 1: I2S_RX_RESET is not finished. 0: I2S_RX_RESET
        is finished.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x3f40f00c
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_take_data_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_put_data_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_wfull_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_rempty_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_wfull_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_rempty_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_in_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_in_suc_eof_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_out_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_out_eof_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_in_dscr_err_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_out_dscr_err_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_in_dscr_empty_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_out_total_eof_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: V_SYNC_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The raw interrupt status bit  for the i2s_v_sync_int interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f40f010
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_take_data_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_PUT_DATA_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_put_data_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WFULL_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_wfull_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_REMPTY_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_rempty_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_WFULL_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_wfull_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_REMPTY_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_rempty_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_in_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_in_suc_eof_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_out_done_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_out_eof_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_in_dscr_err_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_out_dscr_err_int interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_in_dscr_empty_int
        interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_out_total_eof_int
        interrupt
      read_allowed: true
      write_allowed: false
    - !Field
      name: V_SYNC_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked interrupt status bit  for the i2s_v_sync_int  interrupt
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f40f014
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RX_TAKE_DATA_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_take_data_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PUT_DATA_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_put_data_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_wfull_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_rempty_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_wfull_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_rempty_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit  for the i2s_in_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit  for the i2s_in_suc_eof_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit  for the i2s_out_done_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit  for the i2s_out_eof_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit  for the i2s_in_dscr_err_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit  for the i2s_out_dscr_err_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit  for the i2s_in_dscr_empty_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit  for the i2s_out_total_eof_int interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: V_SYNC_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit  for the i2s_v_sync_int interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f40f018
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: TAKE_DATA_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the i2s_rx_take_data_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: PUT_DATA_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the i2s_tx_put_data_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_WFULL_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the i2s_rx_wfull_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_REMPTY_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the i2s_rx_rempty_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_WFULL_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the i2s_tx_wfull_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_REMPTY_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the i2s_tx_rempty_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the i2s_rx_hung_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the i2s_tx_hung_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the i2s_in_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the i2s_in_suc_eof_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: don't use
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the i2s_out_done_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the i2s_out_eof_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the i2s_in_dscr_err_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the i2s_out_dscr_err_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the i2s_in_dscr_empty_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the i2s_out_total_eof_int interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: V_SYNC_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the  i2s_v_sync_int interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMING
    addr: 0x3f40f01c
    size_bits: 32
    description: I2S timing register
    fields:
    - !Field
      name: TX_BCK_IN_DELAY
      bit_offset: 0
      bit_width: 2
      description: Number of delay cycles for BCK into the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_IN_DELAY
      bit_offset: 2
      bit_width: 2
      description: Number of delay cycles for WS into the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_IN_DELAY
      bit_offset: 4
      bit_width: 2
      description: Number of delay cycles for BCK into the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_IN_DELAY
      bit_offset: 6
      bit_width: 2
      description: Number of delay cycles for WS into the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_SD_IN_DELAY
      bit_offset: 8
      bit_width: 2
      description: Number of delay cycles for SD into the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_OUT_DELAY
      bit_offset: 10
      bit_width: 2
      description: Number of delay cycles for BCK out of the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WS_OUT_DELAY
      bit_offset: 12
      bit_width: 2
      description: Number of delay cycles for WS out of the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SD_OUT_DELAY
      bit_offset: 14
      bit_width: 2
      description: Number of delay cycles for SD out of the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_WS_OUT_DELAY
      bit_offset: 16
      bit_width: 2
      description: Number of delay cycles for WS out of the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_OUT_DELAY
      bit_offset: 18
      bit_width: 2
      description: Number of delay cycles for BCK out of the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DSYNC_SW
      bit_offset: 20
      bit_width: 1
      description: Set this bit to synchronize signals with the double sync method
        into the transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DSYNC_SW
      bit_offset: 21
      bit_width: 1
      description: Set this bit to synchronize signals with the double sync method
        into the receiver
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_DELAY
      bit_offset: 22
      bit_width: 2
      description: Number of delay cycles for data valid flag.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BCK_IN_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to invert BCK signal input to the slave transmitter
      read_allowed: true
      write_allowed: true
  - !Register
    name: FIFO_CONF
    addr: 0x3f40f020
    size_bits: 32
    description: I2S FIFO configure register
    reset_value: 0x1820
    fields:
    - !Field
      name: RX_DATA_NUM
      bit_offset: 0
      bit_width: 6
      description: Threshold of data length in receiver FIFO
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DATA_NUM
      bit_offset: 6
      bit_width: 6
      description: Threshold of data length in transmitter FIFO
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSCR_EN
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable I2S DMA mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD
      bit_offset: 13
      bit_width: 3
      description: Transmitter FIFO mode configuration bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD
      bit_offset: 16
      bit_width: 3
      description: Receiver FIFO mode configuration bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FIFO_MOD_FORCE_EN
      bit_offset: 19
      bit_width: 1
      description: The bit should always be set to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_MOD_FORCE_EN
      bit_offset: 20
      bit_width: 1
      description: The bit should always be set to 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FIFO_SYNC
      bit_offset: 21
      bit_width: 1
      description: force write back rx data to memory
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_24MSB_EN
      bit_offset: 22
      bit_width: 1
      description: 'Only useful in rx 24bit mode. 1: the high 24 bits are effective
        in i2s fifo   0: the low 24 bits are effective in i2s fifo'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_24MSB_EN
      bit_offset: 23
      bit_width: 1
      description: 'Only useful in tx 24bit mode. 1: the high 24 bits are effective
        in i2s fifo   0: the low 24 bits are effective in i2s fifo'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RXEOF_NUM
    addr: 0x3f40f024
    size_bits: 32
    description: I2S DMA RX EOF data length
    reset_value: 0x40
    fields:
    - !Field
      name: RX_EOF_NUM
      bit_offset: 0
      bit_width: 32
      description: the length of data to be received. It will trigger i2s_in_suc_eof_int.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_SIGLE_DATA
    addr: 0x3f40f028
    size_bits: 32
    description: Constant single channel data
    fields:
    - !Field
      name: SIGLE_DATA
      bit_offset: 0
      bit_width: 32
      description: the right channel or left channel put out constant value stored
        in this register according to tx_chan_mod and reg_tx_msb_right
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF_CHAN
    addr: 0x3f40f02c
    size_bits: 32
    description: I2S channel configure register
    fields:
    - !Field
      name: TX_CHAN_MOD
      bit_offset: 0
      bit_width: 3
      description: I2S transmitter channel mode configuration bits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_CHAN_MOD
      bit_offset: 3
      bit_width: 2
      description: I2S receiver channel mode configuration bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUT_LINK
    addr: 0x3f40f030
    size_bits: 32
    description: I2S DMA TX configure register
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of first outlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop outlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start outlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to restart outlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_LINK
    addr: 0x3f40f034
    size_bits: 32
    description: I2S DMA RX configure register
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of first inlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop inlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start inlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to restart inlink descriptor
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f40f038
    size_bits: 32
    description: The address of outlink descriptor that produces EOF
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of outlink descriptor that produces EOF
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_EOF_DES_ADDR
    addr: 0x3f40f03c
    size_bits: 32
    description: The address of inlink descriptor that produces EOF
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of inlink descriptor that produces EOF
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f40f040
    size_bits: 32
    description: The address of buffer relative to the outlink descriptor that produces
      EOF
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produces
        EOF
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f40f048
    size_bits: 32
    description: The address of current inlink descriptor
    fields:
    - !Field
      name: INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The address of current inlink descriptor
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f40f04c
    size_bits: 32
    description: The address of next inlink descriptor
    fields:
    - !Field
      name: INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The address of next inlink descriptor
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f40f050
    size_bits: 32
    description: The address of next inlink data buffer
    fields:
    - !Field
      name: INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The address of next inlink data buffer
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f40f054
    size_bits: 32
    description: The address of current outlink descriptor
    fields:
    - !Field
      name: OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The address of current outlink descriptor
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f40f058
    size_bits: 32
    description: The address of next outlink descriptor
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The address of next outlink descriptor
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f40f05c
    size_bits: 32
    description: The address of next outlink data buffer
    fields:
    - !Field
      name: OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The address of next outlink data buffer
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_CONF
    addr: 0x3f40f060
    size_bits: 32
    description: I2S DMA configuration register
    reset_value: 0x100
    fields:
    - !Field
      name: IN_RST
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset in dma FSM
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset out dma FSM
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset ahb interface cmdFIFO of DMA
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset ahb interface of DMA
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      description: Set this bit to loop test inlink
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      description: Set this bit to loop test outlink
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable outlink-written-back automatically when
        out buffer is transmitted done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 8
      bit_width: 1
      description: 'DMA out EOF flag generation mode . 1: when dma has popped all
        data from the FIFO  0:when ahb has pushed all data to the FIFO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 9
      bit_width: 1
      description: 'DMA outlink descriptor transfer mode configuration bit. 1:  to
        prepare outlink descriptor with burst mode    0: to prepare outlink descriptor
        with byte mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: 'DMA inlink descriptor transfer mode configuration bit. 1:  to
        prepare inlink descriptor with burst mode    0: to prepare inlink descriptor
        with byte mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: 'Transmitter data transfer mode configuration bit. 1:  to prepare
        out data with burst mode      0: to prepare out data with byte mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_OWNER
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable check owner bit by hardware
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 14
      bit_width: 2
      description: 'DMA access external memory block size. 0: 16 bytes      1: 32
        bytes    2:64 bytes      3:reserved'
      read_allowed: true
      write_allowed: true
  - !Register
    name: OUTFIFO_PUSH
    addr: 0x3f40f064
    size_bits: 32
    description: APB out FIFO mode register
    fields:
    - !Field
      name: OUTFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      description: APB out FIFO write data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      description: APB out FIFO  push.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INFIFO_POP
    addr: 0x3f40f068
    size_bits: 32
    description: APB in FIFO mode register
    fields:
    - !Field
      name: INFIFO_RDATA
      bit_offset: 0
      bit_width: 12
      description: APB in FIFO  read data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP
      bit_offset: 16
      bit_width: 1
      description: APB in FIFO  pop.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LC_STATE0
    addr: 0x3f40f06c
    size_bits: 32
    description: I2S DMA TX status
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: I2S DMA out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: I2S DMA out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: I2S DMA out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of I2S DMA outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_FULL
      bit_offset: 30
      bit_width: 1
      description: I2S DMA outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EMPTY
      bit_offset: 31
      bit_width: 1
      description: I2S DMA outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_STATE1
    addr: 0x3f40f070
    size_bits: 32
    description: I2S DMA RX status
    fields:
    - !Field
      name: INLINK_DSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: I2S DMA in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: I2S DMA in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE
      bit_offset: 20
      bit_width: 3
      description: I2S DMA in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_DEBUG
      bit_offset: 23
      bit_width: 7
      description: The remains of I2S DMA infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_FULL
      bit_offset: 30
      bit_width: 1
      description: I2S DMA infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EMPTY
      bit_offset: 31
      bit_width: 1
      description: I2S DMA infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LC_HUNG_CONF
    addr: 0x3f40f074
    size_bits: 32
    description: I2S Hung configure register
    reset_value: 0x810
    fields:
    - !Field
      name: LC_FIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt
        will be triggered when fifo hung counter is equal to this value
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: The bits are used to scale tick counter threshold. The tick counter
        is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
      read_allowed: true
      write_allowed: true
    - !Field
      name: LC_FIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for FIFO timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x3f40f0a0
    size_bits: 32
    description: I2S configure1 register
    reset_value: 0x89
    fields:
    - !Field
      name: TX_PCM_CONF
      bit_offset: 0
      bit_width: 3
      description: 'Compress/Decompress module configuration bits. 0: decompress transmitted
        data  1:compress transmitted data'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PCM_BYPASS
      bit_offset: 3
      bit_width: 1
      description: Set this bit to bypass  Compress/Decompress module for transmitted
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_CONF
      bit_offset: 4
      bit_width: 3
      description: 'Compress/Decompress module configuration bits. 0: decompress received
        data  1:compress received data'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PCM_BYPASS
      bit_offset: 7
      bit_width: 1
      description: Set this bit to bypass Compress/Decompress module for received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to stop disable output BCK signal and WS signal when
        tx FIFO is emtpy
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ZEROS_RM_EN
      bit_offset: 9
      bit_width: 1
      description: don't use
      read_allowed: true
      write_allowed: true
  - !Register
    name: PD_CONF
    addr: 0x3f40f0a4
    size_bits: 32
    description: I2S power down configure register
    reset_value: 0x2a
    fields:
    - !Field
      name: FIFO_FORCE_PD
      bit_offset: 0
      bit_width: 1
      description: Force FIFO power-down
      read_allowed: true
      write_allowed: true
    - !Field
      name: FIFO_FORCE_PU
      bit_offset: 1
      bit_width: 1
      description: Force FIFO power-up
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      description: Force I2S memory power-down
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLC_MEM_FORCE_PU
      bit_offset: 3
      bit_width: 1
      description: Force I2S memory power-up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RAM_FORCE_PD
      bit_offset: 4
      bit_width: 1
      description: Force DMA FIFO power-down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RAM_FORCE_PU
      bit_offset: 5
      bit_width: 1
      description: Force DMA FIFO power-up
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RAM_CLK_FO
      bit_offset: 6
      bit_width: 1
      description: Set this bit to force on the DMA ram clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF2
    addr: 0x3f40f0a8
    size_bits: 32
    description: I2S configure2 register
    fields:
    - !Field
      name: CAMERA_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable camera mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_WRX2_EN
      bit_offset: 1
      bit_width: 1
      description: LCD WR double for one datum.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_TX_SDX2_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to duplicate data pairs (Frame Form 2) in LCD mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE_TEST_EN
      bit_offset: 3
      bit_width: 1
      description: for debug camera mode enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_ENABLE
      bit_offset: 4
      bit_width: 1
      description: for debug camera mode enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable LCD mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_ADC_START_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable the function that ADC mode is triggered
        by external signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_VALID_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable camera internal valid
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_SYNC_FIFO_RESET
      bit_offset: 8
      bit_width: 1
      description: Set this bit to reset cam_sync_fifo
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAM_CLK_LOOPBACK
      bit_offset: 9
      bit_width: 1
      description: Set this bit to loopback cam_clk from i2s_rx
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_FILTER_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable I2S VSYNC filter function.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_FILTER_THRES
      bit_offset: 11
      bit_width: 3
      description: Configure the I2S VSYNC filter threshold value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKM_CONF
    addr: 0x3f40f0ac
    size_bits: 32
    description: I2S module clock configure register
    reset_value: 0x4
    fields:
    - !Field
      name: CLKM_DIV_NUM
      bit_offset: 0
      bit_width: 8
      description: Integral I2S clock divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_B
      bit_offset: 8
      bit_width: 6
      description: Fractional clock divider numerator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKM_DIV_A
      bit_offset: 14
      bit_width: 6
      description: Fractional clock divider denominator value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable clk gate
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_SEL
      bit_offset: 21
      bit_width: 2
      description: 'Set this bit to select I2S module clock source. 0: No clock. 1:
        APLL_CLK. 2: PLL_160M_CLK. 3: No clock.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAMPLE_RATE_CONF
    addr: 0x3f40f0b0
    size_bits: 32
    description: I2S sample rate register
    reset_value: 0x410186
    fields:
    - !Field
      name: TX_BCK_DIV_NUM
      bit_offset: 0
      bit_width: 6
      description: Bit clock configuration bits in transmitter mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BCK_DIV_NUM
      bit_offset: 6
      bit_width: 6
      description: Bit clock configuration bits in receiver mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BITS_MOD
      bit_offset: 12
      bit_width: 6
      description: Set the bits to configure bit length of I2S transmitter channel.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BITS_MOD
      bit_offset: 18
      bit_width: 6
      description: Set the bits to configure bit length of I2S receiver channel.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x3f40f0bc
    size_bits: 32
    description: I2S TX status register
    reset_value: 0x1
    fields:
    - !Field
      name: TX_IDLE
      bit_offset: 0
      bit_width: 1
      description: '1: I2S TX is in idle state. 0: I2S TX is at work.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3f40f0fc
    size_bits: 32
    description: Version control register
    reset_value: 0x19052500
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: INTERRUPT
  description: Interrupt
  base_addr: 0x3f4c2000
  size: 0x1000
  registers:
  - !Register
    name: PRO_MAC_INTR_MAP
    addr: 0x3f4c2000
    size_bits: 32
    description: MAC_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MAC_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map MAC_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_MAC_NMI_MAP
    addr: 0x3f4c2004
    size_bits: 32
    description: MAC_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_MAC_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map MAC_NMI interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWR_INTR_MAP
    addr: 0x3f4c2008
    size_bits: 32
    description: PWR_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWR_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PWR_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BB_INT_MAP
    addr: 0x3f4c200c
    size_bits: 32
    description: BB_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map BB_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_MAC_INT_MAP
    addr: 0x3f4c2010
    size_bits: 32
    description: BT_MAC_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_MAC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map BT_MAC_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_BB_INT_MAP
    addr: 0x3f4c2014
    size_bits: 32
    description: BT_BB_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_BB_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map BT_BB_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BT_BB_NMI_MAP
    addr: 0x3f4c2018
    size_bits: 32
    description: BT_BB_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_BT_BB_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map BT_BB_NMI interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBT_IRQ_MAP
    addr: 0x3f4c201c
    size_bits: 32
    description: RWBT_IRQ interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBT_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RWBT_IRQ interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBLE_IRQ_MAP
    addr: 0x3f4c2020
    size_bits: 32
    description: RWBLE_IRQ interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBLE_IRQ_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RWBLE_IRQ interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBT_NMI_MAP
    addr: 0x3f4c2024
    size_bits: 32
    description: RWBT_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBT_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RWBT_NMI interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RWBLE_NMI_MAP
    addr: 0x3f4c2028
    size_bits: 32
    description: RWBLE_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RWBLE_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RWBLE_NMI interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SLC0_INTR_MAP
    addr: 0x3f4c202c
    size_bits: 32
    description: SLC0_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SLC0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SLC0_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SLC1_INTR_MAP
    addr: 0x3f4c2030
    size_bits: 32
    description: SLC1_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SLC1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SLC1_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UHCI0_INTR_MAP
    addr: 0x3f4c2034
    size_bits: 32
    description: UHCI0_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UHCI0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map UHCI0_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UHCI1_INTR_MAP
    addr: 0x3f4c2038
    size_bits: 32
    description: UHCI1_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UHCI1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map UHCI1_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T0_LEVEL_INT_MAP
    addr: 0x3f4c203c
    size_bits: 32
    description: TG_T0_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_T0_LEVEL_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T1_LEVEL_INT_MAP
    addr: 0x3f4c2040
    size_bits: 32
    description: TG_T1_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_T1_LEVEL_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_WDT_LEVEL_INT_MAP
    addr: 0x3f4c2044
    size_bits: 32
    description: TG_WDT_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_WDT_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_LACT_LEVEL_INT_MAP
    addr: 0x3f4c2048
    size_bits: 32
    description: TG_LACT_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_LACT_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T0_LEVEL_INT_MAP
    addr: 0x3f4c204c
    size_bits: 32
    description: TG1_T0_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T0_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_T0_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T1_LEVEL_INT_MAP
    addr: 0x3f4c2050
    size_bits: 32
    description: TG1_T1_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T1_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_T1_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_WDT_LEVEL_INT_MAP
    addr: 0x3f4c2054
    size_bits: 32
    description: TG1_WDT_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_WDT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_WDT_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_LACT_LEVEL_INT_MAP
    addr: 0x3f4c2058
    size_bits: 32
    description: TG1_LACT_LEVEL_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_LACT_LEVEL_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_LACT_LEVEL_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_PRO_MAP
    addr: 0x3f4c205c
    size_bits: 32
    description: GPIO_INTERRUPT_PRO interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_PRO_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map GPIO_INTERRUPT_PRO interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
    addr: 0x3f4c2060
    size_bits: 32
    description: GPIO_INTERRUPT_PRO_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_PRO_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map GPIO_INTERRUPT_PRO_NMI interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_APP_MAP
    addr: 0x3f4c2064
    size_bits: 32
    description: GPIO_INTERRUPT_APP interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_APP_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map GPIO_INTERRUPT_APP interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_GPIO_INTERRUPT_APP_NMI_MAP
    addr: 0x3f4c2068
    size_bits: 32
    description: GPIO_INTERRUPT_APP_NMI interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_GPIO_INTERRUPT_APP_NMI_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map GPIO_INTERRUPT_APP_NMI interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DEDICATED_GPIO_IN_INTR_MAP
    addr: 0x3f4c206c
    size_bits: 32
    description: DEDICATED_GPIO_IN_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_DEDICATED_GPIO_IN_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map DEDICATED_GPIO_IN_INTR interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_0_MAP
    addr: 0x3f4c2070
    size_bits: 32
    description: CPU_INTR_FROM_CPU_0 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_0_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CPU_INTR_FROM_CPU_0 interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_1_MAP
    addr: 0x3f4c2074
    size_bits: 32
    description: CPU_INTR_FROM_CPU_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_1_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CPU_INTR_FROM_CPU_1 interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_2_MAP
    addr: 0x3f4c2078
    size_bits: 32
    description: CPU_INTR_FROM_CPU_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_2_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CPU_INTR_FROM_CPU_2 interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_INTR_FROM_CPU_3_MAP
    addr: 0x3f4c207c
    size_bits: 32
    description: CPU_INTR_FROM_CPU_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_INTR_FROM_CPU_3_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CPU_INTR_FROM_CPU_3 interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_1_MAP
    addr: 0x3f4c2080
    size_bits: 32
    description: SPI_INTR_1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_1_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI_INTR_1 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_2_MAP
    addr: 0x3f4c2084
    size_bits: 32
    description: SPI_INTR_2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_2_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI_INTR_2 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_3_MAP
    addr: 0x3f4c2088
    size_bits: 32
    description: SPI_INTR_3 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_3_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI_INTR_3 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2S0_INT_MAP
    addr: 0x3f4c208c
    size_bits: 32
    description: I2S0_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2S0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map I2S0_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2S1_INT_MAP
    addr: 0x3f4c2090
    size_bits: 32
    description: I2S1_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2S1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map I2S1_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART_INTR_MAP
    addr: 0x3f4c2094
    size_bits: 32
    description: UART_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map UART_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART1_INTR_MAP
    addr: 0x3f4c2098
    size_bits: 32
    description: UART1_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map UART1_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_UART2_INTR_MAP
    addr: 0x3f4c209c
    size_bits: 32
    description: UART2_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_UART2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map UART2_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SDIO_HOST_INTERRUPT_MAP
    addr: 0x3f4c20a0
    size_bits: 32
    description: SDIO_HOST_INTERRUPT configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SDIO_HOST_INTERRUPT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SDIO_HOST_INTERRUPT signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM0_INTR_MAP
    addr: 0x3f4c20a4
    size_bits: 32
    description: PWM0_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PWM0_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM1_INTR_MAP
    addr: 0x3f4c20a8
    size_bits: 32
    description: PWM1_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PWM1_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM2_INTR_MAP
    addr: 0x3f4c20ac
    size_bits: 32
    description: PWM2_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM2_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PWM2_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PWM3_INTR_MAP
    addr: 0x3f4c20b0
    size_bits: 32
    description: PWM3_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PWM3_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PWM3_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_LEDC_INT_MAP
    addr: 0x3f4c20b4
    size_bits: 32
    description: LEDC_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_LEDC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map LEDC_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_EFUSE_INT_MAP
    addr: 0x3f4c20b8
    size_bits: 32
    description: EFUSE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_EFUSE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map EFUSE_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CAN_INT_MAP
    addr: 0x3f4c20bc
    size_bits: 32
    description: CAN_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CAN_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CAN_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_USB_INTR_MAP
    addr: 0x3f4c20c0
    size_bits: 32
    description: USB_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_USB_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map USB_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RTC_CORE_INTR_MAP
    addr: 0x3f4c20c4
    size_bits: 32
    description: RTC_CORE_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RTC_CORE_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RTC_CORE_INTR interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RMT_INTR_MAP
    addr: 0x3f4c20c8
    size_bits: 32
    description: RMT_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RMT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RMT_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PCNT_INTR_MAP
    addr: 0x3f4c20cc
    size_bits: 32
    description: PCNT_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PCNT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PCNT_INTR interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2C_EXT0_INTR_MAP
    addr: 0x3f4c20d0
    size_bits: 32
    description: I2C_EXT0_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2C_EXT0_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map I2C_EXT0_INTR interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_I2C_EXT1_INTR_MAP
    addr: 0x3f4c20d4
    size_bits: 32
    description: I2C_EXT1_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_I2C_EXT1_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map I2C_EXT1_INTR interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_RSA_INTR_MAP
    addr: 0x3f4c20d8
    size_bits: 32
    description: RSA_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_RSA_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map RSA_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SHA_INTR_MAP
    addr: 0x3f4c20dc
    size_bits: 32
    description: SHA_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SHA_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SHA_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_AES_INTR_MAP
    addr: 0x3f4c20e0
    size_bits: 32
    description: AES_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_AES_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map AES_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI2_DMA_INT_MAP
    addr: 0x3f4c20e4
    size_bits: 32
    description: SPI2_DMA_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI2_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map AES_INTR interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI3_DMA_INT_MAP
    addr: 0x3f4c20e8
    size_bits: 32
    description: SPI3_DMA_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI3_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI3_DMA_INT dma interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_WDG_INT_MAP
    addr: 0x3f4c20ec
    size_bits: 32
    description: WDG_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_WDG_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map WDG_INT interrupt signal to one of
        the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TIMER_INT1_MAP
    addr: 0x3f4c20f0
    size_bits: 32
    description: TIMER_INT1 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TIMER_INT1_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TIMER_INT1 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TIMER_INT2_MAP
    addr: 0x3f4c20f4
    size_bits: 32
    description: TIMER_INT2 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TIMER_INT2_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TIMER_INT2 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T0_EDGE_INT_MAP
    addr: 0x3f4c20f8
    size_bits: 32
    description: TG_T0_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_T0_EDGE_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_T1_EDGE_INT_MAP
    addr: 0x3f4c20fc
    size_bits: 32
    description: TG_T1_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_T1_EDGE_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_WDT_EDGE_INT_MAP
    addr: 0x3f4c2100
    size_bits: 32
    description: TG_WDT_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_WDT_EDGE_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG_LACT_EDGE_INT_MAP
    addr: 0x3f4c2104
    size_bits: 32
    description: TG_LACT_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG_LACT_EDGE_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T0_EDGE_INT_MAP
    addr: 0x3f4c2108
    size_bits: 32
    description: TG1_T0_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T0_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_T0_EDGE_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_T1_EDGE_INT_MAP
    addr: 0x3f4c210c
    size_bits: 32
    description: TG1_T1_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_T1_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_T1_EDGE_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_WDT_EDGE_INT_MAP
    addr: 0x3f4c2110
    size_bits: 32
    description: TG1_WDT_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_WDT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_WDT_EDGE_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TG1_LACT_EDGE_INT_MAP
    addr: 0x3f4c2114
    size_bits: 32
    description: TG1_LACT_EDGE_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_TG1_LACT_EDGE_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map TG1_LACT_EDGE_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_IA_INT_MAP
    addr: 0x3f4c2118
    size_bits: 32
    description: CACHE_IA_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CACHE_IA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CACHE_IA_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SYSTIMER_TARGET0_INT_MAP
    addr: 0x3f4c211c
    size_bits: 32
    description: SYSTIMER_TARGET0_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SYSTIMER_TARGET0_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SYSTIMER_TARGET0_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SYSTIMER_TARGET1_INT_MAP
    addr: 0x3f4c2120
    size_bits: 32
    description: SYSTIMER_TARGET1_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SYSTIMER_TARGET1_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SYSTIMER_TARGET1_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SYSTIMER_TARGET2_INT_MAP
    addr: 0x3f4c2124
    size_bits: 32
    description: SYSTIMER_TARGET2_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SYSTIMER_TARGET2_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SYSTIMER_TARGET2_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ASSIST_DEBUG_INTR_MAP
    addr: 0x3f4c2128
    size_bits: 32
    description: ASSIST_DEBUG_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_ASSIST_DEBUG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map ASSIST_DEBUG_INTR interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_PRO_IRAM0_ILG_INTR_MAP
    addr: 0x3f4c212c
    size_bits: 32
    description: PMS_PRO_IRAM0_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_PRO_IRAM0_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_PRO_IRAM0_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_PRO_DRAM0_ILG_INTR_MAP
    addr: 0x3f4c2130
    size_bits: 32
    description: PMS_PRO_DRAM0_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_PRO_DRAM0_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_PRO_DRAM0_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_PRO_DPORT_ILG_INTR_MAP
    addr: 0x3f4c2134
    size_bits: 32
    description: PMS_PRO_DPORT_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_PRO_DPORT_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_PRO_DPORT_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_PRO_AHB_ILG_INTR_MAP
    addr: 0x3f4c2138
    size_bits: 32
    description: PMS_PRO_AHB_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_PRO_AHB_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_PRO_AHB_ILG interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_PRO_CACHE_ILG_INTR_MAP
    addr: 0x3f4c213c
    size_bits: 32
    description: PMS_PRO_CACHE_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_PRO_CACHE_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_PRO_CACHE_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_DMA_APB_I_ILG_INTR_MAP
    addr: 0x3f4c2140
    size_bits: 32
    description: PMS_DMA_APB_I_ILG  interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_DMA_APB_I_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_DMA_APB_I_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_DMA_RX_I_ILG_INTR_MAP
    addr: 0x3f4c2144
    size_bits: 32
    description: PMS_DMA_RX_I_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_DMA_RX_I_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_DMA_RX_I_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_PMS_DMA_TX_I_ILG_INTR_MAP
    addr: 0x3f4c2148
    size_bits: 32
    description: PMS_DMA_TX_I_ILG interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_PMS_DMA_TX_I_ILG_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map PMS_DMA_TX_I_ILG interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_MEM_REJECT_INTR_MAP
    addr: 0x3f4c214c
    size_bits: 32
    description: SPI_MEM_REJECT_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_MEM_REJECT_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI_MEM_REJECT_INTR interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DMA_COPY_INTR_MAP
    addr: 0x3f4c2150
    size_bits: 32
    description: DMA_COPY_INTR interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_DMA_COPY_INTR_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map DMA_COPY_INTR interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI4_DMA_INT_MAP
    addr: 0x3f4c2154
    size_bits: 32
    description: SPI4_DMA_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI4_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI4_DMA_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_SPI_INTR_4_MAP
    addr: 0x3f4c2158
    size_bits: 32
    description: SPI_INTR_4 interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_SPI_INTR_4_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map SPI_INTR_4 interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_PRELOAD_INT_MAP
    addr: 0x3f4c215c
    size_bits: 32
    description: DCACHE_PRELOAD_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_DCACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map DCACHE_PRELOAD_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_PRELOAD_INT_MAP
    addr: 0x3f4c2160
    size_bits: 32
    description: ICACHE_PRELOAD_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_ICACHE_PRELOAD_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map ICACHE_PRELOAD_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_APB_ADC_INT_MAP
    addr: 0x3f4c2164
    size_bits: 32
    description: APB_ADC_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_APB_ADC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map APB_ADC_INT interrupt signal to one
        of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CRYPTO_DMA_INT_MAP
    addr: 0x3f4c2168
    size_bits: 32
    description: CRYPTO_DMA_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CRYPTO_DMA_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CRYPTO_DMA_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CPU_PERI_ERROR_INT_MAP
    addr: 0x3f4c216c
    size_bits: 32
    description: CPU_PERI_ERROR_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_CPU_PERI_ERROR_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map CPU_PERI_ERROR_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_APB_PERI_ERROR_INT_MAP
    addr: 0x3f4c2170
    size_bits: 32
    description: APB_PERI_ERROR_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_APB_PERI_ERROR_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map APB_PERI_ERROR_INT interrupt signal
        to one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DCACHE_SYNC_INT_MAP
    addr: 0x3f4c2174
    size_bits: 32
    description: DCACHE_SYNC_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_DCACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map DCACHE_SYNC_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_ICACHE_SYNC_INT_MAP
    addr: 0x3f4c2178
    size_bits: 32
    description: ICACHE_SYNC_INT interrupt configuration register
    reset_value: 0x10
    fields:
    - !Field
      name: PRO_ICACHE_SYNC_INT_MAP
      bit_offset: 0
      bit_width: 5
      description: This register is used to map ICACHE_SYNC_INT interrupt signal to
        one of the CPU interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_INTR_STATUS_REG_0
    addr: 0x3f4c217c
    size_bits: 32
    description: Interrupt status register 0
    fields:
    - !Field
      name: PRO_INTR_STATUS_0
      bit_offset: 0
      bit_width: 32
      description: This register stores the status of the first 32 input interrupt
        sources.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_INTR_STATUS_REG_1
    addr: 0x3f4c2180
    size_bits: 32
    description: Interrupt status register 1
    fields:
    - !Field
      name: PRO_INTR_STATUS_1
      bit_offset: 0
      bit_width: 32
      description: This register stores the status of the second 32 input interrupt
        sources.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_INTR_STATUS_REG_2
    addr: 0x3f4c2184
    size_bits: 32
    description: Interrupt status register 2
    fields:
    - !Field
      name: PRO_INTR_STATUS_2
      bit_offset: 0
      bit_width: 32
      description: This register stores the status of the last 31 input interrupt
        sources.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x3f4c2188
    size_bits: 32
    description: NMI interrupt signals mask register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: 'This bit is used to enable or disable the clock of interrupt matrix.
        1: enable the clock. 0: disable the clock.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_NMI_MASK_HW
      bit_offset: 1
      bit_width: 1
      description: This bit is used to disable all NMI interrupt signals to CPU.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4c2ffc
    size_bits: 32
    description: Version control register
    reset_value: 0x1904180
    fields:
    - !Field
      name: INTERRUPT_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: This is the version register.
      read_allowed: true
      write_allowed: true
- !Module
  name: IO_MUX
  description: Input/Output Multiplexer
  base_addr: 0x3f409000
  size: 0x100
  registers:
  - !Register
    name: PIN_CTRL
    addr: 0x3f409000
    size_bits: 32
    description: Clock output configuration register
    reset_value: 0x27ff
    fields:
    - !Field
      name: PIN_CLK_OUT1
      bit_offset: 0
      bit_width: 4
      description: Configure this register to 0, then output clock i2s0 to CLK_OUT1.
        The CLK_OUT1 can be found in IO_MUX Pad List.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CLK_OUT2
      bit_offset: 4
      bit_width: 4
      description: Configure this register to 0, then output clock i2s0 to CLK_OUT2.
        The CLK_OUT2 can be found in IO_MUX Pad List.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PIN_CLK_OUT3
      bit_offset: 8
      bit_width: 4
      description: Configure this register to 0, then output clock i2s0 to CLK_OUT3.
        The CLK_OUT3 can be found in IO_MUX Pad List.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWITCH_PRT_NUM
      bit_offset: 12
      bit_width: 3
      description: IO pad power switch delay, delay unit is one APB clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD_POWER_CTRL
      bit_offset: 15
      bit_width: 1
      description: 'Select power voltage for GPIO33 ~ GPIO37. 1: select VDD_SPI 1.8
        V. 0: select VDD3P3_CPU 3.3 V.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO0
    addr: 0x3f409004
    size_bits: 32
    description: Configuration register for pad GPIO0
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO1
    addr: 0x3f409008
    size_bits: 32
    description: Configuration register for pad GPIO1
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO2
    addr: 0x3f40900c
    size_bits: 32
    description: Configuration register for pad GPIO2
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO3
    addr: 0x3f409010
    size_bits: 32
    description: Configuration register for pad GPIO3
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO4
    addr: 0x3f409014
    size_bits: 32
    description: Configuration register for pad GPIO4
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO5
    addr: 0x3f409018
    size_bits: 32
    description: Configuration register for pad GPIO5
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO6
    addr: 0x3f40901c
    size_bits: 32
    description: Configuration register for pad GPIO6
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO7
    addr: 0x3f409020
    size_bits: 32
    description: Configuration register for pad GPIO7
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO8
    addr: 0x3f409024
    size_bits: 32
    description: Configuration register for pad GPIO8
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO9
    addr: 0x3f409028
    size_bits: 32
    description: Configuration register for pad GPIO9
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO10
    addr: 0x3f40902c
    size_bits: 32
    description: Configuration register for pad GPIO10
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO11
    addr: 0x3f409030
    size_bits: 32
    description: Configuration register for pad GPIO11
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO12
    addr: 0x3f409034
    size_bits: 32
    description: Configuration register for pad GPIO12
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO13
    addr: 0x3f409038
    size_bits: 32
    description: Configuration register for pad GPIO13
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO14
    addr: 0x3f40903c
    size_bits: 32
    description: Configuration register for pad GPIO14
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32K_P
    addr: 0x3f409040
    size_bits: 32
    description: Configuration register for pad XTAL_32K_P
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32K_N
    addr: 0x3f409044
    size_bits: 32
    description: Configuration register for pad XTAL_32K_N
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAC_1
    addr: 0x3f409048
    size_bits: 32
    description: Configuration register for pad DAC_1
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAC_2
    addr: 0x3f40904c
    size_bits: 32
    description: Configuration register for pad DAC_2
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO19
    addr: 0x3f409050
    size_bits: 32
    description: Configuration register for pad GPIO19
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO20
    addr: 0x3f409054
    size_bits: 32
    description: Configuration register for pad GPIO20
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO21
    addr: 0x3f409058
    size_bits: 32
    description: Configuration register for pad GPIO21
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPICS1
    addr: 0x3f40906c
    size_bits: 32
    description: Configuration register for pad SPICS1
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPIHD
    addr: 0x3f409070
    size_bits: 32
    description: Configuration register for pad SPIHD
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPIWP
    addr: 0x3f409074
    size_bits: 32
    description: Configuration register for pad SPIWP
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPICS0
    addr: 0x3f409078
    size_bits: 32
    description: Configuration register for pad SPICS0
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPICLK
    addr: 0x3f40907c
    size_bits: 32
    description: Configuration register for pad SPICLK
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPIQ
    addr: 0x3f409080
    size_bits: 32
    description: Configuration register for pad SPIQ
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SPID
    addr: 0x3f409084
    size_bits: 32
    description: Configuration register for pad SPID
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_33
    addr: 0x3f409088
    size_bits: 32
    description: Configuration register for pad GPIO33
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_34
    addr: 0x3f40908c
    size_bits: 32
    description: Configuration register for pad GPIO34
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_35
    addr: 0x3f409090
    size_bits: 32
    description: Configuration register for pad GPIO35
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_36
    addr: 0x3f409094
    size_bits: 32
    description: Configuration register for pad GPIO36
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_37
    addr: 0x3f409098
    size_bits: 32
    description: Configuration register for pad GPIO37
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_38
    addr: 0x3f40909c
    size_bits: 32
    description: Configuration register for pad GPIO38
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MTCK
    addr: 0x3f4090a0
    size_bits: 32
    description: Configuration register for pad MTCK
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MTDO
    addr: 0x3f4090a4
    size_bits: 32
    description: Configuration register for pad MTDO
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MTDI
    addr: 0x3f4090a8
    size_bits: 32
    description: Configuration register for pad MTDI
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MTMS
    addr: 0x3f4090ac
    size_bits: 32
    description: Configuration register for pad MTMS
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0TXD
    addr: 0x3f4090b0
    size_bits: 32
    description: Configuration register for pad U0TXD
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0RXD
    addr: 0x3f4090b4
    size_bits: 32
    description: Configuration register for pad U0RXD
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_45
    addr: 0x3f4090b8
    size_bits: 32
    description: Configuration register for pad GPIO45
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPIO_46
    addr: 0x3f4090bc
    size_bits: 32
    description: Configuration register for pad GPIO46
    reset_value: 0xb00
    fields:
    - !Field
      name: MCU_OE
      bit_offset: 0
      bit_width: 1
      description: 'Output enable of the pad in sleep mode. 1: Output enabled. 0:
        Output disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 1
      bit_width: 1
      description: Sleep mode selection of this pad. Set to 1 to put the pad in sleep
        mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPD
      bit_offset: 2
      bit_width: 1
      description: 'Pull-down enable of the pad in sleep mode. 1: Internal pull-down
        enabled. 0: internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_WPU
      bit_offset: 3
      bit_width: 1
      description: 'Pull-up enable of the pad during sleep mode. 1: Internal pull-up
        enabled. 0: Internal pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_IE
      bit_offset: 4
      bit_width: 1
      description: 'Input enable of the pad during sleep mode. 1: Input enabled. 0:
        Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPD
      bit_offset: 7
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: Internal pull-down enabled. 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_WPU
      bit_offset: 8
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: Internal pull-up enabled. 0: Internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_IE
      bit_offset: 9
      bit_width: 1
      description: 'Input enable of the pad. 1: Input enabled. 0: Input disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_DRV
      bit_offset: 10
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA. 1: ~10 mA. 2:
        ~20 mA. 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MCU_SEL
      bit_offset: 12
      bit_width: 3
      description: 'Select IO MUX function for this signal. 0: Select Function 1.
        1: Select Function 2, etc.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN
      bit_offset: 15
      bit_width: 1
      description: 'Enable filter for pin input signals. 1: Filter enabled. 2: Filter
        disabled.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4090fc
    size_bits: 32
    description: Version control register
    reset_value: 0x1907160
    fields:
    - !Field
      name: VERSION
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: LEDC
  description: LED PWM (Pulse Width Modulation) Controller
  base_addr: 0x3f419000
  size: 0x100
  registers:
  - !Register
    name: INT_RAW
    addr: 0x3f4190c0
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: TIMER0_OVF_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: Triggered when the timer0 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_OVF_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: Triggered when the timer1 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_OVF_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: Triggered when the timer2 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER3_OVF_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: Triggered when the timer3 has reached its maximum counter value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH0_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: Interrupt raw bit for channel 0. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH1_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: Interrupt raw bit for channel 1. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH2_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: Interrupt raw bit for channel 2. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH3_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: Interrupt raw bit for channel 3. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH4_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: Interrupt raw bit for channel 4. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH5_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: Interrupt raw bit for channel 5. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH6_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: Interrupt raw bit for channel 6. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH7_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: Interrupt raw bit for channel 7. Triggered when the gradual change
        of duty has finished.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH0_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: Interrupt raw bit for channel 0. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH1_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: Interrupt raw bit for channel 1. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH2_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: Interrupt raw bit for channel 2. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH3_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: Interrupt raw bit for channel 3. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH3.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH4_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: Interrupt raw bit for channel 4. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH4.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH5_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: Interrupt raw bit for channel 5. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH5.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH6_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: Interrupt raw bit for channel 6. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH6.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH7_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: Interrupt raw bit for channel 7. Triggered when the ovf_cnt has
        reached the value specified by LEDC_OVF_NUM_CH7.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f4190c4
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: TIMER0_OVF_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT
        interrupt when LEDC_TIMER0_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER1_OVF_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT
        interrupt when LEDC_TIMER1_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER2_OVF_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT
        interrupt when LEDC_TIMER2_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER3_OVF_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT
        interrupt when LEDC_TIMER3_OVF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH0_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT
        interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH1_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT
        interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH2_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT
        interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH3_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT
        interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH4_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT
        interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH5_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT
        interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH6_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH6_INT
        interrupt when LEDC_DUTY_CHNG_END_CH6_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DUTY_CHNG_END_CH7_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH7_INT
        interrupt when LEDC_DUTY_CHNG_END_CH7_INT_ENAIS set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH0_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT
        interrupt when LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH1_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT
        interrupt when LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH2_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT
        interrupt when LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH3_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT
        interrupt when LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH4_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT
        interrupt when LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH5_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT
        interrupt when LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH6_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH6_INT
        interrupt when LEDC_OVF_CNT_CH6_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVF_CNT_CH7_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the masked interrupt status bit for the LEDC_OVF_CNT_CH7_INT
        interrupt when LEDC_OVF_CNT_CH7_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f4190c8
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: TIMER0_OVF_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER1_OVF_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER2_OVF_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER3_OVF_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH0_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH1_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH2_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH3_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH4_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH5_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH6_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH7_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH0_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH1_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH2_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH3_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH4_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH5_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH6_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH6_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_CH7_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The interrupt enable bit for the LEDC_OVF_CNT_CH7_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f4190cc
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: TIMER0_OVF_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER1_OVF_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER2_OVF_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIMER3_OVF_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH0_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH1_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH2_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH3_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH4_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH5_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH6_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH6_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DUTY_CHNG_END_CH7_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the LEDC_DUTY_CHNG_END_CH7_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH0_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH1_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH2_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH3_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH4_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH5_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH6_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH6_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_CH7_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the LEDC_OVF_CNT_CH7_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONF
    addr: 0x3f4190d0
    size_bits: 32
    description: Global ledc configuration register
    fields:
    - !Field
      name: APB_CLK_SEL
      bit_offset: 0
      bit_width: 2
      description: 'This bit is used to select clock source for the 4 timers . 1:
        APB_CLK. 2: RTC8M_CLK. 3: XTAL_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'This bit is used to control clock. 1: Force clock on for register.
        0: Support clock only when application writes registers.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4190fc
    size_bits: 32
    description: Version control register
    reset_value: 0x19072601
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_CONF0
    addr: 0x3f419000
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1_CONF0
    addr: 0x3f419014
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2_CONF0
    addr: 0x3f419028
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3_CONF0
    addr: 0x3f41903c
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4_CONF0
    addr: 0x3f419050
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5_CONF0
    addr: 0x3f419064
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6_CONF0
    addr: 0x3f419078
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7_CONF0
    addr: 0x3f41908c
    size_bits: 32
    description: Configuration register 0 for channel %s
    fields:
    - !Field
      name: TIMER_SEL_CH0
      bit_offset: 0
      bit_width: 2
      description: 'This field is used to select one of timers for channel %s.


        0: select timer 0.


        1: select timer 1.


        2: select timer 2.


        3: select timer 3.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIG_OUT_EN_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable signal output on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_LV_CH0
      bit_offset: 3
      bit_width: 1
      description: This bit is used to control the output value when channel %s is
        inactive.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARA_UP_CH0
      bit_offset: 4
      bit_width: 1
      description: This bit is used to update register LEDC_CH%s_HPOINT and LEDC_CH%s_DUTY
        for channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_NUM_CH0
      bit_offset: 5
      bit_width: 10
      description: This register is used to configure the maximum times of overflow
        minus 1. The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel
        %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_EN_CH0
      bit_offset: 15
      bit_width: 1
      description: This bit is used to enable the ovf_cnt of channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset the ovf_cnt of channel %s.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OVF_CNT_RESET_ST_CH0
      bit_offset: 17
      bit_width: 1
      description: This is the status bit of LEDC_OVF_CNT_RESET_CH%s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0_HPOINT
    addr: 0x3f419004
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_HPOINT
    addr: 0x3f419018
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_HPOINT
    addr: 0x3f41902c
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_HPOINT
    addr: 0x3f419040
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_HPOINT
    addr: 0x3f419054
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_HPOINT
    addr: 0x3f419068
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_HPOINT
    addr: 0x3f41907c
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_HPOINT
    addr: 0x3f419090
    size_bits: 32
    description: High point register for channel %s
    fields:
    - !Field
      name: HPOINT_CH0
      bit_offset: 0
      bit_width: 14
      description: The output value changes to high when the selected timers has reached
        the value specified by this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_DUTY
    addr: 0x3f419008
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_DUTY
    addr: 0x3f41901c
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_DUTY
    addr: 0x3f419030
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_DUTY
    addr: 0x3f419044
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_DUTY
    addr: 0x3f419058
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_DUTY
    addr: 0x3f41906c
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_DUTY
    addr: 0x3f419080
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_DUTY
    addr: 0x3f419094
    size_bits: 32
    description: Initial duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_CH0
      bit_offset: 0
      bit_width: 19
      description: This register is used to change the output duty by controlling
        the Lpoint. The output value turns to low when the selected timers has reached
        the Lpoint.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_CONF1
    addr: 0x3f41900c
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_CONF1
    addr: 0x3f419020
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_CONF1
    addr: 0x3f419034
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_CONF1
    addr: 0x3f419048
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH4_CONF1
    addr: 0x3f41905c
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH5_CONF1
    addr: 0x3f419070
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH6_CONF1
    addr: 0x3f419084
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH7_CONF1
    addr: 0x3f419098
    size_bits: 32
    description: Configuration register 1 for channel %s
    reset_value: 0x40000000
    fields:
    - !Field
      name: DUTY_SCALE_CH0
      bit_offset: 0
      bit_width: 10
      description: This register is used to configure the changing step scale of duty
        on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_CYCLE_CH0
      bit_offset: 10
      bit_width: 10
      description: The duty will change every LEDC_DUTY_CYCLE_CH%s on channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_NUM_CH0
      bit_offset: 20
      bit_width: 10
      description: This register is used to control the number of times the duty cycle
        will be changed.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_INC_CH0
      bit_offset: 30
      bit_width: 1
      description: 'This register is used to increase or decrease the duty of output
        signal on channel %s. 1: Increase. 0: Decrease.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUTY_START_CH0
      bit_offset: 31
      bit_width: 1
      description: Other configured fields in LEDC_CH%s_CONF1_REG will start to take
        effect when this bit is set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_DUTY_R
    addr: 0x3f419010
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1_DUTY_R
    addr: 0x3f419024
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2_DUTY_R
    addr: 0x3f419038
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3_DUTY_R
    addr: 0x3f41904c
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH4_DUTY_R
    addr: 0x3f419060
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH5_DUTY_R
    addr: 0x3f419074
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH6_DUTY_R
    addr: 0x3f419088
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH7_DUTY_R
    addr: 0x3f41909c
    size_bits: 32
    description: Current duty cycle for channel %s
    fields:
    - !Field
      name: DUTY_R_CH0
      bit_offset: 0
      bit_width: 19
      description: This register stores the current duty of output signal on channel
        %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER0_CONF
    addr: 0x3f4190a0
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: This register is used to configure the divisor for the divider
        in timer %s. The least significant eight bits represent the fractional part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER1_CONF
    addr: 0x3f4190a8
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: This register is used to configure the divisor for the divider
        in timer %s. The least significant eight bits represent the fractional part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER2_CONF
    addr: 0x3f4190b0
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: This register is used to configure the divisor for the divider
        in timer %s. The least significant eight bits represent the fractional part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER3_CONF
    addr: 0x3f4190b8
    size_bits: 32
    description: Timer %s configuration
    reset_value: 0x800000
    fields:
    - !Field
      name: TIMER0_DUTY_RES
      bit_offset: 0
      bit_width: 4
      description: This register is used to control the range of the counter in timer
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DIV_TIMER0
      bit_offset: 4
      bit_width: 18
      description: This register is used to configure the divisor for the divider
        in timer %s. The least significant eight bits represent the fractional part.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PAUSE
      bit_offset: 22
      bit_width: 1
      description: This bit is used to suspend the counter in timer %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_RST
      bit_offset: 23
      bit_width: 1
      description: This bit is used to reset timer %s. The counter will show 0 after
        reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_SEL_TIMER0
      bit_offset: 24
      bit_width: 1
      description: 'This bit is used to select clock for timer %s. When this bit is
        set to 1 LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may
        be not accurate. 0: LEDC_PWM_CLK. 1: REF_TICK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER0_PARA_UP
      bit_offset: 25
      bit_width: 1
      description: Set this bit to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIMER0_VALUE
    addr: 0x3f4190a4
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER1_VALUE
    addr: 0x3f4190ac
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER2_VALUE
    addr: 0x3f4190b4
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIMER3_VALUE
    addr: 0x3f4190bc
    size_bits: 32
    description: Timer %s current counter value
    fields:
    - !Field
      name: TIMER0_CNT
      bit_offset: 0
      bit_width: 14
      description: This register stores the current counter value of timer %s.
      read_allowed: true
      write_allowed: false
- !Module
  name: PCNT
  description: Pulse Count Controller
  base_addr: 0x3f417000
  size: 0x100
  registers:
  - !Register
    name: INT_RAW
    addr: 0x3f417040
    size_bits: 32
    description: Interrupt raw status register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f417044
    size_bits: 32
    description: Interrupt status register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U2_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT
        interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_EVENT_U3_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT
        interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f417048
    size_bits: 32
    description: Interrupt enable register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f41704c
    size_bits: 32
    description: Interrupt clear register
    fields:
    - !Field
      name: CNT_THR_EVENT_U0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U2_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CNT_THR_EVENT_U3_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f417060
    size_bits: 32
    description: Control register for all counters
    reset_value: 0x55
    fields:
    - !Field
      name: PULSE_CNT_RST_U0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear unit 0's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to freeze unit 1's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U1
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear unit 2's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U1
      bit_offset: 3
      bit_width: 1
      description: Set this bit to freeze unit 3's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U2
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear unit 4's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U2
      bit_offset: 5
      bit_width: 1
      description: Set this bit to freeze unit 5's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_CNT_RST_U3
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear unit 6's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_PAUSE_U3
      bit_offset: 7
      bit_width: 1
      description: Set this bit to freeze unit 7's counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 16
      bit_width: 1
      description: 'The registers clock gate enable signal of PCNT module. 1: the
        registers can be read and written by application. 0: the registers can not
        be read or written by application'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4170fc
    size_bits: 32
    description: PCNT version control register
    reset_value: 0x19072601
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the PCNT version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF0
    addr: 0x3f417000
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U0
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.

        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U0
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U0
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U0
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U0
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U0
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U0
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U0
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U0
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U0
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U0
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U0
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U0
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U0
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U0
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF0
    addr: 0x3f41700c
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U0
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.

        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U0
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U0
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U0
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U0
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U0
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U0
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U0
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U0
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U0
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U0
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U0
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U0
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U0
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U0
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF0
    addr: 0x3f417018
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U0
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.

        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U0
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U0
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U0
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U0
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U0
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U0
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U0
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U0
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U0
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U0
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U0
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U0
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U0
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U0
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF0
    addr: 0x3f417024
    size_bits: 32
    description: Configuration register 0 for unit %s
    reset_value: 0x3c10
    fields:
    - !Field
      name: FILTER_THRES_U0
      bit_offset: 0
      bit_width: 10
      description: 'This sets the maximum threshold, in APB_CLK cycles, for the filter.

        Any pulses with width less than this will be ignored when the filter is enabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILTER_EN_U0
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for unit %s's input filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_ZERO_EN_U0
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for unit %s's zero comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_H_LIM_EN_U0
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for unit %s's thr_h_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_L_LIM_EN_U0
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for unit %s's thr_l_lim comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES0_EN_U0
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for unit %s's thres0 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: THR_THRES1_EN_U0
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for unit %s's thres1 comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_NEG_MODE_U0
      bit_offset: 16
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a negative edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_POS_MODE_U0
      bit_offset: 18
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        0 detects a positive edge.

        1: Increase the counter. 2: Decrease the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_HCTRL_MODE_U0
      bit_offset: 20
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_LCTRL_MODE_U0
      bit_offset: 22
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_NEG_MODE_U0
      bit_offset: 24
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a negative edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_POS_MODE_U0
      bit_offset: 26
      bit_width: 2
      description: 'This register sets the behavior when the signal input of channel
        1 detects a positive edge.

        1: Increment the counter. 2: Decrement the counter. 0, 3: No effect on counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_HCTRL_MODE_U0
      bit_offset: 28
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is high.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_LCTRL_MODE_U0
      bit_offset: 30
      bit_width: 2
      description: 'This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings
        will be modified when the control signal is low.

        0: No modification. 1: Invert behavior (increase -> decrease, decrease ->
        increase). 2, 3: Inhibit counter modification.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF1
    addr: 0x3f417004
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF1
    addr: 0x3f417010
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF1
    addr: 0x3f41701c
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF1
    addr: 0x3f417028
    size_bits: 32
    description: Configuration register 1 for unit %s
    fields:
    - !Field
      name: CNT_THRES0_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thres0 value for unit %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_THRES1_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thres1 value for unit %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CONF2
    addr: 0x3f417008
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U1_CONF2
    addr: 0x3f417014
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U2_CONF2
    addr: 0x3f417020
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U3_CONF2
    addr: 0x3f41702c
    size_bits: 32
    description: Configuration register 2 for unit %s
    fields:
    - !Field
      name: CNT_H_LIM_U0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure the thr_h_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_L_LIM_U0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure the thr_l_lim value for unit
        %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: U0_CNT
    addr: 0x3f417030
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U0
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U1_CNT
    addr: 0x3f417034
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U0
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_CNT
    addr: 0x3f417038
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U0
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_CNT
    addr: 0x3f41703c
    size_bits: 32
    description: Counter value for unit %s
    fields:
    - !Field
      name: PULSE_CNT_U0
      bit_offset: 0
      bit_width: 16
      description: This register stores the current pulse count value for unit %s.
      read_allowed: true
      write_allowed: false
  - !Register
    name: U0_STATUS
    addr: 0x3f417050
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U0
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U0
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U0
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U0
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U0
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U0
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U1_STATUS
    addr: 0x3f417054
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U0
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U0
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U0
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U0
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U0
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U0
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U2_STATUS
    addr: 0x3f417058
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U0
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U0
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U0
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U0
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U0
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U0
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: U3_STATUS
    addr: 0x3f41705c
    size_bits: 32
    description: PNCT UNIT%s status register
    fields:
    - !Field
      name: CNT_THR_ZERO_MODE_U0
      bit_offset: 0
      bit_width: 2
      description: 'The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse
        counter decreases from positive to 0. 1: pulse counter increases from negative
        to 0. 2: pulse counter is negative. 3: pulse counter is positive.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES1_LAT_U0
      bit_offset: 2
      bit_width: 1
      description: 'The latched value of thres1 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres1 and thres1
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_THRES0_LAT_U0
      bit_offset: 3
      bit_width: 1
      description: 'The latched value of thres0 event of PCNT_U%s when threshold event
        interrupt is valid. 1: the current pulse counter equals to thres0 and thres0
        event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_L_LIM_LAT_U0
      bit_offset: 4
      bit_width: 1
      description: 'The latched value of low limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_l_lim
        and low limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_H_LIM_LAT_U0
      bit_offset: 5
      bit_width: 1
      description: 'The latched value of high limit event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to thr_h_lim
        and high limit event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: CNT_THR_ZERO_LAT_U0
      bit_offset: 6
      bit_width: 1
      description: 'The latched value of zero threshold event of PCNT_U%s when threshold
        event interrupt is valid. 1: the current pulse counter equals to 0 and zero
        threshold event is valid. 0: others.'
      read_allowed: true
      write_allowed: false
- !Module
  name: PMS
  description: Permissions Controller
  base_addr: 0x3f4c1000
  size: 0x1000
  registers:
  - !Register
    name: SDIO_0
    addr: 0x3f4c1000
    size_bits: 32
    description: SDIO permission control register 0.
    fields:
    - !Field
      name: SDIO_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks SDIO permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_1
    addr: 0x3f4c1004
    size_bits: 32
    description: SDIO permission control register 1.
    fields:
    - !Field
      name: SDIO_DISABLE
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 disables the SDIO function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_DUMP_0
    addr: 0x3f4c1008
    size_bits: 32
    description: MAC dump permission control register 0.
    fields:
    - !Field
      name: MAC_DUMP_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks MAC dump permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_DUMP_1
    addr: 0x3f4c100c
    size_bits: 32
    description: MAC dump permission control register 1.
    reset_value: 0xe4
    fields:
    - !Field
      name: MAC_DUMP_CONNECT
      bit_offset: 0
      bit_width: 12
      description: Configure MAC dump connection.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_IRAM0_0
    addr: 0x3f4c1010
    size_bits: 32
    description: IBUS permission control register 0.
    fields:
    - !Field
      name: PRO_IRAM0_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks IBUS permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_IRAM0_1
    addr: 0x3f4c1014
    size_bits: 32
    description: IBUS permission control register 1.
    reset_value: 0xfff
    fields:
    - !Field
      name: PRO_IRAM0_SRAM_0_F
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_0_R
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_0_W
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_1_F
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_1_R
      bit_offset: 4
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_1_W
      bit_offset: 5
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_2_F
      bit_offset: 6
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_2_R
      bit_offset: 7
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_2_W
      bit_offset: 8
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_3_F
      bit_offset: 9
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_3_R
      bit_offset: 10
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_3_W
      bit_offset: 11
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_IRAM0_2
    addr: 0x3f4c1018
    size_bits: 32
    description: IBUS permission control register 2.
    reset_value: 0x7e0000
    fields:
    - !Field
      name: PRO_IRAM0_SRAM_4_SPLTADDR
      bit_offset: 0
      bit_width: 17
      description: Configure the split address of SRAM Block 4-21 for IBUS access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_L_F
      bit_offset: 17
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_L_R
      bit_offset: 18
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 4-21 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_L_W
      bit_offset: 19
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 4-21 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_H_F
      bit_offset: 20
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch SRAM Block 4-21 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_H_R
      bit_offset: 21
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read SRAM Block 4-21 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_SRAM_4_H_W
      bit_offset: 22
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write SRAM Block 4-21 high
        address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_IRAM0_3
    addr: 0x3f4c101c
    size_bits: 32
    description: IBUS permission control register 3.
    reset_value: 0x1f800
    fields:
    - !Field
      name: PRO_IRAM0_RTCFAST_SPLTADDR
      bit_offset: 0
      bit_width: 11
      description: Configure the split address of RTC FAST for IBUS access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_L_F
      bit_offset: 11
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_L_R
      bit_offset: 12
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_L_W
      bit_offset: 13
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_H_F
      bit_offset: 14
      bit_width: 1
      description: Setting to 1 grants IBUS permission to fetch RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_H_R
      bit_offset: 15
      bit_width: 1
      description: Setting to 1 grants IBUS permission to read RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_RTCFAST_H_W
      bit_offset: 16
      bit_width: 1
      description: Setting to 1 grants IBUS permission to write RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_IRAM0_4
    addr: 0x3f4c1020
    size_bits: 32
    description: IBUS permission control register 4.
    fields:
    - !Field
      name: PRO_IRAM0_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for IBUS access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for IBUS access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_IRAM0_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: IBUS access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_IRAM0_5
    addr: 0x3f4c1024
    size_bits: 32
    description: IBUS status register.
    fields:
    - !Field
      name: PRO_IRAM0_ILG_ST
      bit_offset: 0
      bit_width: 22
      description: 'Record the illegitimate information of IBUS. [21:2]: store the
        bits [21:2] of IBUS address. [1]: 1 means data access, 0 means instruction
        access. [0]: 1 means write operation, 0 means read operation.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DRAM0_0
    addr: 0x3f4c1028
    size_bits: 32
    description: DBUS permission control register 0.
    fields:
    - !Field
      name: PRO_DRAM0_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks DBUS0 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DRAM0_1
    addr: 0x3f4c102c
    size_bits: 32
    description: DBUS permission control register 1.
    reset_value: 0x1e0000ff
    fields:
    - !Field
      name: PRO_DRAM0_SRAM_0_R
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_0_W
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_1_R
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_1_W
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_2_R
      bit_offset: 4
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_2_W
      bit_offset: 5
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_3_R
      bit_offset: 6
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_3_W
      bit_offset: 7
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_4_SPLTADDR
      bit_offset: 8
      bit_width: 17
      description: Configure the split address of SRAM Block 4-21 for DBUS0 access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_4_L_R
      bit_offset: 25
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_4_L_W
      bit_offset: 26
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_4_H_R
      bit_offset: 27
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read SRAM Block 4-21 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_SRAM_4_H_W
      bit_offset: 28
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write SRAM Block 4-21 high
        address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DRAM0_2
    addr: 0x3f4c1030
    size_bits: 32
    description: DBUS permission control register 2.
    reset_value: 0x7800
    fields:
    - !Field
      name: PRO_DRAM0_RTCFAST_SPLTADDR
      bit_offset: 0
      bit_width: 11
      description: Configure the split address of RTC FAST for DBUS0 access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_RTCFAST_L_R
      bit_offset: 11
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_RTCFAST_L_W
      bit_offset: 12
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_RTCFAST_H_R
      bit_offset: 13
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to read RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_RTCFAST_H_W
      bit_offset: 14
      bit_width: 1
      description: Setting to 1 grants DBUS0 permission to write RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DRAM0_3
    addr: 0x3f4c1034
    size_bits: 32
    description: DBUS permission control register 3.
    fields:
    - !Field
      name: PRO_DRAM0_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for DBUS0 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for DBUS0 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DRAM0_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: DBUS0 access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DRAM0_4
    addr: 0x3f4c1038
    size_bits: 32
    description: DBUS status register.
    fields:
    - !Field
      name: PRO_DRAM0_ILG_ST
      bit_offset: 0
      bit_width: 26
      description: 'Record the illegitimate information of DBUS. [25:6]: store the
        bits [21:2] of DBUS address. [5]: 1 means atomic access, 0 means nonatomic
        access. [4]: 1 means write operation, 0 means read operation. [3:0]: DBUS0
        bus byte enables.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DPORT_0
    addr: 0x3f4c103c
    size_bits: 32
    description: PeriBus1 permission control register 0.
    fields:
    - !Field
      name: PRO_DPORT_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks PeriBus1 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_1
    addr: 0x3f4c1040
    size_bits: 32
    description: PeriBus1 permission control register 1.
    reset_value: 0xf000
    fields:
    - !Field
      name: PRO_DPORT_APB_PERIPHERAL_FORBID
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 denies PeriBus1 bus???s access to APB peripheral.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RTCSLOW_SPLTADDR
      bit_offset: 1
      bit_width: 11
      description: Configure the split address of RTC FAST for PeriBus1 access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RTCSLOW_L_R
      bit_offset: 12
      bit_width: 1
      description: Setting to 1 grants PeriBus1 permission to read RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RTCSLOW_L_W
      bit_offset: 13
      bit_width: 1
      description: Setting to 1 grants PeriBus1 permission to write RTC FAST low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RTCSLOW_H_R
      bit_offset: 14
      bit_width: 1
      description: Setting to 1 grants PeriBus1 permission to read RTC FAST high address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RTCSLOW_H_W
      bit_offset: 15
      bit_width: 1
      description: Setting to 1 grants PeriBus1 permission to write RTC FAST high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_RESERVE_FIFO_VALID
      bit_offset: 16
      bit_width: 4
      description: Configure whether to enable read protection for user-configured
        FIFO address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_2
    addr: 0x3f4c1044
    size_bits: 32
    description: PeriBus1 permission control register 2.
    fields:
    - !Field
      name: PRO_DPORT_RESERVE_FIFO_0
      bit_offset: 0
      bit_width: 18
      description: Configure read-protection address 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_3
    addr: 0x3f4c1048
    size_bits: 32
    description: PeriBus1 permission control register 3.
    fields:
    - !Field
      name: PRO_DPORT_RESERVE_FIFO_1
      bit_offset: 0
      bit_width: 18
      description: Configure read-protection address 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_4
    addr: 0x3f4c104c
    size_bits: 32
    description: PeriBus1 permission control register 4.
    fields:
    - !Field
      name: PRO_DPORT_RESERVE_FIFO_2
      bit_offset: 0
      bit_width: 18
      description: Configure read-protection address 2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_5
    addr: 0x3f4c1050
    size_bits: 32
    description: PeriBus1 permission control register 5.
    fields:
    - !Field
      name: PRO_DPORT_RESERVE_FIFO_3
      bit_offset: 0
      bit_width: 18
      description: Configure read-protection address 3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_DPORT_6
    addr: 0x3f4c1054
    size_bits: 32
    description: PeriBus1 permission control register 6.
    fields:
    - !Field
      name: PRO_DPORT_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for PeriBus1 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for PeriBus1 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DPORT_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: PeriBus1 access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_DPORT_7
    addr: 0x3f4c1058
    size_bits: 32
    description: PeriBus1 status register.
    fields:
    - !Field
      name: PRO_DPORT_ILG_ST
      bit_offset: 0
      bit_width: 26
      description: 'Record the illegitimate information of PeriBus1. [25:6]: store
        the bits [21:2] of PeriBus1 address. [5]: 1 means atomic access, 0 means nonatomic
        access. [4]: if bits [31:22] of PeriBus1 address are 0xfd, then the bit value
        is 1, otherwise it is 0. [3:0]: PeriBus1 byte enables.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_AHB_0
    addr: 0x3f4c105c
    size_bits: 32
    description: PeriBus2 permission control register 0.
    fields:
    - !Field
      name: PRO_AHB_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks PeriBus2 permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_AHB_1
    addr: 0x3f4c1060
    size_bits: 32
    description: PeriBus2 permission control register 1.
    reset_value: 0x1f800
    fields:
    - !Field
      name: PRO_AHB_RTCSLOW_0_SPLTADDR
      bit_offset: 0
      bit_width: 11
      description: Configure the split address of RTCSlow_0 for PeriBus2 access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_L_F
      bit_offset: 11
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_L_R
      bit_offset: 12
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to read RTCSlow_0 low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_L_W
      bit_offset: 13
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to write RTCSlow_0 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_H_F
      bit_offset: 14
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_0 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_H_R
      bit_offset: 15
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to read RTCSlow_0 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_0_H_W
      bit_offset: 16
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to write RTCSlow_0 high
        address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_AHB_2
    addr: 0x3f4c1064
    size_bits: 32
    description: PeriBus2 permission control register 2.
    reset_value: 0x1f800
    fields:
    - !Field
      name: PRO_AHB_RTCSLOW_1_SPLTADDR
      bit_offset: 0
      bit_width: 11
      description: Configure the split address of RTCSlow_1 for PeriBus2 access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_L_F
      bit_offset: 11
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_L_R
      bit_offset: 12
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to read RTCSlow_1 low address
        region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_L_W
      bit_offset: 13
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to write RTCSlow_1 low
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_H_F
      bit_offset: 14
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to fetch RTCSlow_1 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_H_R
      bit_offset: 15
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to read RTCSlow_1 high
        address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_RTCSLOW_1_H_W
      bit_offset: 16
      bit_width: 1
      description: Setting to 1 grants PeriBus2 permission to write RTCSlow_1 high
        address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_AHB_3
    addr: 0x3f4c1068
    size_bits: 32
    description: PeriBus2 permission control register 3.
    fields:
    - !Field
      name: PRO_AHB_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for PeriBus2 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for PeriBus2 access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_AHB_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: PeriBus2 access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_AHB_4
    addr: 0x3f4c106c
    size_bits: 32
    description: PeriBus2 status register.
    fields:
    - !Field
      name: PRO_AHB_ILG_ST
      bit_offset: 0
      bit_width: 32
      description: 'Record the illegitimate information of PeriBus2. [31:2]: store
        the bits [31:2] of PeriBus2 address. [1]: 1 means data access, 0 means instruction
        access. [0]: 1 means write operation, 0 means read operation.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_TRACE_0
    addr: 0x3f4c1070
    size_bits: 32
    description: Trace memory permission control register 0.
    fields:
    - !Field
      name: PRO_TRACE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks trace function permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_TRACE_1
    addr: 0x3f4c1074
    size_bits: 32
    description: Trace memory permission control register 1.
    fields:
    - !Field
      name: PRO_TRACE_DISABLE
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 disables the trace memory function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_0
    addr: 0x3f4c1078
    size_bits: 32
    description: Cache permission control register 0.
    fields:
    - !Field
      name: PRO_CACHE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks cache permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_1
    addr: 0x3f4c107c
    size_bits: 32
    description: Cache permission control register 1.
    fields:
    - !Field
      name: PRO_CACHE_CONNECT
      bit_offset: 0
      bit_width: 16
      description: Configure which SRAM Block will be occupied by Icache or Dcache.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_CACHE_2
    addr: 0x3f4c1080
    size_bits: 32
    description: Cache permission control register 2.
    fields:
    - !Field
      name: PRO_CACHE_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for cache access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for cache access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: Cache access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_3
    addr: 0x3f4c1084
    size_bits: 32
    description: Icache status register.
    fields:
    - !Field
      name: PRO_CACHE_ILG_ST_I
      bit_offset: 0
      bit_width: 17
      description: 'Record the illegitimate information of ICache to access memory.
        [16]: access enable, active low. [15:4]: store the bits [11:0] of address.
        [3:0]: Icache bus write byte enables, active low.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_CACHE_4
    addr: 0x3f4c1088
    size_bits: 32
    description: Dcache status register.
    fields:
    - !Field
      name: PRO_CACHE_ILG_ST_D
      bit_offset: 0
      bit_width: 17
      description: 'Record the illegitimate information of Dcache to access memory.
        [16]: access enable, active low. [15:4]: store the bits [11:0] of address.
        [3:0]: Dcache bus write byte enables, active low.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_APB_I_0
    addr: 0x3f4c108c
    size_bits: 32
    description: Internal DMA permission control register 0.
    fields:
    - !Field
      name: DMA_APB_I_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks internal DMA permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APB_I_1
    addr: 0x3f4c1090
    size_bits: 32
    description: Internal DMA permission control register 1.
    reset_value: 0x1e0000ff
    fields:
    - !Field
      name: DMA_APB_I_SRAM_0_R
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_0_W
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_1_R
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_1_W
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_2_R
      bit_offset: 4
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_2_W
      bit_offset: 5
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_3_R
      bit_offset: 6
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_3_W
      bit_offset: 7
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_4_SPLTADDR
      bit_offset: 8
      bit_width: 17
      description: Configure the split address of SRAM Block 4-21 for internal DMA
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_4_L_R
      bit_offset: 25
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        4-21 low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_4_L_W
      bit_offset: 26
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        4-21 low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_4_H_R
      bit_offset: 27
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to read SRAM Block
        4-21 high address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_SRAM_4_H_W
      bit_offset: 28
      bit_width: 1
      description: Setting to 1 grants internal DMA permission to write SRAM Block
        4-21 high address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_APB_I_2
    addr: 0x3f4c1094
    size_bits: 32
    description: Internal DMA permission control register 2.
    fields:
    - !Field
      name: DMA_APB_I_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for internal DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for internal DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_APB_I_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: Internal DMA access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_APB_I_3
    addr: 0x3f4c1098
    size_bits: 32
    description: Internal DMA status register.
    fields:
    - !Field
      name: DMA_APB_I_ILG_ST
      bit_offset: 0
      bit_width: 23
      description: 'Record the illegitimate information of Internal DMA. [22:6]: store
        the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then
        the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means
        read operation. [3:0]: Internal DMA bus byte enables.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RX_I_0
    addr: 0x3f4c109c
    size_bits: 32
    description: RX Copy DMA permission control register 0.
    fields:
    - !Field
      name: DMA_RX_I_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks RX Copy DMA permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_RX_I_1
    addr: 0x3f4c10a0
    size_bits: 32
    description: RX Copy DMA permission control register 1.
    reset_value: 0x1e0000ff
    fields:
    - !Field
      name: DMA_RX_I_SRAM_0_R
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_0_W
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_1_R
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_1_W
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_2_R
      bit_offset: 4
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_2_W
      bit_offset: 5
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_3_R
      bit_offset: 6
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_3_W
      bit_offset: 7
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_4_SPLTADDR
      bit_offset: 8
      bit_width: 17
      description: Configure the split address of SRAM Block 4-21 for RX Copy DMA
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_4_L_R
      bit_offset: 25
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21
        low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_4_L_W
      bit_offset: 26
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        4-21 low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_4_H_R
      bit_offset: 27
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to read SRAM Block 4-21
        high address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_SRAM_4_H_W
      bit_offset: 28
      bit_width: 1
      description: Setting to 1 grants RX Copy DMA permission to write SRAM Block
        4~21 high address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_RX_I_2
    addr: 0x3f4c10a4
    size_bits: 32
    description: RX Copy DMA permission control register 2.
    fields:
    - !Field
      name: DMA_RX_I_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for RX Copy DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for RX Copy DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_I_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: RX Copy DMA access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_RX_I_3
    addr: 0x3f4c10a8
    size_bits: 32
    description: RX Copy DMA status register.
    fields:
    - !Field
      name: DMA_RX_I_ILG_ST
      bit_offset: 0
      bit_width: 23
      description: 'Record the illegitimate information of RX Copy DMA. [22:6]: store
        the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then
        the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means
        read operation. [3:0]: RX Copy DMA bus byte enables.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TX_I_0
    addr: 0x3f4c10ac
    size_bits: 32
    description: TX Copy DMA permission control register 0.
    fields:
    - !Field
      name: DMA_TX_I_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks TX Copy DMA permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_TX_I_1
    addr: 0x3f4c10b0
    size_bits: 32
    description: TX Copy DMA permission control register 1.
    reset_value: 0x1e0000ff
    fields:
    - !Field
      name: DMA_TX_I_SRAM_0_R
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_0_W
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_1_R
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_1_W
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_2_R
      bit_offset: 4
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_2_W
      bit_offset: 5
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_3_R
      bit_offset: 6
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_3_W
      bit_offset: 7
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_4_SPLTADDR
      bit_offset: 8
      bit_width: 17
      description: Configure the split address of SRAM Block 4-21 for TX Copy DMA
        access.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_4_L_R
      bit_offset: 25
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21
        low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_4_L_W
      bit_offset: 26
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        4-21 low address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_4_H_R
      bit_offset: 27
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to read SRAM Block 4-21
        high address region.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_SRAM_4_H_W
      bit_offset: 28
      bit_width: 1
      description: Setting to 1 grants TX Copy DMA permission to write SRAM Block
        4-21 high address region.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_TX_I_2
    addr: 0x3f4c10b4
    size_bits: 32
    description: TX Copy DMA permission control register 2.
    fields:
    - !Field
      name: DMA_TX_I_ILG_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for TX Copy DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_ILG_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for TX Copy DMA access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_I_ILG_INTR
      bit_offset: 2
      bit_width: 1
      description: TX Copy DMA access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_TX_I_3
    addr: 0x3f4c10b8
    size_bits: 32
    description: TX Copy DMA status register.
    fields:
    - !Field
      name: DMA_TX_I_ILG_ST
      bit_offset: 0
      bit_width: 23
      description: 'Record the illegitimate information of TX Copy DMA. [22:6]: store
        the bits [18:2] of address. [5]: if bits [31:19] of address are 0x7ff, then
        the bit value is 1, otherwise it is 0. [4]: 1 means write operation, 0 means
        read operation. [3:0]: TX Copy DMA bus byte enables.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: PRO_BOOT_LOCATION_0
    addr: 0x3f4c10bc
    size_bits: 32
    description: Boot permission control register 0.
    fields:
    - !Field
      name: PRO_BOOT_LOCATION_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks boot remap permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRO_BOOT_LOCATION_1
    addr: 0x3f4c10c0
    size_bits: 32
    description: Boot permission control register 1.
    fields:
    - !Field
      name: PRO_BOOT_REMAP
      bit_offset: 0
      bit_width: 1
      description: If set to 1, enable boot remap function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SOURCE_0
    addr: 0x3f4c10c4
    size_bits: 32
    description: Cache access permission control register 0.
    fields:
    - !Field
      name: CACHE_SOURCE_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks cache access permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_SOURCE_1
    addr: 0x3f4c10c8
    size_bits: 32
    description: Cache access permission control register 1.
    fields:
    - !Field
      name: PRO_CACHE_I_SOURCE_PRO_IRAM1
      bit_offset: 0
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_I_SOURCE_PRO_IROM0
      bit_offset: 1
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_I_SOURCE_PRO_DROM0
      bit_offset: 2
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_D_SOURCE_PRO_DRAM0
      bit_offset: 3
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_D_SOURCE_PRO_DPORT
      bit_offset: 4
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_D_SOURCE_PRO_DROM0
      bit_offset: 5
      bit_width: 1
      description: xx
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_0
    addr: 0x3f4c10cc
    size_bits: 32
    description: Peripheral access permission control register 0.
    fields:
    - !Field
      name: APB_PERIPHERAL_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks TX Copy DMA permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_1
    addr: 0x3f4c10d0
    size_bits: 32
    description: Peripheral access permission control register 1.
    reset_value: 0x1
    fields:
    - !Field
      name: APB_PERIPHERAL_SPLIT_BURST
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 splits the data phase of the last access and the address
        phase of following access.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCCUPY_0
    addr: 0x3f4c10d4
    size_bits: 32
    description: Occupy permission control register 0.
    fields:
    - !Field
      name: OCCUPY_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks occupy permission control registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCCUPY_1
    addr: 0x3f4c10d8
    size_bits: 32
    description: Occupy permission control register 1.
    fields:
    - !Field
      name: OCCUPY_CACHE
      bit_offset: 0
      bit_width: 4
      description: Configure whether SRAM Block 0-3 is used as cache memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCCUPY_2
    addr: 0x3f4c10dc
    size_bits: 32
    description: Occupy permission control register 2.
    fields:
    - !Field
      name: OCCUPY_MAC_DUMP
      bit_offset: 0
      bit_width: 4
      description: Configure whether SRAM Block 18-21 is used as mac dump.
      read_allowed: true
      write_allowed: true
  - !Register
    name: OCCUPY_3
    addr: 0x3f4c10e0
    size_bits: 32
    description: Occupy permission control register 3.
    fields:
    - !Field
      name: OCCUPY_PRO_TRACE
      bit_offset: 0
      bit_width: 18
      description: Configure one block of SRAM Block 4-21 is used as trace memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_0
    addr: 0x3f4c10e4
    size_bits: 32
    description: Cache tag permission control register 0.
    fields:
    - !Field
      name: CACHE_TAG_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks cache tag permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_TAG_ACCESS_1
    addr: 0x3f4c10e8
    size_bits: 32
    description: Cache tag permission control register 1.
    fields:
    - !Field
      name: PRO_I_TAG_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 permits read access to Icache tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_I_TAG_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 permits write access to Icache tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_RD_ACS
      bit_offset: 2
      bit_width: 1
      description: Setting to 1 permits read access to Dcache tag memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_D_TAG_WR_ACS
      bit_offset: 3
      bit_width: 1
      description: Setting to 1 permits write access to Dcache tag memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_0
    addr: 0x3f4c10ec
    size_bits: 32
    description: Cache MMU permission control register 0.
    fields:
    - !Field
      name: CACHE_MMU_ACCESS_LOCK
      bit_offset: 0
      bit_width: 1
      description: Lock register. Setting to 1 locks cache MMU permission control
        registers.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_MMU_ACCESS_1
    addr: 0x3f4c10f0
    size_bits: 32
    description: Cache MMU permission control register 1.
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_MMU_RD_ACS
      bit_offset: 0
      bit_width: 1
      description: Setting to 1 permits read access to MMU memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_MMU_WR_ACS
      bit_offset: 1
      bit_width: 1
      description: Setting to 1 permits write access to MMU memory.
      read_allowed: true
      write_allowed: true
  - !Register
    name: APB_PERIPHERAL_INTR
    addr: 0x3f4c10f4
    size_bits: 32
    description: PeribBus2 permission control register.
    fields:
    - !Field
      name: APB_PERI_BYTE_ERROR_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for APB peripheral interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_PERI_BYTE_ERROR_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for APB peripheral access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_PERI_BYTE_ERROR_INTR
      bit_offset: 2
      bit_width: 1
      description: APB peripheral access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: APB_PERIPHERAL_STATUS
    addr: 0x3f4c10f8
    size_bits: 32
    description: PeribBus2 peripheral access status register.
    fields:
    - !Field
      name: APB_PERI_BYTE_ERROR_ADDR
      bit_offset: 0
      bit_width: 32
      description: Record the illegitimate address of  APB peripheral.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPU_PERIPHERAL_INTR
    addr: 0x3f4c10fc
    size_bits: 32
    description: PeribBus1 permission control register.
    fields:
    - !Field
      name: CPU_PERI_BYTE_ERROR_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear signal for CPU peripheral access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PERI_BYTE_ERROR_EN
      bit_offset: 1
      bit_width: 1
      description: The enable signal for CPU peripheral access interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_PERI_BYTE_ERROR_INTR
      bit_offset: 2
      bit_width: 1
      description: CPU peripheral access interrupt signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CPU_PERIPHERAL_STATUS
    addr: 0x3f4c1100
    size_bits: 32
    description: PeribBus1 peripheral access status register.
    fields:
    - !Field
      name: CPU_PERI_BYTE_ERROR_ADDR
      bit_offset: 0
      bit_width: 32
      description: Record the illegitimate address of CPU peripheral.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE_REG
    addr: 0x3f4c1104
    size_bits: 32
    description: Clock gate register of permission control.
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Enable the clock of permission control module when set to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4c1ffc
    size_bits: 32
    description: Version control register.
    reset_value: 0x1905090
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: RMT
  description: Remote Control Peripheral
  base_addr: 0x3f416000
  size: 0x100
  registers:
  - !Register
    name: INT_RAW
    addr: 0x3f416050
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: CH0_TX_END_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The interrupt raw bit for CHANNEL0. Triggered when transmission
        done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_RX_END_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The interrupt raw bit for CHANNEL0. Triggered when reception done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The interrupt raw bit for CHANNEL0. Triggered when error occurs.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The interrupt raw bit for CHANNEL1. Triggered when transmission
        done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_RX_END_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for CHANNEL1. Triggered when reception done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The interrupt raw bit for CHANNEL1. Triggered when error occurs.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_END_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The interrupt raw bit for CHANNEL2. Triggered when transmission
        done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The interrupt raw bit for CHANNEL2. Triggered when reception done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The interrupt raw bit for CHANNEL2. Triggered when error occurs.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_END_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: The interrupt raw bit for CHANNEL3. Triggered when transmission
        done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: The interrupt raw bit for CHANNEL3. Triggered when reception done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The interrupt raw bit for CHANNEL3. Triggered when error occurs.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The interrupt raw bit for CHANNEL0. Triggered when transmitter
        sent more data than configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The interrupt raw bit for CHANNEL1. Triggered when transmitter
        sent more data than configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_THR_EVENT_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The interrupt raw bit for CHANNEL2. Triggered when transmitter
        sent more data than configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_THR_EVENT_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for CHANNEL3. Triggered when transmitter
        sent more data than configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_LOOP_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: The interrupt raw bit for CHANNEL0. Triggered when the loop count
        reaches the configured threshold value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_LOOP_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: The interrupt raw bit for CHANNEL1. Triggered when the loop count
        reaches the configured threshold value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_LOOP_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: The interrupt raw bit for CHANNEL2. Triggered when the loop count
        reaches the configured threshold value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_LOOP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: The interrupt raw bit for CHANNEL3. Triggered when the loop count
        reaches the configured threshold value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f416054
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: CH0_TX_END_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for CH0_TX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_RX_END_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for CH0_RX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for CH0_ERR_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_END_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for CH1_TX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_RX_END_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The masked interrupt status bit for CH1_RX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The masked interrupt status bit for CH1_ERR_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_END_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The masked interrupt status bit for CH2_TX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_RX_END_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The masked interrupt status bit for CH2_RX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_ERR_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The masked interrupt status bit for CH2_ERR_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_END_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The masked interrupt status bit for CH3_TX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_RX_END_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The masked interrupt status bit for CH3_RX_END_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_ERR_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The masked interrupt status bit for CH3_ERR_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_THR_EVENT_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The masked interrupt status bit for CH0_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_THR_EVENT_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The masked interrupt status bit for CH1_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_THR_EVENT_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The masked interrupt status bit for CH2_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_THR_EVENT_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The masked interrupt status bit for CH3_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH0_TX_LOOP_INT_ST
      bit_offset: 16
      bit_width: 1
      description: The masked interrupt status bit for CH0_TX_LOOP_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH1_TX_LOOP_INT_ST
      bit_offset: 17
      bit_width: 1
      description: The masked interrupt status bit for CH1_TX_LOOP_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH2_TX_LOOP_INT_ST
      bit_offset: 18
      bit_width: 1
      description: The masked interrupt status bit for CH2_TX_LOOP_INT.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CH3_TX_LOOP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: The masked interrupt status bit for CH3_TX_LOOP_INT.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f416058
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: CH0_TX_END_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enabled bit  for CH0_TX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_RX_END_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enabled bit  for CH0_RX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enabled bit  for CH0_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enabled bit  for CH1_TX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_RX_END_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The interrupt enabled bit  for CH1_RX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The interrupt enabled bit  for CH1_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_TX_END_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The interrupt enabled bit  for CH2_TX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The interrupt enabled bit  for CH2_RX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The interrupt enabled bit  for CH2_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_TX_END_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The interrupt enabled bit  for CH3_TX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The interrupt enabled bit  for CH3_RX_END_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The interrupt enabled bit  for CH3_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The interrupt enabled bit for CH0_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The interrupt enabled bit for CH1_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_TX_THR_EVENT_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The interrupt enabled bit for CH2_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_TX_THR_EVENT_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The interrupt enabled bit for CH3_TX_THR_EVENT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH0_TX_LOOP_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: The interrupt enabled bit  for CH0_TX_LOOP_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1_TX_LOOP_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: The interrupt enabled bit  for CH1_TX_LOOP_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2_TX_LOOP_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: The interrupt enabled bit  for CH2_TX_LOOP_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3_TX_LOOP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: The interrupt enabled bit  for CH3_TX_LOOP_INT.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f41605c
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: CH0_TX_END_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the CH0_TX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_RX_END_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the CH0_RX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the CH0_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_END_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the CH1_TX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_RX_END_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear the CH1_RX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear the CH1_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_TX_END_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear the CH2_TX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_RX_END_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear the CH2_RX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_ERR_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear the CH2_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_TX_END_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear the CH3_TX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_RX_END_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear the CH3_RX_END_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_ERR_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear the CH3_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_TX_THR_EVENT_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear the CH0_TX_THR_EVENT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_THR_EVENT_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear the CH1_TX_THR_EVENT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_TX_THR_EVENT_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear the CH2_TX_THR_EVENT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_TX_THR_EVENT_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear the CH3_TX_THR_EVENT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH0_TX_LOOP_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear the CH0_TX_LOOP_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH1_TX_LOOP_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear the CH1_TX_LOOP_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH2_TX_LOOP_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear the CH2_TX_LOOP_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CH3_TX_LOOP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear the CH3_TX_LOOP_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: APB_CONF
    addr: 0x3f416080
    size_bits: 32
    description: RMT apb configuration register
    reset_value: 0x4
    fields:
    - !Field
      name: APB_FIFO_MASK
      bit_offset: 0
      bit_width: 1
      description: '1''h1: access memory directly.   1''h0: access memory by FIFO.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TX_WRAP_EN
      bit_offset: 1
      bit_width: 1
      description: 'This is the enable bit for wraparound mode: it will resume sending
        at the start when the data to be sent is more than its memory size.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_FORCE_ON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable the clock for RMT memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to power down RMT memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: '1: Disable RMT memory light sleep power down function. 0: Power
        down RMT memory when RMT is in light sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'RMT register clock gate enable signal. 1: Power up the drive clock
        of registers. 0: Power down the drive clock of registers'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_SIM
    addr: 0x3f416084
    size_bits: 32
    description: RMT TX synchronous register
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable CHANNEL0 to start sending data synchronously
        with other enabled channels.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable CHANNEL1 to start sending data synchronously
        with other enabled channels.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable CHANNEL2 to start sending data synchronously
        with other enabled channels.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable CHANNEL3 to start sending data synchronously
        with other enabled channels.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 4
      bit_width: 1
      description: This register is used to enable multiple of channels to start sending
        data synchronously.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REF_CNT_RST
    addr: 0x3f416088
    size_bits: 32
    description: RMT clock divider reset register
    fields:
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: This register is used to reset the clock divider of CHANNEL0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1
      bit_offset: 1
      bit_width: 1
      description: This register is used to reset the clock divider of CHANNEL1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2
      bit_offset: 2
      bit_width: 1
      description: This register is used to reset the clock divider of CHANNEL2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3
      bit_offset: 3
      bit_width: 1
      description: This register is used to reset the clock divider of CHANNEL3.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4160fc
    size_bits: 32
    description: RMT version register
    reset_value: 0x19072601
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0DATA
    addr: 0x3f416000
    size_bits: 32
    description: The read and write  data register for CHANNEL%s by apb fifo access.
    fields:
    - !Field
      name: CH_DATA
      bit_offset: 0
      bit_width: 32
      description: The read and write  data register for CHANNEL%s by apb fifo access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1DATA
    addr: 0x3f416004
    size_bits: 32
    description: The read and write  data register for CHANNEL%s by apb fifo access.
    fields:
    - !Field
      name: CH_DATA
      bit_offset: 0
      bit_width: 32
      description: The read and write  data register for CHANNEL%s by apb fifo access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2DATA
    addr: 0x3f416008
    size_bits: 32
    description: The read and write  data register for CHANNEL%s by apb fifo access.
    fields:
    - !Field
      name: CH_DATA
      bit_offset: 0
      bit_width: 32
      description: The read and write  data register for CHANNEL%s by apb fifo access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3DATA
    addr: 0x3f41600c
    size_bits: 32
    description: The read and write  data register for CHANNEL%s by apb fifo access.
    fields:
    - !Field
      name: CH_DATA
      bit_offset: 0
      bit_width: 32
      description: The read and write  data register for CHANNEL%s by apb fifo access.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0CONF0
    addr: 0x3f416010
    size_bits: 32
    description: Channel %s configure register 0
    reset_value: 0x39100002
    fields:
    - !Field
      name: DIV_CNT_CH
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the divider for clock of CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH
      bit_offset: 8
      bit_width: 16
      description: When no edge is detected on the input signal and continuous clock
        cycles is longer than this register value, received process is finished.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH
      bit_offset: 24
      bit_width: 3
      description: This register is used to configure the maximum size of memory allocated
        to CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH
      bit_offset: 27
      bit_width: 1
      description: '1: Add carrier modulation on the output signal only at the send
        data state for CHANNEL%s. 0: Add carrier modulation on the output signal at
        all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH
      bit_offset: 28
      bit_width: 1
      description: 'This is the carrier modulation enable-control bit for CHANNEL%s.
        1: Add carrier modulation in the output signal. 0: No carrier modulation in
        sig_out.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH
      bit_offset: 29
      bit_width: 1
      description: 'This bit is used to configure the position of carrier wave for
        CHANNEL%s.


        1''h0: add carrier wave on low level.


        1''h1: add carrier wave on high level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CONF0
    addr: 0x3f416018
    size_bits: 32
    description: Channel %s configure register 0
    reset_value: 0x39100002
    fields:
    - !Field
      name: DIV_CNT_CH
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the divider for clock of CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH
      bit_offset: 8
      bit_width: 16
      description: When no edge is detected on the input signal and continuous clock
        cycles is longer than this register value, received process is finished.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH
      bit_offset: 24
      bit_width: 3
      description: This register is used to configure the maximum size of memory allocated
        to CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH
      bit_offset: 27
      bit_width: 1
      description: '1: Add carrier modulation on the output signal only at the send
        data state for CHANNEL%s. 0: Add carrier modulation on the output signal at
        all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH
      bit_offset: 28
      bit_width: 1
      description: 'This is the carrier modulation enable-control bit for CHANNEL%s.
        1: Add carrier modulation in the output signal. 0: No carrier modulation in
        sig_out.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH
      bit_offset: 29
      bit_width: 1
      description: 'This bit is used to configure the position of carrier wave for
        CHANNEL%s.


        1''h0: add carrier wave on low level.


        1''h1: add carrier wave on high level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CONF0
    addr: 0x3f416020
    size_bits: 32
    description: Channel %s configure register 0
    reset_value: 0x39100002
    fields:
    - !Field
      name: DIV_CNT_CH
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the divider for clock of CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH
      bit_offset: 8
      bit_width: 16
      description: When no edge is detected on the input signal and continuous clock
        cycles is longer than this register value, received process is finished.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH
      bit_offset: 24
      bit_width: 3
      description: This register is used to configure the maximum size of memory allocated
        to CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH
      bit_offset: 27
      bit_width: 1
      description: '1: Add carrier modulation on the output signal only at the send
        data state for CHANNEL%s. 0: Add carrier modulation on the output signal at
        all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH
      bit_offset: 28
      bit_width: 1
      description: 'This is the carrier modulation enable-control bit for CHANNEL%s.
        1: Add carrier modulation in the output signal. 0: No carrier modulation in
        sig_out.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH
      bit_offset: 29
      bit_width: 1
      description: 'This bit is used to configure the position of carrier wave for
        CHANNEL%s.


        1''h0: add carrier wave on low level.


        1''h1: add carrier wave on high level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CONF0
    addr: 0x3f416028
    size_bits: 32
    description: Channel %s configure register 0
    reset_value: 0x39100002
    fields:
    - !Field
      name: DIV_CNT_CH
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the divider for clock of CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_THRES_CH
      bit_offset: 8
      bit_width: 16
      description: When no edge is detected on the input signal and continuous clock
        cycles is longer than this register value, received process is finished.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_SIZE_CH
      bit_offset: 24
      bit_width: 3
      description: This register is used to configure the maximum size of memory allocated
        to CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EFF_EN_CH
      bit_offset: 27
      bit_width: 1
      description: '1: Add carrier modulation on the output signal only at the send
        data state for CHANNEL%s. 0: Add carrier modulation on the output signal at
        all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_EN_CH
      bit_offset: 28
      bit_width: 1
      description: 'This is the carrier modulation enable-control bit for CHANNEL%s.
        1: Add carrier modulation in the output signal. 0: No carrier modulation in
        sig_out.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_OUT_LV_CH
      bit_offset: 29
      bit_width: 1
      description: 'This bit is used to configure the position of carrier wave for
        CHANNEL%s.


        1''h0: add carrier wave on low level.


        1''h1: add carrier wave on high level.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0CONF1
    addr: 0x3f416014
    size_bits: 32
    description: Channel %s configure register 1
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable receiver to receive data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for CHANNEL%s by accessing
        receiver.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for CHANNEL%s by accessing
        transmitter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for CHANNEL%s by accessing
        apb fifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH0
      bit_offset: 5
      bit_width: 1
      description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1:
        Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 6
      bit_width: 1
      description: Set this bit to restart transmission  from the first data to the
        last data in CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH0
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter's enable bit for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH0
      bit_offset: 8
      bit_width: 8
      description: Ignores the input pulse when its width is smaller than this register
        value in APB clock periods (in receive mode).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHK_RX_CARRIER_EN_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable memory loop read mode when carrier modulation
        is enabled for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH0
      bit_offset: 17
      bit_width: 1
      description: 'This bit is used to select the base clock for CHANNEL%s.


        1''h1: clk_apb    1''h0:clk_ref'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 18
      bit_width: 1
      description: This bit configures the level of output signal in CHANNEL%s when
        the latter is in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This is the output enable-control bit for CHANNEL%s in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop the transmitter of CHANNEL%s sending data
        out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CONF1
    addr: 0x3f41601c
    size_bits: 32
    description: Channel %s configure register 1
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable receiver to receive data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for CHANNEL%s by accessing
        receiver.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for CHANNEL%s by accessing
        transmitter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for CHANNEL%s by accessing
        apb fifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH0
      bit_offset: 5
      bit_width: 1
      description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1:
        Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 6
      bit_width: 1
      description: Set this bit to restart transmission  from the first data to the
        last data in CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH0
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter's enable bit for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH0
      bit_offset: 8
      bit_width: 8
      description: Ignores the input pulse when its width is smaller than this register
        value in APB clock periods (in receive mode).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHK_RX_CARRIER_EN_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable memory loop read mode when carrier modulation
        is enabled for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH0
      bit_offset: 17
      bit_width: 1
      description: 'This bit is used to select the base clock for CHANNEL%s.


        1''h1: clk_apb    1''h0:clk_ref'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 18
      bit_width: 1
      description: This bit configures the level of output signal in CHANNEL%s when
        the latter is in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This is the output enable-control bit for CHANNEL%s in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop the transmitter of CHANNEL%s sending data
        out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CONF1
    addr: 0x3f416024
    size_bits: 32
    description: Channel %s configure register 1
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable receiver to receive data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for CHANNEL%s by accessing
        receiver.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for CHANNEL%s by accessing
        transmitter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for CHANNEL%s by accessing
        apb fifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH0
      bit_offset: 5
      bit_width: 1
      description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1:
        Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 6
      bit_width: 1
      description: Set this bit to restart transmission  from the first data to the
        last data in CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH0
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter's enable bit for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH0
      bit_offset: 8
      bit_width: 8
      description: Ignores the input pulse when its width is smaller than this register
        value in APB clock periods (in receive mode).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHK_RX_CARRIER_EN_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable memory loop read mode when carrier modulation
        is enabled for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH0
      bit_offset: 17
      bit_width: 1
      description: 'This bit is used to select the base clock for CHANNEL%s.


        1''h1: clk_apb    1''h0:clk_ref'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 18
      bit_width: 1
      description: This bit configures the level of output signal in CHANNEL%s when
        the latter is in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This is the output enable-control bit for CHANNEL%s in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop the transmitter of CHANNEL%s sending data
        out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CONF1
    addr: 0x3f41602c
    size_bits: 32
    description: Channel %s configure register 1
    reset_value: 0xf20
    fields:
    - !Field
      name: TX_START_CH0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to start sending data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EN_CH0
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable receiver to receive data on CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_WR_RST_CH0
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset write ram address for CHANNEL%s by accessing
        receiver.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_RD_RST_CH0
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset read ram address for CHANNEL%s by accessing
        transmitter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB_MEM_RST_CH0
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset W/R ram address for CHANNEL%s by accessing
        apb fifo.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEM_OWNER_CH0
      bit_offset: 5
      bit_width: 1
      description: "This register marks the ownership of CHANNEL%s's ram block.\n\n1'h1:
        Receiver is using the ram. \n\n1'h0: Transmitter is using the ram."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CONTI_MODE_CH0
      bit_offset: 6
      bit_width: 1
      description: Set this bit to restart transmission  from the first data to the
        last data in CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_EN_CH0
      bit_offset: 7
      bit_width: 1
      description: This is the receive filter's enable bit for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_THRES_CH0
      bit_offset: 8
      bit_width: 8
      description: Ignores the input pulse when its width is smaller than this register
        value in APB clock periods (in receive mode).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHK_RX_CARRIER_EN_CH0
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable memory loop read mode when carrier modulation
        is enabled for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_ALWAYS_ON_CH0
      bit_offset: 17
      bit_width: 1
      description: 'This bit is used to select the base clock for CHANNEL%s.


        1''h1: clk_apb    1''h0:clk_ref'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_LV_CH0
      bit_offset: 18
      bit_width: 1
      description: This bit configures the level of output signal in CHANNEL%s when
        the latter is in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLE_OUT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This is the output enable-control bit for CHANNEL%s in IDLE state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_STOP_CH0
      bit_offset: 20
      bit_width: 1
      description: Set this bit to stop the transmitter of CHANNEL%s sending data
        out.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0STATUS
    addr: 0x3f416030
    size_bits: 32
    description: Channel %s status register
    fields:
    - !Field
      name: MEM_WADDR_EX_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when receiver of
        CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when transmitter
        of CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: This register records the FSM status of CHANNEL%s.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH0
      bit_offset: 23
      bit_width: 1
      description: This status bit will be set when the ownership of memory block
        is wrong.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH0
      bit_offset: 24
      bit_width: 1
      description: This status bit will be set if the receiver receives more data
        than the memory size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 25
      bit_width: 1
      description: This status bit will be set when the data to be set is more than
        memory size and the wraparound mode is disabled.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 26
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when writes via APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 27
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when reads via APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1STATUS
    addr: 0x3f416034
    size_bits: 32
    description: Channel %s status register
    fields:
    - !Field
      name: MEM_WADDR_EX_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when receiver of
        CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when transmitter
        of CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: This register records the FSM status of CHANNEL%s.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH0
      bit_offset: 23
      bit_width: 1
      description: This status bit will be set when the ownership of memory block
        is wrong.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH0
      bit_offset: 24
      bit_width: 1
      description: This status bit will be set if the receiver receives more data
        than the memory size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 25
      bit_width: 1
      description: This status bit will be set when the data to be set is more than
        memory size and the wraparound mode is disabled.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 26
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when writes via APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 27
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when reads via APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2STATUS
    addr: 0x3f416038
    size_bits: 32
    description: Channel %s status register
    fields:
    - !Field
      name: MEM_WADDR_EX_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when receiver of
        CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when transmitter
        of CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: This register records the FSM status of CHANNEL%s.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH0
      bit_offset: 23
      bit_width: 1
      description: This status bit will be set when the ownership of memory block
        is wrong.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH0
      bit_offset: 24
      bit_width: 1
      description: This status bit will be set if the receiver receives more data
        than the memory size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 25
      bit_width: 1
      description: This status bit will be set when the data to be set is more than
        memory size and the wraparound mode is disabled.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 26
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when writes via APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 27
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when reads via APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3STATUS
    addr: 0x3f41603c
    size_bits: 32
    description: Channel %s status register
    fields:
    - !Field
      name: MEM_WADDR_EX_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when receiver of
        CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_RADDR_EX_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when transmitter
        of CHANNEL%s is using the RAM.
      read_allowed: true
      write_allowed: false
    - !Field
      name: STATE_CH0
      bit_offset: 20
      bit_width: 3
      description: This register records the FSM status of CHANNEL%s.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_OWNER_ERR_CH0
      bit_offset: 23
      bit_width: 1
      description: This status bit will be set when the ownership of memory block
        is wrong.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_FULL_CH0
      bit_offset: 24
      bit_width: 1
      description: This status bit will be set if the receiver receives more data
        than the memory size.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEM_EMPTY_CH0
      bit_offset: 25
      bit_width: 1
      description: This status bit will be set when the data to be set is more than
        memory size and the wraparound mode is disabled.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_WR_ERR_CH0
      bit_offset: 26
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when writes via APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RD_ERR_CH0
      bit_offset: 27
      bit_width: 1
      description: This status bit will be set if the offset address out of memory
        size when reads via APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0ADDR
    addr: 0x3f416040
    size_bits: 32
    description: Channel %s address register
    fields:
    - !Field
      name: APB_MEM_WADDR_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when writes RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when reads RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1ADDR
    addr: 0x3f416044
    size_bits: 32
    description: Channel %s address register
    fields:
    - !Field
      name: APB_MEM_WADDR_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when writes RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when reads RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2ADDR
    addr: 0x3f416048
    size_bits: 32
    description: Channel %s address register
    fields:
    - !Field
      name: APB_MEM_WADDR_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when writes RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when reads RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3ADDR
    addr: 0x3f41604c
    size_bits: 32
    description: Channel %s address register
    fields:
    - !Field
      name: APB_MEM_WADDR_CH0
      bit_offset: 0
      bit_width: 9
      description: This register records the memory address offset when writes RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
    - !Field
      name: APB_MEM_RADDR_CH0
      bit_offset: 10
      bit_width: 9
      description: This register records the memory address offset when reads RAM
        over APB bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH0CARRIER_DUTY
    addr: 0x3f416060
    size_bits: 32
    description: Channel %s duty cycle configuration register
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave 's low level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave 's high level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1CARRIER_DUTY
    addr: 0x3f416064
    size_bits: 32
    description: Channel %s duty cycle configuration register
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave 's low level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave 's high level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2CARRIER_DUTY
    addr: 0x3f416068
    size_bits: 32
    description: Channel %s duty cycle configuration register
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave 's low level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave 's high level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3CARRIER_DUTY
    addr: 0x3f41606c
    size_bits: 32
    description: Channel %s duty cycle configuration register
    reset_value: 0x400040
    fields:
    - !Field
      name: CARRIER_LOW_CH0
      bit_offset: 0
      bit_width: 16
      description: This register is used to configure carrier wave 's low level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_CH0
      bit_offset: 16
      bit_width: 16
      description: This register is used to configure carrier wave 's high level clock
        period for CHANNEL%s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_TX_LIM
    addr: 0x3f416070
    size_bits: 32
    description: Channel %s Tx event configuration register
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure the maximum entries that CHANNEL%s
        can send out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_NUM_CH0
      bit_offset: 9
      bit_width: 10
      description: This register is used to configure the maximum loop count when
        tx_conti_mode is valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_CNT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This register is the enabled bit for loop count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH0
      bit_offset: 20
      bit_width: 1
      description: This register is used to reset the loop count when tx_conti_mode
        is valid.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH1_TX_LIM
    addr: 0x3f416074
    size_bits: 32
    description: Channel %s Tx event configuration register
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure the maximum entries that CHANNEL%s
        can send out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_NUM_CH0
      bit_offset: 9
      bit_width: 10
      description: This register is used to configure the maximum loop count when
        tx_conti_mode is valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_CNT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This register is the enabled bit for loop count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH0
      bit_offset: 20
      bit_width: 1
      description: This register is used to reset the loop count when tx_conti_mode
        is valid.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH2_TX_LIM
    addr: 0x3f416078
    size_bits: 32
    description: Channel %s Tx event configuration register
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure the maximum entries that CHANNEL%s
        can send out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_NUM_CH0
      bit_offset: 9
      bit_width: 10
      description: This register is used to configure the maximum loop count when
        tx_conti_mode is valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_CNT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This register is the enabled bit for loop count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH0
      bit_offset: 20
      bit_width: 1
      description: This register is used to reset the loop count when tx_conti_mode
        is valid.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH3_TX_LIM
    addr: 0x3f41607c
    size_bits: 32
    description: Channel %s Tx event configuration register
    reset_value: 0x80
    fields:
    - !Field
      name: TX_LIM_CH0
      bit_offset: 0
      bit_width: 9
      description: This register is used to configure the maximum entries that CHANNEL%s
        can send out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_NUM_CH0
      bit_offset: 9
      bit_width: 10
      description: This register is used to configure the maximum loop count when
        tx_conti_mode is valid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LOOP_CNT_EN_CH0
      bit_offset: 19
      bit_width: 1
      description: This register is the enabled bit for loop count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOP_COUNT_RESET_CH0
      bit_offset: 20
      bit_width: 1
      description: This register is used to reset the loop count when tx_conti_mode
        is valid.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CH0_RX_CARRIER_RM
    addr: 0x3f41608c
    size_bits: 32
    description: Channel %s carrier remove register
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH0
      bit_offset: 0
      bit_width: 16
      description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH0
      bit_offset: 16
      bit_width: 16
      description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_RX_CARRIER_RM
    addr: 0x3f416090
    size_bits: 32
    description: Channel %s carrier remove register
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH0
      bit_offset: 0
      bit_width: 16
      description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH0
      bit_offset: 16
      bit_width: 16
      description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_RX_CARRIER_RM
    addr: 0x3f416094
    size_bits: 32
    description: Channel %s carrier remove register
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH0
      bit_offset: 0
      bit_width: 16
      description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH0
      bit_offset: 16
      bit_width: 16
      description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_RX_CARRIER_RM
    addr: 0x3f416098
    size_bits: 32
    description: Channel %s carrier remove register
    fields:
    - !Field
      name: CARRIER_LOW_THRES_CH0
      bit_offset: 0
      bit_width: 16
      description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CARRIER_HIGH_THRES_CH0
      bit_offset: 16
      bit_width: 16
      description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s
        + 1) for channel %s.
      read_allowed: true
      write_allowed: true
- !Module
  name: RSA
  description: RSA (Rivest Shamir Adleman) Accelerator
  base_addr: 0x6003c000
  size: 0x834
  registers:
  - !Register
    name: M_PRIME
    addr: 0x6003c800
    size_bits: 32
    description: Register to store M'
    fields:
    - !Field
      name: M_PRIME
      bit_offset: 0
      bit_width: 32
      description: Stores M'
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODE
    addr: 0x6003c804
    size_bits: 32
    description: RSA length mode
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 7
      description: Stores the mode of modular exponentiation.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLEAN
    addr: 0x6003c808
    size_bits: 32
    description: RSA clean register
    fields:
    - !Field
      name: CLEAN
      bit_offset: 0
      bit_width: 1
      description: The content of this bit is 1 when memories complete initialization.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODEXP_START
    addr: 0x6003c80c
    size_bits: 32
    description: Modular exponentiation starting bit
    fields:
    - !Field
      name: MODEXP_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the modular exponentiation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: MODMULT_START
    addr: 0x6003c810
    size_bits: 32
    description: Modular multiplication starting bit
    fields:
    - !Field
      name: MODMULT_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the modular multiplication.
      read_allowed: false
      write_allowed: true
  - !Register
    name: MULT_START
    addr: 0x6003c814
    size_bits: 32
    description: Normal multiplicaiton starting bit
    fields:
    - !Field
      name: MULT_START
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to start the multiplication.
      read_allowed: false
      write_allowed: true
  - !Register
    name: IDLE
    addr: 0x6003c818
    size_bits: 32
    description: RSA idle register
    fields:
    - !Field
      name: IDLE
      bit_offset: 0
      bit_width: 1
      description: The content of this bit is 1 when the RSA accelerator is idle.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLEAR_INTERRUPT
    addr: 0x6003c81c
    size_bits: 32
    description: RSA clear interrupt register
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to clear the RSA interrupts.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONSTANT_TIME
    addr: 0x6003c820
    size_bits: 32
    description: The constant_time option
    reset_value: 0x1
    fields:
    - !Field
      name: CONSTANT_TIME
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 0 to enable the acceleration option of constant_time
        for modular exponentiation. Set to 1 to disable the acceleration (by default).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_ENABLE
    addr: 0x6003c824
    size_bits: 32
    description: The search option
    fields:
    - !Field
      name: SEARCH_ENABLE
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable the acceleration option of search for
        modular exponentiation. Set to 0 to disable the acceleration (by default).
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEARCH_POS
    addr: 0x6003c828
    size_bits: 32
    description: The search position
    fields:
    - !Field
      name: SEARCH_POS
      bit_offset: 0
      bit_width: 12
      description: Is used to configure the starting address when the acceleration
        option of search is used.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INTERRUPT_ENA
    addr: 0x6003c82c
    size_bits: 32
    description: RSA interrupt enable register
    fields:
    - !Field
      name: INTERRUPT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable the RSA interrupt. This option is enabled
        by default.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x6003c830
    size_bits: 32
    description: Version control register
    reset_value: 0x20190425
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: RTCIO
  description: Peripheral RTCIO
  base_addr: 0x3f408400
  size: 0x200
  registers:
  - !Register
    name: RTC_GPIO_OUT
    addr: 0x3f408400
    size_bits: 32
    description: RTC GPIO output register
    fields:
    - !Field
      name: GPIO_OUT_DATA
      bit_offset: 10
      bit_width: 22
      description: GPIO0 ~ 21 output register. Bit10 corresponds to GPIO0, bit11 corre-
        sponds to GPIO1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_OUT_W1TS
    addr: 0x3f408404
    size_bits: 32
    description: RTC GPIO output bit set register
    fields:
    - !Field
      name: GPIO_OUT_DATA_W1TS
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 output set register. If the value 1 is written to a
        bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be set to 1.
        Recommended operation: use this register to set RTCIO_RTC_GPIO_OUT_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_OUT_W1TC
    addr: 0x3f408408
    size_bits: 32
    description: RTC GPIO output bit clear register
    fields:
    - !Field
      name: GPIO_OUT_DATA_W1TC
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 output clear register. If the value 1 is written to
        a bit here, the corresponding bit in RTCIO_RTC_GPIO_OUT_REG will be cleared.
        Recommended operation: use this register to clear RTCIO_RTC_GPIO_OUT_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE
    addr: 0x3f40840c
    size_bits: 32
    description: RTC GPIO output enable register
    fields:
    - !Field
      name: REG_RTCIO_REG_GPIO_ENABLE
      bit_offset: 10
      bit_width: 22
      description: GPIO0 ~ 21 output enable. Bit10 corresponds to GPIO0, bit11 corresponds
        to GPIO1, etc. If the bit is set to 1, it means this GPIO pad is output.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE_W1TS
    addr: 0x3f408410
    size_bits: 32
    description: RTC GPIO output enable bit set register
    fields:
    - !Field
      name: REG_RTCIO_REG_GPIO_ENABLE_W1TS
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 output enable set register. If the value 1 is written
        to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be
        set to 1. Recommended operation: use this register to set RTCIO_RTC_GPIO_ENABLE_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_ENABLE_W1TC
    addr: 0x3f408414
    size_bits: 32
    description: RTC GPIO output enable bit clear register
    fields:
    - !Field
      name: REG_RTCIO_REG_GPIO_ENABLE_W1TC
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 output enable clear register. If the value 1 is written
        to a bit here, the corresponding bit in RTCIO_RTC_GPIO_ENABLE_REG will be
        cleared. Recom- mended operation: use this register to clear RTCIO_RTC_GPIO_ENABLE_REG.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS
    addr: 0x3f408418
    size_bits: 32
    description: RTC GPIO interrupt status register
    fields:
    - !Field
      name: GPIO_STATUS_INT
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 interrupt status register. Bit10 corresponds to GPIO0,
        bit11 corresponds to GPIO1, etc. This register should be used together with
        RT- CIO_RTC_GPIO_PINn_INT_TYPE in RTCIO_RTC_GPIO_PINn_REG. 0: no interrupt;
        1: corresponding interrupt.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS_W1TS
    addr: 0x3f40841c
    size_bits: 32
    description: RTC GPIO interrupt status bit set register
    fields:
    - !Field
      name: GPIO_STATUS_INT_W1TS
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 interrupt set register. If the value 1 is written to
        a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be set to
        1. Recommended operation: use this register to set RTCIO_GPIO_STATUS_INT.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_STATUS_W1TC
    addr: 0x3f408420
    size_bits: 32
    description: RTC GPIO interrupt status bit clear register
    fields:
    - !Field
      name: GPIO_STATUS_INT_W1TC
      bit_offset: 10
      bit_width: 22
      description: 'GPIO0 ~ 21 interrupt clear register. If the value 1 is written
        to a bit here, the corresponding bit in RTCIO_GPIO_STATUS_INT will be cleared.
        Recommended operation: use this register to clear RTCIO_GPIO_STATUS_INT.'
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTC_GPIO_IN
    addr: 0x3f408424
    size_bits: 32
    description: RTC GPIO input register
    fields:
    - !Field
      name: GPIO_IN_NEXT
      bit_offset: 10
      bit_width: 22
      description: GPIO0 ~ 21 input value. Bit10 corresponds to GPIO0, bit11 corresponds
        to GPIO1, etc. Each bit represents a pad input value, 1 for high level, and
        0 for low level.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_DEBUG_SEL
    addr: 0x3f408480
    size_bits: 32
    description: RTC debug select register
    fields:
    - !Field
      name: RTC_DEBUG_SEL0
      bit_offset: 0
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL1
      bit_offset: 5
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL2
      bit_offset: 10
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL3
      bit_offset: 15
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_SEL4
      bit_offset: 20
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_DEBUG_12M_NO_GATING
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32P_PAD
    addr: 0x3f4084c0
    size_bits: 32
    description: 32KHz crystal P-pad configuration register
    reset_value: 0x40000000
    fields:
    - !Field
      name: X32P_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL_32N_PAD
    addr: 0x3f4084c4
    size_bits: 32
    description: 32KHz crystal N-pad configuration register
    reset_value: 0x40000000
    fields:
    - !Field
      name: X32N_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO,0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC1
    addr: 0x3f4084c8
    size_bits: 32
    description: DAC1 configuration register
    reset_value: 0x40000000
    fields:
    - !Field
      name: PDAC1_DAC
      bit_offset: 3
      bit_width: 8
      description: Configure DAC_1 output when RTCIO_PDAC1_DAC_XPD_FORCE is set to
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_XPD_DAC
      bit_offset: 11
      bit_width: 1
      description: 'When RTCIO_PDAC1_DAC_XPD_FORCE is set to 1, 1: enable DAC_1 output;
        0: disable DAC_1 output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DAC_XPD_FORCE
      bit_offset: 12
      bit_width: 1
      description: '1: use RTCIO_PDAC1_XPD_DAC to control DAC_1 output; 0: use SAR
        ADC FSM to control DAC_1 output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: DAC_1 function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO, 0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PAD_DAC2
    addr: 0x3f4084cc
    size_bits: 32
    description: DAC2 configuration register
    reset_value: 0x40000000
    fields:
    - !Field
      name: PDAC2_DAC
      bit_offset: 3
      bit_width: 8
      description: Configure DAC_2 output when RTCIO_PDAC2_DAC_XPD_FORCE is set to
        1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_XPD_DAC
      bit_offset: 11
      bit_width: 1
      description: 'When RTCIO_PDAC2_DAC_XPD_FORCE is set to 1, 1: enable DAC_2 output;
        0: disable DAC_2 output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DAC_XPD_FORCE
      bit_offset: 12
      bit_width: 1
      description: '1: use RTCIO_PDAC2_XPD_DAC to control DAC_2 output; 0: use SAR
        ADC FSM to control DAC_2 output.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: DAC_2 function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO, 0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD19
    addr: 0x3f4084d0
    size_bits: 32
    description: Touch pad 19 configuration register
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO, 0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD20
    addr: 0x3f4084d4
    size_bits: 32
    description: Touch pad 20 configuration register
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO, 0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_PAD21
    addr: 0x3f4084d8
    size_bits: 32
    description: Touch pad 21 configuration register
    reset_value: 0x50000000
    fields:
    - !Field
      name: FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_OE
      bit_offset: 14
      bit_width: 1
      description: output enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_IE
      bit_offset: 15
      bit_width: 1
      description: input enable in sleep mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '1: enable sleep mode, 0: no sleep mode'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: '1: use RTC GPIO, 0: use digital GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP0
    addr: 0x3f4084dc
    size_bits: 32
    description: External wake up configuration register
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: "GPIO[0-17] can be used to wake up the chip when the chip is in
        the sleep mode. This register prompts the pad source to wake up the chip when
        the latter is indeep/light sleep mode. \n0: select GPIO0; 1: select GPIO2,
        etc"
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTL_EXT_CTR
    addr: 0x3f4084e0
    size_bits: 32
    description: Crystal power down enable GPIO source
    fields:
    - !Field
      name: SEL
      bit_offset: 27
      bit_width: 5
      description: 'Select the external crystal power down enable source to get into
        sleep mode. 0: select GPIO0; 1: select GPIO1, etc. The input value on this
        pin XOR RTC_CNTL_EXT_XTL_CONF_REG[30] is the crystal power down enable signal.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_I2C_IO
    addr: 0x3f4084e4
    size_bits: 32
    description: "RTC I\xB2C pad selection"
    fields:
    - !Field
      name: SAR_DEBUG_BIT_SEL
      bit_offset: 23
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SCL_SEL
      bit_offset: 28
      bit_width: 2
      description: 'Selects a pad the RTC I2C SCL signal connects to. 0: use TOUCH
        PAD0; 1: use TOUCH PAD2.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_SDA_SEL
      bit_offset: 30
      bit_width: 2
      description: 'Selects a pad the RTC I2C SDA signal connects to. 0: use TOUCH
        PAD1; 1: use TOUCH PAD3.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_IO_TOUCH_CTRL
    addr: 0x3f4084e8
    size_bits: 32
    description: Touch Control register
    fields:
    - !Field
      name: IO_TOUCH_BUFSEL
      bit_offset: 0
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: IO_TOUCH_BUFMODE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_IO_DATE
    addr: 0x3f4085fc
    size_bits: 32
    description: Version control register
    reset_value: 0x1903170
    fields:
    - !Field
      name: IO_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN0
    addr: 0x3f408428
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN1
    addr: 0x3f40842c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN2
    addr: 0x3f408430
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN3
    addr: 0x3f408434
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN4
    addr: 0x3f408438
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN5
    addr: 0x3f40843c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN6
    addr: 0x3f408440
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN7
    addr: 0x3f408444
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN8
    addr: 0x3f408448
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN9
    addr: 0x3f40844c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN10
    addr: 0x3f408450
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN11
    addr: 0x3f408454
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN12
    addr: 0x3f408458
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN13
    addr: 0x3f40845c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN14
    addr: 0x3f408460
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN15
    addr: 0x3f408464
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN16
    addr: 0x3f408468
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN17
    addr: 0x3f40846c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN18
    addr: 0x3f408470
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN19
    addr: 0x3f408474
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN20
    addr: 0x3f408478
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_GPIO_PIN21
    addr: 0x3f40847c
    size_bits: 32
    description: RTC configuration for pin %s
    fields:
    - !Field
      name: GPIO_PIN0_PAD_DRIVER
      bit_offset: 2
      bit_width: 1
      description: 'Pad driver selection. 0: normal output; 1: open drain.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_INT_TYPE
      bit_offset: 7
      bit_width: 3
      description: 'GPIO interrupt type selection. 0: GPIO interrupt disabled; 1:
        rising edge trigger; 2: falling edge trigger; 3: any edge trigger; 4: low
        level trigger; 5: high level trigger.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO_PIN0_WAKEUP_ENABLE
      bit_offset: 10
      bit_width: 1
      description: GPIO wake-up enable. This will only wake up ESP32-S2 from Light-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD0
    addr: 0x3f408484
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD1
    addr: 0x3f408488
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD2
    addr: 0x3f40848c
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD3
    addr: 0x3f408490
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD4
    addr: 0x3f408494
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD5
    addr: 0x3f408498
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD6
    addr: 0x3f40849c
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD7
    addr: 0x3f4084a0
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD8
    addr: 0x3f4084a4
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD9
    addr: 0x3f4084a8
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD10
    addr: 0x3f4084ac
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD11
    addr: 0x3f4084b0
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD12
    addr: 0x3f4084b4
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD13
    addr: 0x3f4084b8
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_PAD14
    addr: 0x3f4084bc
    size_bits: 32
    description: Touch pad %s configuration register
    reset_value: 0x52000000
    fields:
    - !Field
      name: TOUCH_PAD0_FUN_IE
      bit_offset: 13
      bit_width: 1
      description: Input enable in normal execution.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_OE
      bit_offset: 14
      bit_width: 1
      description: Output enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_IE
      bit_offset: 15
      bit_width: 1
      description: Input enable in sleep mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_SLP_SEL
      bit_offset: 16
      bit_width: 1
      description: '0: no sleep mode; 1: enable sleep mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_FUN_SEL
      bit_offset: 17
      bit_width: 2
      description: Function selection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_MUX_SEL
      bit_offset: 19
      bit_width: 1
      description: Connect the RTC pad input to digital pad input.  0 is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_XPD
      bit_offset: 20
      bit_width: 1
      description: Touch sensor power on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_TIE_OPT
      bit_offset: 21
      bit_width: 1
      description: 'The tie option of touch sensor. 0: tie low; 1: tie high.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_START
      bit_offset: 22
      bit_width: 1
      description: Start touch sensor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DAC
      bit_offset: 23
      bit_width: 3
      description: Touch sensor slope control. 3-bit for each touch pad, defaults
        to 0x4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RUE
      bit_offset: 27
      bit_width: 1
      description: 'Pull-down enable of the pad. 1: internal pull-down enabled, 0:
        internal pull-down disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_RDE
      bit_offset: 28
      bit_width: 1
      description: 'Pull-up enable of the pad. 1: internal pull-up enabled; 0: internal
        pull-up disabled.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD0_DRV
      bit_offset: 29
      bit_width: 2
      description: 'Select the drive strength of the pad. 0: ~5 mA: 1: ~10 mA: 2:
        ~20 mA; 3: ~40 mA.'
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC_CNTL
  description: Real Time Controller
  base_addr: 0x3f408000
  size: 0x13c
  registers:
  - !Register
    name: OPTIONS0
    addr: 0x3f408000
    size_bits: 32
    description: Sets the power options of crystal and PLL clocks, and initiates reset
      by software
    reset_value: 0x1c002000
    fields:
    - !Field
      name: SW_STALL_APPCPU_C0
      bit_offset: 0
      bit_width: 2
      description: '{reg_sw_stall_appcpu_c1[5:0] , reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C0
      bit_offset: 2
      bit_width: 2
      description: '[RTC\_CNTL\_REG\_SW\_STALL\_PROCPU\_C0] [{reg\_sw\_stall\_procpu\_c1[5:0]
        , reg\_sw\_stall\_procpu\_c0[1:0]}] == 0x86 will stall the CPU.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_APPCPU_RST
      bit_offset: 4
      bit_width: 1
      description: "APP CPU SW reset. (Note, we don\u2019t have APP CPU for ESP32-S2)"
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_PROCPU_RST
      bit_offset: 5
      bit_width: 1
      description: Set this bit to reset the CPU by SW.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PD
      bit_offset: 6
      bit_width: 1
      description: Set this bit to FPD BB_I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_I2C_FORCE_PU
      bit_offset: 7
      bit_width: 1
      description: Set this bit to FPU BB\_I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PD
      bit_offset: 8
      bit_width: 1
      description: Set this bit to FPD BB_PLL _I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_I2C_FORCE_PU
      bit_offset: 9
      bit_width: 1
      description: Set this bit to FPU BB_PLL _I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PD
      bit_offset: 10
      bit_width: 1
      description: Set this bit to FPD BB_PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_FORCE_PU
      bit_offset: 11
      bit_width: 1
      description: Set this bit to FPU BB_PLL.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: Set this bit to FPD the crystal oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: Set this bit to FPU the crystal oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_ISO
      bit_offset: 23
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_ISO
      bit_offset: 25
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_FORCE_NOISO
      bit_offset: 26
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANALOG_FORCE_NOISO
      bit_offset: 28
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_RST
      bit_offset: 29
      bit_width: 1
      description: Set this bit to force reset the digital system in deep-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NORST
      bit_offset: 30
      bit_width: 1
      description: Set this bit to disable force reset to digital system in deep-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_SYS_RST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to reset the system via SW.
      read_allowed: false
      write_allowed: true
  - !Register
    name: SLP_TIMER0
    addr: 0x3f408004
    size_bits: 32
    description: RTC timer threshold register 0
    fields:
    - !Field
      name: SLP_VAL_LO
      bit_offset: 0
      bit_width: 32
      description: Sets the lower 32 bits of the trigger threshold for the RTC timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_TIMER1
    addr: 0x3f408008
    size_bits: 32
    description: RTC timer threshold register 1
    fields:
    - !Field
      name: SLP_VAL_HI
      bit_offset: 0
      bit_width: 16
      description: Sets the higher 16 bits of the trigger threshold for the RTC timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAIN_TIMER_ALARM_EN
      bit_offset: 16
      bit_width: 1
      description: Sets this bit to enable the timer alarm.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIME_UPDATE
    addr: 0x3f40800c
    size_bits: 32
    description: RTC timer update control register
    fields:
    - !Field
      name: TIMER_SYS_STALL
      bit_offset: 27
      bit_width: 1
      description: Selects the triggering condition for the RTC timer. See details
        in Table 1-2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_XTL_OFF
      bit_offset: 28
      bit_width: 1
      description: Selects the triggering condition for the RTC timer. See details
        in Table 1-2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_SYS_RST
      bit_offset: 29
      bit_width: 1
      description: Selects the triggering condition for the RTC timer. See details
        in Table 1-2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Selects the triggering condition for the RTC timer. See details
        in Table 1-2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: TIME_LOW0
    addr: 0x3f408010
    size_bits: 32
    description: Stores the lower 32 bits of RTC timer 0
    fields:
    - !Field
      name: TIMER_VALUE0_LOW
      bit_offset: 0
      bit_width: 32
      description: Stores the lower 32 bits of RTC timer 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIME_HIGH0
    addr: 0x3f408014
    size_bits: 32
    description: Stores the higher 16 bits of RTC timer 0
    fields:
    - !Field
      name: TIMER_VALUE0_HIGH
      bit_offset: 0
      bit_width: 16
      description: Stores the higher 16 bits of RTC timer 0
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE0
    addr: 0x3f408018
    size_bits: 32
    description: Configures the sleep / reject / wakeup state
    fields:
    - !Field
      name: SW_CPU_INT
      bit_offset: 0
      bit_width: 1
      description: Sends a SW RTC interrupt to CPU
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_CAUSE_CLR
      bit_offset: 1
      bit_width: 1
      description: Clears the RTC reject-to-sleep cause.
      read_allowed: false
      write_allowed: true
    - !Field
      name: APB2RTC_BRIDGE_SEL
      bit_offset: 22
      bit_width: 1
      description: '1: APB to RTC using bridge    0: APB to RTC using sync'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ACTIVE_IND
      bit_offset: 28
      bit_width: 1
      description: Indicates the SDIO is active.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_WAKEUP
      bit_offset: 29
      bit_width: 1
      description: sleep wakeup bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT
      bit_offset: 30
      bit_width: 1
      description: sleep reject bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLEEP_EN
      bit_offset: 31
      bit_width: 1
      description: Sends the chip to sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER1
    addr: 0x3f40801c
    size_bits: 32
    description: Configures CPU stall options
    reset_value: 0x28140403
    fields:
    - !Field
      name: CPU_STALL_EN
      bit_offset: 0
      bit_width: 1
      description: Enables CPU stalling.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_STALL_WAIT
      bit_offset: 1
      bit_width: 5
      description: Sets the CPU stall waiting cycle (using the RTC fast clock).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_WAIT
      bit_offset: 6
      bit_width: 8
      description: Sets the 8 MHz clock  waiting (using the RTC slow clock).
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_BUF_WAIT
      bit_offset: 14
      bit_width: 10
      description: Sets the XTAL waiting cycle (using the RTC slow clock).
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_BUF_WAIT
      bit_offset: 24
      bit_width: 8
      description: Sets the PLL waiting cycle (using the RTC slow clock).
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER2
    addr: 0x3f408020
    size_bits: 32
    description: Configures RTC slow clock and touch controller
    reset_value: 0x1080000
    fields:
    - !Field
      name: ULPCP_TOUCH_START_WAIT
      bit_offset: 15
      bit_width: 9
      description: Sets the waiting cycle (usingg the RTC slow clock) before the ULP
        co-processor / touch controller start to work.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MIN_TIME_CK8M_OFF
      bit_offset: 24
      bit_width: 8
      description: Sets the minimal cycle for  8 MHz clock (using the RTC slow clock)
        when powered down.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER3
    addr: 0x3f408024
    size_bits: 32
    description: configure some wait time for power on
    reset_value: 0x14160a08
    fields:
    - !Field
      name: WIFI_WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM_RAM_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM_RAM_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER4
    addr: 0x3f408028
    size_bits: 32
    description: configure some wait time for power on
    reset_value: 0x10200a08
    fields:
    - !Field
      name: WAIT_TIMER
      bit_offset: 0
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: POWERUP_TIMER
      bit_offset: 9
      bit_width: 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER5
    addr: 0x3f40802c
    size_bits: 32
    description: Configures the minimal sleep cycles
    reset_value: 0x12148000
    fields:
    - !Field
      name: MIN_SLP_VAL
      bit_offset: 8
      bit_width: 8
      description: Sets the minimal sleep cycles (using the RTC slow clock).
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCMEM_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTCMEM_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMER6
    addr: 0x3f408030
    size_bits: 32
    description: Configure minimal sleep cycles register
    reset_value: 0x10200000
    fields:
    - !Field
      name: DG_DCDC_WAIT_TIMER
      bit_offset: 16
      bit_width: 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_DCDC_POWERUP_TIMER
      bit_offset: 25
      bit_width: 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANA_CONF
    addr: 0x3f408034
    size_bits: 32
    description: Configures the power options for I2C and PLLA
    reset_value: 0xa40000
    fields:
    - !Field
      name: I2C_RESET_POR_FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: SLEEP_I2CPOR force pd
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_RESET_POR_FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: SLEEP_I2CPOR force pu
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_RST_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable a reset when the system detects a glitch.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_FORCE_PD
      bit_offset: 21
      bit_width: 1
      description: Sets this bit to FPD the SAR_I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: Sets this bit to FPU the SAR_I2C.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLA_FORCE_PD
      bit_offset: 23
      bit_width: 1
      description: Sets this bit to FPD the PLLA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLLA_FORCE_PU
      bit_offset: 24
      bit_width: 1
      description: Sets this bit to FPU the PLLA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBPLL_CAL_SLP_START
      bit_offset: 25
      bit_width: 1
      description: start BBPLL calibration during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: PVTMON_PU
      bit_offset: 26
      bit_width: 1
      description: '1: PVTMON power up    ,  otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXRF_I2C_PU
      bit_offset: 27
      bit_width: 1
      description: '1: TXRF_I2C power up    ,    otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFRX_PBUS_PU
      bit_offset: 28
      bit_width: 1
      description: '1: RFRX_PBUS power up   ,   otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CKGEN_I2C_PU
      bit_offset: 30
      bit_width: 1
      description: '1: CKGEN_I2C power up   , otherwise power down'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_I2C_PU
      bit_offset: 31
      bit_width: 1
      description: 1. PLL_I2C power up ,otherwise power down
      read_allowed: true
      write_allowed: true
  - !Register
    name: RESET_STATE
    addr: 0x3f408038
    size_bits: 32
    description: Indicates the CPU reset source. For more information about the reset
      cause, please refer to Table \ref{table:resetreasons} in Chapter \ref{module:ResetandClock}
      \textit{\nameref{module:ResetandClock}}.
    reset_value: 0x3000
    fields:
    - !Field
      name: RESET_CAUSE_PROCPU
      bit_offset: 0
      bit_width: 6
      description: Stores the CPU reset cause.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RESET_CAUSE_APPCPU
      bit_offset: 6
      bit_width: 6
      description: reset cause of APP CPU
      read_allowed: true
      write_allowed: false
    - !Field
      name: APPCPU_STAT_VECTOR_SEL
      bit_offset: 12
      bit_width: 1
      description: APP CPU state vector sel
      read_allowed: true
      write_allowed: true
    - !Field
      name: PROCPU_STAT_VECTOR_SEL
      bit_offset: 13
      bit_width: 1
      description: Selects the CPU state vector.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WAKEUP_STATE
    addr: 0x3f40803c
    size_bits: 32
    description: Wakeup bitmap enabling register
    reset_value: 0x60000
    fields:
    - !Field
      name: WAKEUP_ENA
      bit_offset: 15
      bit_width: 17
      description: Enables the wakeup bitmap
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_ENA_RTC
    addr: 0x3f408040
    size_bits: 32
    description: RTC interrupt enabling register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Enables interruption when the chip wakes up from sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: Enables interruption when the chip rejects to go to sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: Enables interruption when the SDIO idles.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: Enables the RTC watchdog interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SCAN_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: Enables interruption upon the completion of a touch scaning.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: Enables the ULP co-processor interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: Enables interruption upon the completion of a single touch.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_ACTIVE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: Enables interruption when a touch is detected.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_INACTIVE_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: Enables interruption when a touch is released.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: Enables the brown out interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAIN_TIMER_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: Enables the RTC main timer interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC1_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: Enables the SAR ADC 1 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: Enables the touch sensor interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: Enables the ULP-RISCV interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARADC2_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: Enables the SAR ADC 2 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: Enables the super watchdog interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_DEAD_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: Enables interruption when the 32 kHz crystal is dead.
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_TRAP_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: Enables interruption when the ULP-RISCV is trapped.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_TIMEOUT_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: Enables interruption when touch sensor times out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: Enables interruption when a gitch is detected.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_RTC
    addr: 0x3f408044
    size_bits: 32
    description: RTC interrupt raw register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: Stores the raw interrupt triggered when the chip wakes up from
        sleep.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: Stores the raw interrupt triggered when the chip rejects to go
        to sleep.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: Stores the raw interrupt triggered when the SDIO idles.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: Stores the raw RTC watchdog interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_SCAN_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: Stores the raw interrupt triggered upon the completion of a touch
        scaning.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ULP_CP_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: Stores the raw ULP co-processor interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: Stores the raw interrupt triggered upon the completion of a single
        touch.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_ACTIVE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: Stores the raw interrupt triggered when a touch is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_INACTIVE_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: Stores the raw interrupt triggered when a touch is released.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: Stores the raw brown out interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_TIMER_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: Stores the raw RTC main timer interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SARADC1_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: Stores the raw SAR ADC 1 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: Stores the raw touch sensor interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: Stores the raw ULP-RISCV interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SARADC2_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: Stores the raw SAR ADC 2 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: Stores the raw super watchdog interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: XTAL32K_DEAD_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: Stores the raw interrupt triggered when the 32 kHz crystal is dead.
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TRAP_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: Stores the raw interrupt triggered when the ULP-RISCV is trapped.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_TIMEOUT_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: Stores the raw interrupt triggered when touch sensor times out.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: Stores the raw interrupt triggered when a gitch is detected.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_RTC
    addr: 0x3f408048
    size_bits: 32
    description: RTC interrupt state register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: Stores the status of the interrupt triggered when the chip wakes
        up from sleep.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLP_REJECT_INT_ST
      bit_offset: 1
      bit_width: 1
      description: Stores the status of the interrupt triggered when the chip rejects
        to go to sleep.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SDIO_IDLE_INT_ST
      bit_offset: 2
      bit_width: 1
      description: Stores the status of the interrupt triggered when the SDIO idles.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: Stores the status of the RTC watchdog interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_SCAN_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: Stores the status of the interrupt triggered upon the completion
        of a touch scaning.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ULP_CP_INT_ST
      bit_offset: 5
      bit_width: 1
      description: Stores the status of the ULP co-processor interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: Stores the status of the interrupt triggered upon the completion
        of a single touch.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_ACTIVE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: Stores the status of the interrupt triggered when a touch is detected.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_INACTIVE_INT_ST
      bit_offset: 8
      bit_width: 1
      description: Stores the status of the interrupt triggered when a touch is released.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BROWN_OUT_INT_ST
      bit_offset: 9
      bit_width: 1
      description: Stores the status of the brown out interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_TIMER_INT_ST
      bit_offset: 10
      bit_width: 1
      description: Stores the status of the RTC main timer interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SARADC1_INT_ST
      bit_offset: 11
      bit_width: 1
      description: Stores the status of the SAR ADC 1 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_INT_ST
      bit_offset: 12
      bit_width: 1
      description: Stores the status of the touch sensor interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_INT_ST
      bit_offset: 13
      bit_width: 1
      description: Stores the status of the ULP-RISCV interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SARADC2_INT_ST
      bit_offset: 14
      bit_width: 1
      description: Stores the status of the SAR ADC 2 interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_INT_ST
      bit_offset: 15
      bit_width: 1
      description: Stores the status of the super watchdog interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: XTAL32K_DEAD_INT_ST
      bit_offset: 16
      bit_width: 1
      description: Stores the status of the interrupt triggered when the 32 kHz crystal
        is dead.
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TRAP_INT_ST
      bit_offset: 17
      bit_width: 1
      description: Stores the status of the interrupt triggered when the ULP-RISCV
        is trapped.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_TIMEOUT_INT_ST
      bit_offset: 18
      bit_width: 1
      description: Stores the status of the interrupt triggered when touch sensor
        times out.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 19
      bit_width: 1
      description: Stores the status of the interrupt triggered when a gitch is detected.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_RTC
    addr: 0x3f40804c
    size_bits: 32
    description: RTC interrupt clear register
    fields:
    - !Field
      name: SLP_WAKEUP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Clears the interrupt triggered when the chip wakes up from sleep.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SLP_REJECT_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Clears the interrupt triggered when the chip rejects to go to sleep.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SDIO_IDLE_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Clears the interrupt triggered when the SDIO idles.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Enables the RTC watchdog interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_SCAN_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Clears the interrupt triggered upon the completion of a touch scaning.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ULP_CP_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Enables the ULP co-processor interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Clears the interrupt triggered upon the completion of a single
        touch.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_ACTIVE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Clears the interrupt triggered when a touch is detected.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_INACTIVE_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Clears the interrupt triggered when a touch is released.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BROWN_OUT_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Clears the brown out interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MAIN_TIMER_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Clears the RTC main timer interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SARADC1_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Clears the SAR ADC 1 interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TSENS_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Clears the touch sensor interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Clears the ULP-RISCV interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SARADC2_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Clears the SAR ADC 2 interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Clears the super watchdog interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: XTAL32K_DEAD_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Clears the interrupt triggered when the 32 kHz crystal is dead.
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_TRAP_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Clears the interrupt triggered when the ULP-RISCV is trapped.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_TIMEOUT_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Clears the interrupt triggered when touch sensor times out.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Clears the interrupt triggered when a gitch is detected.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STORE0
    addr: 0x3f408050
    size_bits: 32
    description: Reservation register 0
    fields:
    - !Field
      name: SCRATCH0
      bit_offset: 0
      bit_width: 32
      description: Reservation register 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE1
    addr: 0x3f408054
    size_bits: 32
    description: Reservation register 1
    fields:
    - !Field
      name: SCRATCH1
      bit_offset: 0
      bit_width: 32
      description: Reservation register 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE2
    addr: 0x3f408058
    size_bits: 32
    description: Reservation register 2
    fields:
    - !Field
      name: SCRATCH2
      bit_offset: 0
      bit_width: 32
      description: Reservation register 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE3
    addr: 0x3f40805c
    size_bits: 32
    description: Reservation register 3
    fields:
    - !Field
      name: SCRATCH3
      bit_offset: 0
      bit_width: 32
      description: Reservation register 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_XTL_CONF
    addr: 0x3f408060
    size_bits: 32
    description: 32 kHz crystal oscillator configuration register
    reset_value: 0x66c80
    fields:
    - !Field
      name: XTAL32K_WDT_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable the 32 kHz crystal watchdog.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_CLK_FO
      bit_offset: 1
      bit_width: 1
      description: Set this bit to FPU the 32 kHz crystal watchdog clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_RESET
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset the 32 kHz crystal watchdog by SW.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_EXT_CLK_FO
      bit_offset: 3
      bit_width: 1
      description: Set this bit to FPU the external clock of 32 kHz crystal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_BACKUP
      bit_offset: 4
      bit_width: 1
      description: Set this bit to switch to the backup clock when the 32 kHz crystal
        is dead.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RESTART
      bit_offset: 5
      bit_width: 1
      description: Set this bit to restart the 32 kHz crystal automatically when the
        32 kHz crystal is dead.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_AUTO_RETURN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to switch back to 32 kHz crystal when the 32 kHz crystal
        is restarted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_XPD_FORCE
      bit_offset: 7
      bit_width: 1
      description: Set 1 to allow the software to FPD the 32 kHz crystal
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCKINIT_XTAL_32K
      bit_offset: 8
      bit_width: 1
      description: Applies an internal clock to help the 32 kHz crystal to start.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBUF_XTAL_32K
      bit_offset: 9
      bit_width: 1
      description: '0: single-end buffer 1: differential buffer'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DGM_XTAL_32K
      bit_offset: 10
      bit_width: 3
      description: xtal_32k gm control
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRES_XTAL_32K
      bit_offset: 13
      bit_width: 3
      description: DRES_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_XTAL_32K
      bit_offset: 16
      bit_width: 1
      description: XPD_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_XTAL_32K
      bit_offset: 17
      bit_width: 3
      description: DAC_XTAL_32K
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STATE
      bit_offset: 20
      bit_width: 3
      description: Stores the status of the 32 kHz watchdog.
      read_allowed: true
      write_allowed: false
    - !Field
      name: XTAL32K_GPIO_SEL
      bit_offset: 23
      bit_width: 1
      description: 'Selects the 32 kHz crystal clock. 0: selects the external 32 kHz
        clock'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_LV
      bit_offset: 30
      bit_width: 1
      description: '0: powers down XTAL at high level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTL_EXT_CTR_EN
      bit_offset: 31
      bit_width: 1
      description: Enables the GPIO to power down the crystal oscillator.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP_CONF
    addr: 0x3f408064
    size_bits: 32
    description: GPIO wakeup configuration register
    fields:
    - !Field
      name: GPIO_WAKEUP_FILTER
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable the GPIO wakeup event filter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP0_LV
      bit_offset: 30
      bit_width: 1
      description: '0: external wakeup 0 at low level     1: external wakeup 0 at
        high level'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_WAKEUP1_LV
      bit_offset: 31
      bit_width: 1
      description: '0: external wakeup 1 at low level     1: external wakeup 1 at
        high level'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_REJECT_CONF
    addr: 0x3f408068
    size_bits: 32
    description: Configures sleep / reject options
    fields:
    - !Field
      name: SLEEP_REJECT_ENA
      bit_offset: 13
      bit_width: 17
      description: Set this bit to enable reject-to-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LIGHT_SLP_REJECT_EN
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable reject-to-light-sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEEP_SLP_REJECT_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable reject-to-deep-sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERIOD_CONF
    addr: 0x3f40806c
    size_bits: 32
    description: CPU sel option
    fields:
    - !Field
      name: CPUSEL_CONF
      bit_offset: 29
      bit_width: 1
      description: CPU sel option
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 30
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_ACT_CONF
    addr: 0x3f408070
    size_bits: 32
    description: configure sdio active register
    fields:
    - !Field
      name: SDIO_ACT_DNUM
      bit_offset: 22
      bit_width: 10
      description: configure sdio act dnum
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLK_CONF
    addr: 0x3f408074
    size_bits: 32
    description: RTC clock configuration register
    reset_value: 0x1583218
    fields:
    - !Field
      name: CK8M_DIV_SEL_VLD
      bit_offset: 3
      bit_width: 1
      description: Synchronizes the reg_ck8m_div_sel. Not that you have to invalidate
        the bus before switching clock, and validate the new clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV
      bit_offset: 4
      bit_width: 2
      description: 'Set the CK8M_D256_OUT divider. 00: divided by 128   01: divided
        by 256   10: divided by 512  11: divided by 1024.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M
      bit_offset: 6
      bit_width: 1
      description: Set this bit to disable CK8M and CK8M_D256_OUT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_CK8M_DIV
      bit_offset: 7
      bit_width: 1
      description: 'Selects the CK8M_D256_OUT. 1: CK8M 0: CK8M divided by 256.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_XTAL32K_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable CK_XTAL_32K clock for the digital core.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_D256_EN
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable CK8M_D256_OUT clock for the digital core.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_CLK8M_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable 8 MHz clock for the digital core.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DIV_SEL
      bit_offset: 12
      bit_width: 3
      description: Stores the 8 MHz divider, which is reg_ck8m_div_sel + 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL_FORCE_NOGATING
      bit_offset: 15
      bit_width: 1
      description: Set this bit to force no gating to cystal during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_NOGATING
      bit_offset: 16
      bit_width: 1
      description: Set this bit to disable force gating to 8 MHz crystal during sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_DFREQ
      bit_offset: 17
      bit_width: 8
      description: CK8M_DFREQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PD
      bit_offset: 25
      bit_width: 1
      description: Set this bit to FPD the 8 MHz clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK8M_FORCE_PU
      bit_offset: 26
      bit_width: 1
      description: Set this bit to FPU the 8 MHz clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_CLK_RTC_SEL
      bit_offset: 29
      bit_width: 1
      description: 'Set this bit to select the RTC fast clock. 0: XTAL div 4, 1: CK8M.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_CLK_RTC_SEL
      bit_offset: 30
      bit_width: 2
      description: 'Set this bit to select the RTC slow clock. 0: 90K rtc_clk  1:
        32k XTAL  2: 8md256'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLOW_CLK_CONF
    addr: 0x3f408078
    size_bits: 32
    description: RTC slow clock configuration register
    reset_value: 0x400000
    fields:
    - !Field
      name: ANA_CLK_DIV_VLD
      bit_offset: 22
      bit_width: 1
      description: Synchronizes the reg\_rtc\_ana\_clk\_div bus. Note that you have
        to invalidate the bus before switching clock, and validate the new clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANA_CLK_DIV
      bit_offset: 23
      bit_width: 8
      description: Set the rtc_clk divider.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOW_CLK_NEXT_EDGE
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDIO_CONF
    addr: 0x3f40807c
    size_bits: 32
    description: configure vddsdio register
    reset_value: 0x2b0be0a
    fields:
    - !Field
      name: SDIO_TIMER_TARGET
      bit_offset: 0
      bit_width: 8
      description: timer count to apply reg_sdio_dcap after sdio power on
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DTHDRV
      bit_offset: 9
      bit_width: 2
      description: Tieh = 1 mode drive ability. Initially set to 0 to limit charge
        current  set to 3 after several us.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCAP
      bit_offset: 11
      bit_width: 2
      description: ability to prevent LDO from overshoot
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_INITI
      bit_offset: 13
      bit_width: 2
      description: 'add resistor from ldo output to ground. 0: no res  1: 6k  2: 4k   3:
        2k'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_EN_INITI
      bit_offset: 15
      bit_width: 1
      description: 0 to set init[1:0]=0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_DCURLIM
      bit_offset: 16
      bit_width: 3
      description: tune current limit threshold when tieh = 0. About 800mA/(8+d)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_MODECURLIM
      bit_offset: 19
      bit_width: 1
      description: select current limit mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_ENCURLIM
      bit_offset: 20
      bit_width: 1
      description: enable current limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_REG_PD_EN
      bit_offset: 21
      bit_width: 1
      description: power down SDIO_REG in sleep. Only active when reg_sdio_force =
        0
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_FORCE
      bit_offset: 22
      bit_width: 1
      description: '1: use SW option to control SDIO_REG   0: use state machine'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDIO_TIEH
      bit_offset: 23
      bit_width: 1
      description: SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: REG1P8_READY
      bit_offset: 24
      bit_width: 1
      description: read only register for REG1P8_READY
      read_allowed: true
      write_allowed: false
    - !Field
      name: DREFL_SDIO
      bit_offset: 25
      bit_width: 2
      description: SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFM_SDIO
      bit_offset: 27
      bit_width: 2
      description: SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DREFH_SDIO
      bit_offset: 29
      bit_width: 2
      description: SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SDIO
      bit_offset: 31
      bit_width: 1
      description: SW option for XPD_VOOSDIO. Only active when reg_sdio_force = 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BIAS_CONF
    addr: 0x3f408080
    size_bits: 32
    description: configure power register
    reset_value: 0x10800
    fields:
    - !Field
      name: BIAS_BUF_IDLE
      bit_offset: 10
      bit_width: 1
      description: open bias buf when system in active
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_WAKE
      bit_offset: 11
      bit_width: 1
      description: open bias buf when rtc in wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_DEEP_SLP
      bit_offset: 12
      bit_width: 1
      description: open bias buf when rtc in deep sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_BUF_MONITOR
      bit_offset: 13
      bit_width: 1
      description: open bias buf when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_DEEP_SLP
      bit_offset: 14
      bit_width: 1
      description: xpd cur when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_CUR_MONITOR
      bit_offset: 15
      bit_width: 1
      description: xpd cur when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_DEEP_SLP
      bit_offset: 16
      bit_width: 1
      description: bias_sleep when rtc in sleep_state
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIAS_SLEEP_MONITOR
      bit_offset: 17
      bit_width: 1
      description: bias_sleep when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_DEEP_SLP
      bit_offset: 18
      bit_width: 4
      description: DBG_ATTEN when rtc in sleep state
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBG_ATTEN_MONITOR
      bit_offset: 22
      bit_width: 4
      description: DBG_ATTEN when rtc in monitor state
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENB_SCK_XTAL
      bit_offset: 26
      bit_width: 1
      description: ENB_SCK_XTAL
      read_allowed: true
      write_allowed: true
    - !Field
      name: INC_HEARTBEAT_REFRESH
      bit_offset: 27
      bit_width: 1
      description: INC_HEARTBEAT_REFRESH
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEC_HEARTBEAT_PERIOD
      bit_offset: 28
      bit_width: 1
      description: DEC_HEARTBEAT_PERIOD
      read_allowed: true
      write_allowed: true
    - !Field
      name: INC_HEARTBEAT_PERIOD
      bit_offset: 29
      bit_width: 1
      description: INC_HEARTBEAT_PERIOD
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEC_HEARTBEAT_WIDTH
      bit_offset: 30
      bit_width: 1
      description: DEC_HEARTBEAT_WIDTH
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_BIAS_I2C
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: BIAS
    addr: 0x3f408084
    size_bits: 32
    description: RTC/DIG regulator configuration register
    reset_value: 0xa9002400
    fields:
    - !Field
      name: DIG_DBIAS_SLP
      bit_offset: 8
      bit_width: 3
      description: DIG_REG_DBIAS during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_DBIAS_WAK
      bit_offset: 11
      bit_width: 3
      description: DIG_REG_DBIAS during wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCK_DCAP
      bit_offset: 14
      bit_width: 8
      description: SCK_DCAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBIAS_SLP
      bit_offset: 22
      bit_width: 3
      description: RTC_DBIAS during sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBIAS_WAK
      bit_offset: 25
      bit_width: 3
      description: RTC_DBIAS during wakeup
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PD
      bit_offset: 28
      bit_width: 1
      description: RTC_DBOOST force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBOOST_FORCE_PU
      bit_offset: 29
      bit_width: 1
      description: RTC_DBOOST force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PD
      bit_offset: 30
      bit_width: 1
      description: Set this bit to FPD the RTC_REG, which means decreasing its voltage
        to 0.8 V or lower.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REGULATOR_FORCE_PU
      bit_offset: 31
      bit_width: 1
      description: Set this bit to FPU the RTC_REG.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PWC
    addr: 0x3f408088
    size_bits: 32
    description: RTC power configuraiton register
    reset_value: 0x12925
    fields:
    - !Field
      name: FASTMEM_FORCE_NOISO
      bit_offset: 0
      bit_width: 1
      description: Set this bit to disable the force isolatation to the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_ISO
      bit_offset: 1
      bit_width: 1
      description: Set this bit to force isolate the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_NOISO
      bit_offset: 2
      bit_width: 1
      description: Set this bit to disable the force isolatation to the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_ISO
      bit_offset: 3
      bit_width: 1
      description: Set this bit to force isolate the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ISO
      bit_offset: 4
      bit_width: 1
      description: Set this bit to force isolate the RTC peripherals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_NOISO
      bit_offset: 5
      bit_width: 1
      description: Set this bit to disable the force isolatation to the RTC peripherals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FOLW_CPU
      bit_offset: 6
      bit_width: 1
      description: Set 1 to FPD the RTC fast memory when the CPU is powered down
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_LPD
      bit_offset: 7
      bit_width: 1
      description: Set this bit to force not retain the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_LPU
      bit_offset: 8
      bit_width: 1
      description: Set this bit to force retain the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FOLW_CPU
      bit_offset: 9
      bit_width: 1
      description: Set 1 to FPD the RTC slow memory when the CPU is powered down
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_LPD
      bit_offset: 10
      bit_width: 1
      description: Set this bit to force not retain the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_LPU
      bit_offset: 11
      bit_width: 1
      description: Set this bit to force retain the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_PD
      bit_offset: 12
      bit_width: 1
      description: Set this bit to FPD the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_FORCE_PU
      bit_offset: 13
      bit_width: 1
      description: Set this bit to FPU the RTC fast memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FASTMEM_PD_EN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable PD for the RTC fast memory in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_PD
      bit_offset: 15
      bit_width: 1
      description: Set this bit to FPD the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_FORCE_PU
      bit_offset: 16
      bit_width: 1
      description: Set this bit to FPU the RTC slow memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOWMEM_PD_EN
      bit_offset: 17
      bit_width: 1
      description: Set this bit to enable PD for the RTC slow memory in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PD
      bit_offset: 18
      bit_width: 1
      description: Set this bit to FPD the RTC peripherals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_PU
      bit_offset: 19
      bit_width: 1
      description: Set this bit to FPU the RTC peripherals.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable PD for the RTC peripherals in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD_FORCE_HOLD
      bit_offset: 21
      bit_width: 1
      description: Set this bit the force hold the RTC GPIOs.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PWC
    addr: 0x3f40808c
    size_bits: 32
    description: Digital system power configuraiton register
    reset_value: 0x555550
    fields:
    - !Field
      name: LSLP_MEM_FORCE_PD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to FPD the memories in the digital system in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LSLP_MEM_FORCE_PU
      bit_offset: 4
      bit_width: 1
      description: Set this bit to FPU the memories in the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_PD
      bit_offset: 5
      bit_width: 1
      description: ROM force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_PU
      bit_offset: 6
      bit_width: 1
      description: ROM force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_PD
      bit_offset: 7
      bit_width: 1
      description: internal SRAM 0 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_PU
      bit_offset: 8
      bit_width: 1
      description: internal SRAM 0 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_PD
      bit_offset: 9
      bit_width: 1
      description: internal SRAM 1 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_PU
      bit_offset: 10
      bit_width: 1
      description: internal SRAM 1 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_PD
      bit_offset: 11
      bit_width: 1
      description: internal SRAM 2 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_PU
      bit_offset: 12
      bit_width: 1
      description: internal SRAM 2 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_PD
      bit_offset: 13
      bit_width: 1
      description: internal SRAM 3 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_PU
      bit_offset: 14
      bit_width: 1
      description: internal SRAM 3 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_PD
      bit_offset: 15
      bit_width: 1
      description: internal SRAM 4 force power down
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_PU
      bit_offset: 16
      bit_width: 1
      description: internal SRAM 4 force power up
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PD
      bit_offset: 17
      bit_width: 1
      description: Set this bit to FPD the Wi-Fi circuit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_PU
      bit_offset: 18
      bit_width: 1
      description: Set this bit to FPU the Wi-Fi circuit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PD
      bit_offset: 19
      bit_width: 1
      description: Set this bit to FPD the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_PU
      bit_offset: 20
      bit_width: 1
      description: Set this bit to FPD the DC-DC convertor in the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_DCDC_FORCE_PD
      bit_offset: 21
      bit_width: 1
      description: Set this bit to FPD the DC-DC convertor in the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_DCDC_FORCE_PU
      bit_offset: 22
      bit_width: 1
      description: Set this bit to FPU the DC-DC convertor in the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_DCDC_PD_EN
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable PD for the DC-DC convertor in the digital
        system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_PD_EN
      bit_offset: 24
      bit_width: 1
      description: enable power down ROM in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_PD_EN
      bit_offset: 25
      bit_width: 1
      description: enable power down internal SRAM 0 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_PD_EN
      bit_offset: 26
      bit_width: 1
      description: enable power down internal SRAM 1 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_PD_EN
      bit_offset: 27
      bit_width: 1
      description: enable power down internal SRAM 2 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_PD_EN
      bit_offset: 28
      bit_width: 1
      description: enable power down internal SRAM 3 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_PD_EN
      bit_offset: 29
      bit_width: 1
      description: enable power down internal SRAM 4 in sleep
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_PD_EN
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable PD for the Wi-Fi circuit in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_PD_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable PD for the digital system in sleep.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_ISO
    addr: 0x3f408090
    size_bits: 32
    description: Digital system ISO configuration register
    reset_value: 0xaaaa5000
    fields:
    - !Field
      name: FORCE_OFF
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_ON
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD
      bit_offset: 9
      bit_width: 1
      description: Indicates the autu-hold status of the digital GPIOs.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLR_DG_PAD_AUTOHOLD
      bit_offset: 10
      bit_width: 1
      description: Se this bit to clear the auto-hold enabler for the digital GPIOs.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DG_PAD_AUTOHOLD_EN
      bit_offset: 11
      bit_width: 1
      description: Se this bit to allow the digital GPIOs to enter the autohold status.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_NOISO
      bit_offset: 12
      bit_width: 1
      description: Set this bit to disable the force isolatation to the digital GPIOs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_ISO
      bit_offset: 13
      bit_width: 1
      description: Set this bit to force isolate the digital GPIOs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_UNHOLD
      bit_offset: 14
      bit_width: 1
      description: Set this bit the force unhold the digital GPIOs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_PAD_FORCE_HOLD
      bit_offset: 15
      bit_width: 1
      description: Set this bit the force hold the digital GPIOs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_ISO
      bit_offset: 16
      bit_width: 1
      description: ROM force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM0_FORCE_NOISO
      bit_offset: 17
      bit_width: 1
      description: ROM force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_ISO
      bit_offset: 18
      bit_width: 1
      description: internal SRAM 0 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM0_FORCE_NOISO
      bit_offset: 19
      bit_width: 1
      description: internal SRAM 0 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_ISO
      bit_offset: 20
      bit_width: 1
      description: internal SRAM 1 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM1_FORCE_NOISO
      bit_offset: 21
      bit_width: 1
      description: internal SRAM 1 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_ISO
      bit_offset: 22
      bit_width: 1
      description: internal SRAM 2 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM2_FORCE_NOISO
      bit_offset: 23
      bit_width: 1
      description: internal SRAM 2 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_ISO
      bit_offset: 24
      bit_width: 1
      description: internal SRAM 3 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM3_FORCE_NOISO
      bit_offset: 25
      bit_width: 1
      description: internal SRAM 3 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_ISO
      bit_offset: 26
      bit_width: 1
      description: internal SRAM 4 force ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTER_RAM4_FORCE_NOISO
      bit_offset: 27
      bit_width: 1
      description: internal SRAM 4 force no ISO
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_ISO
      bit_offset: 28
      bit_width: 1
      description: Set this bit to force isolate the Wi-Fi circuits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WIFI_FORCE_NOISO
      bit_offset: 29
      bit_width: 1
      description: Set this bit to disable the force isolatation to the Wi-Fi circuits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_ISO
      bit_offset: 30
      bit_width: 1
      description: Set this bit to force isolate the digital system.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DG_WRAP_FORCE_NOISO
      bit_offset: 31
      bit_width: 1
      description: Set this bit to disable the force isolatation to the digital system.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG0
    addr: 0x3f408094
    size_bits: 32
    description: RTC watchdog configuration register
    reset_value: 0x13214
    fields:
    - !Field
      name: WDT_CHIP_RESET_WIDTH
      bit_offset: 0
      bit_width: 8
      description: chip reset siginal pulse width
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CHIP_RESET_EN
      bit_offset: 8
      bit_width: 1
      description: wdt reset whole chip enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PAUSE_IN_SLP
      bit_offset: 9
      bit_width: 1
      description: Set this bit to pause the watchdog in sleep.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 10
      bit_width: 1
      description: enable WDT reset APP CPU
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 11
      bit_width: 1
      description: Set this bit to allow the watchdog to be able to reset CPU.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable watchdog when the chip boots from flash.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 13
      bit_width: 3
      description: Sets the length of the system reset counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 16
      bit_width: 3
      description: Sets the length of the CPU reset counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 19
      bit_width: 3
      description: '1: enable at the interrupt stage 2: enable at the CPU stage  3:
        enable at the system stage 4: enable at the system and RTC stage.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 22
      bit_width: 3
      description: '1: enable at the interrupt stage 2: enable at the CPU stage  3:
        enable at the system stage 4: enable at the system and RTC stage.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 25
      bit_width: 3
      description: '1: enable at the interrupt stage 2: enable at the CPU stage  3:
        enable at the system stage 4: enable at the system and RTC stage.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 28
      bit_width: 3
      description: '1: enable at the interrupt stage 2: enable at the CPU stage  3:
        enable at the system stage 4: enable at the system and RTC stage.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable the RTC watchdog.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x3f408098
    size_bits: 32
    description: Configures the hold time of RTC watchdog at level 1
    reset_value: 0x30d40
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Configures the hold time of RTC watchdog at level 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x3f40809c
    size_bits: 32
    description: Configures the hold time of RTC watchdog at level 2
    reset_value: 0x13880
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Configures the hold time of RTC watchdog at level 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x3f4080a0
    size_bits: 32
    description: Configures the hold time of RTC watchdog at level 3
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Configures the hold time of RTC watchdog at level 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x3f4080a4
    size_bits: 32
    description: Configures the hold time of RTC watchdog at level 4
    reset_value: 0xfff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Configures the hold time of RTC watchdog at level 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x3f4080a8
    size_bits: 32
    description: RTC watchdog SW feed configuration register
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 31
      bit_width: 1
      description: Set 1 to feed the RTC watchdog
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x3f4080ac
    size_bits: 32
    description: RTC watchdog write protection configuration register
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: Sets the write protection key of the watchdog.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWD_CONF
    addr: 0x3f4080b0
    size_bits: 32
    description: Super watchdog configuration register
    reset_value: 0x4b00000
    fields:
    - !Field
      name: SWD_RESET_FLAG
      bit_offset: 0
      bit_width: 1
      description: Indicates the super watchdog reset flag.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_FEED_INT
      bit_offset: 1
      bit_width: 1
      description: Reciving this interrupt leads to feeding the super watchdog via
        SW.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWD_SIGNAL_WIDTH
      bit_offset: 18
      bit_width: 10
      description: Adjusts the signal width sent to the super watchdog.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_RST_FLAG_CLR
      bit_offset: 28
      bit_width: 1
      description: Set to reset the supwer watchdog reset flag.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_FEED
      bit_offset: 29
      bit_width: 1
      description: Set to feed the super watchdog via SW.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SWD_DISABLE
      bit_offset: 30
      bit_width: 1
      description: Set this bit to disable super watchdong.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SWD_AUTO_FEED_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable automatic watchdog feeding upon interrupts.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWD_WPROTECT
    addr: 0x3f4080b4
    size_bits: 32
    description: Super watchdog write protection configuration register
    reset_value: 0x8f1d312a
    fields:
    - !Field
      name: SWD_WKEY
      bit_offset: 0
      bit_width: 32
      description: Sets the write protection key of the super watchdog.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SW_CPU_STALL
    addr: 0x3f4080b8
    size_bits: 32
    description: CPU stall configuration register
    fields:
    - !Field
      name: SW_STALL_APPCPU_C1
      bit_offset: 20
      bit_width: 6
      description: '{reg_sw_stall_appcpu_c1[5:0]  reg_sw_stall_appcpu_c0[1:0]} ==
        0x86 will stall APP CPU'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_STALL_PROCPU_C1
      bit_offset: 26
      bit_width: 6
      description: Set this bit to allow the SW to be able to send the CPU into stalling.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE4
    addr: 0x3f4080bc
    size_bits: 32
    description: Reservation register 4
    fields:
    - !Field
      name: SCRATCH4
      bit_offset: 0
      bit_width: 32
      description: Reservation register 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE5
    addr: 0x3f4080c0
    size_bits: 32
    description: Reservation register 5
    fields:
    - !Field
      name: SCRATCH5
      bit_offset: 0
      bit_width: 32
      description: Reservation register 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE6
    addr: 0x3f4080c4
    size_bits: 32
    description: Reservation register 6
    fields:
    - !Field
      name: SCRATCH6
      bit_offset: 0
      bit_width: 32
      description: Reservation register 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: STORE7
    addr: 0x3f4080c8
    size_bits: 32
    description: Reservation register 7
    fields:
    - !Field
      name: SCRATCH7
      bit_offset: 0
      bit_width: 32
      description: Reservation register 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOW_POWER_ST
    addr: 0x3f4080cc
    size_bits: 32
    description: RTC main state machine status register
    fields:
    - !Field
      name: XPD_ROM0
      bit_offset: 0
      bit_width: 1
      description: rom0 power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG_DCDC
      bit_offset: 2
      bit_width: 1
      description: External DCDC power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: PERI_ISO
      bit_offset: 3
      bit_width: 1
      description: rtc peripheral iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_RTC_PERI
      bit_offset: 4
      bit_width: 1
      description: rtc peripheral power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: WIFI_ISO
      bit_offset: 5
      bit_width: 1
      description: wifi iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_WIFI
      bit_offset: 6
      bit_width: 1
      description: wifi wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: DIG_ISO
      bit_offset: 7
      bit_width: 1
      description: digital wrap iso
      read_allowed: true
      write_allowed: false
    - !Field
      name: XPD_DIG
      bit_offset: 8
      bit_width: 1
      description: digital wrap power down
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_STATE_START
      bit_offset: 9
      bit_width: 1
      description: touch should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_STATE_SWITCH
      bit_offset: 10
      bit_width: 1
      description: touch is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_STATE_SLP
      bit_offset: 11
      bit_width: 1
      description: touch is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_STATE_DONE
      bit_offset: 12
      bit_width: 1
      description: touch is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_STATE_START
      bit_offset: 13
      bit_width: 1
      description: ulp/cocpu should start to work
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_STATE_SWITCH
      bit_offset: 14
      bit_width: 1
      description: ulp/cocpu is about to working. Switch rtc main state
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_STATE_SLP
      bit_offset: 15
      bit_width: 1
      description: ulp/cocpu is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_STATE_DONE
      bit_offset: 16
      bit_width: 1
      description: ulp/cocpu is done
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_XTAL_ISO
      bit_offset: 17
      bit_width: 1
      description: no use any more
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_PLL_ON
      bit_offset: 18
      bit_width: 1
      description: rtc main state machine is in states that pll should be running
      read_allowed: true
      write_allowed: false
    - !Field
      name: RDY_FOR_WAKEUP
      bit_offset: 19
      bit_width: 1
      description: Indicates the RTC is ready to be triggered by any wakeup source.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_WAIT_END
      bit_offset: 20
      bit_width: 1
      description: rtc main state machine has been waited for some cycles
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_WAKEUP_STATE
      bit_offset: 21
      bit_width: 1
      description: rtc main state machine is in the states of wakeup process
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_LOW_POWER_STATE
      bit_offset: 22
      bit_width: 1
      description: rtc main state machine is in the states of low power
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_IN_WAIT_8M
      bit_offset: 23
      bit_width: 1
      description: rtc main state machine is in wait 8m state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_IN_WAIT_PLL
      bit_offset: 24
      bit_width: 1
      description: rtc main state machine is in wait pll state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_IN_WAIT_XTL
      bit_offset: 25
      bit_width: 1
      description: rtc main state machine is in wait xtal state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_IN_SLP
      bit_offset: 26
      bit_width: 1
      description: rtc main state machine is in sleep state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE_IN_IDLE
      bit_offset: 27
      bit_width: 1
      description: rtc main state machine is in idle state
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAIN_STATE
      bit_offset: 28
      bit_width: 4
      description: rtc main state machine status
      read_allowed: true
      write_allowed: false
  - !Register
    name: DIAG0
    addr: 0x3f4080d0
    size_bits: 32
    description: debug register
    fields:
    - !Field
      name: LOW_POWER_DIAG1
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: PAD_HOLD
    addr: 0x3f4080d4
    size_bits: 32
    description: Configures the hold options for RTC GPIOs
    fields:
    - !Field
      name: TOUCH_PAD0_HOLD
      bit_offset: 0
      bit_width: 1
      description: Sets the touch GPIO 0 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD1_HOLD
      bit_offset: 1
      bit_width: 1
      description: Sets the touch GPIO 1 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD2_HOLD
      bit_offset: 2
      bit_width: 1
      description: Sets the touch GPIO 2 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD3_HOLD
      bit_offset: 3
      bit_width: 1
      description: Sets the touch GPIO 3 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD4_HOLD
      bit_offset: 4
      bit_width: 1
      description: Sets the touch GPIO 4 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD5_HOLD
      bit_offset: 5
      bit_width: 1
      description: Sets the touch GPIO 5 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD6_HOLD
      bit_offset: 6
      bit_width: 1
      description: Sets the touch GPIO 6 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD7_HOLD
      bit_offset: 7
      bit_width: 1
      description: Sets the touch GPIO 7 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD8_HOLD
      bit_offset: 8
      bit_width: 1
      description: Sets the touch GPIO 8 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD9_HOLD
      bit_offset: 9
      bit_width: 1
      description: Sets the touch GPIO 9 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD10_HOLD
      bit_offset: 10
      bit_width: 1
      description: Sets the touch GPIO 10 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD11_HOLD
      bit_offset: 11
      bit_width: 1
      description: Sets the touch GPIO 11 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD12_HOLD
      bit_offset: 12
      bit_width: 1
      description: Sets the touch GPIO 12 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD13_HOLD
      bit_offset: 13
      bit_width: 1
      description: Sets the touch GPIO 13 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_PAD14_HOLD
      bit_offset: 14
      bit_width: 1
      description: Sets the touch GPIO 14 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32P_HOLD
      bit_offset: 15
      bit_width: 1
      description: Sets the x32p to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X32N_HOLD
      bit_offset: 16
      bit_width: 1
      description: Sets the x32n to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC1_HOLD
      bit_offset: 17
      bit_width: 1
      description: Sets the pdac1 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDAC2_HOLD
      bit_offset: 18
      bit_width: 1
      description: Sets the pdac2 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD19_HOLD
      bit_offset: 19
      bit_width: 1
      description: Sets the RTG GPIO 19 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD20_HOLD
      bit_offset: 20
      bit_width: 1
      description: Sets the RTG GPIO 20 to hold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PAD21_HOLD
      bit_offset: 21
      bit_width: 1
      description: Sets the RTG GPIO 21 to hold.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIG_PAD_HOLD
    addr: 0x3f4080d8
    size_bits: 32
    description: Configures the hold option for digital GPIOs
    fields:
    - !Field
      name: DIG_PAD_HOLD
      bit_offset: 0
      bit_width: 32
      description: Set GPIO 21 to GPIO 45 to hold. (See bitmap to locate any GPIO).
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXT_WAKEUP1
    addr: 0x3f4080dc
    size_bits: 32
    description: EXT1 wakeup configuration register
    fields:
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 22
      description: Selects a RTC GPIO to be the EXT1 wakeup source.
      read_allowed: true
      write_allowed: true
    - !Field
      name: STATUS_CLR
      bit_offset: 22
      bit_width: 1
      description: Clears the EXT1 wakeup status.
      read_allowed: false
      write_allowed: true
  - !Register
    name: EXT_WAKEUP1_STATUS
    addr: 0x3f4080e0
    size_bits: 32
    description: EXT1 wakeup source register
    fields:
    - !Field
      name: EXT_WAKEUP1_STATUS
      bit_offset: 0
      bit_width: 22
      description: Indicates the EXT1 wakeup status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BROWN_OUT
    addr: 0x3f4080e4
    size_bits: 32
    description: Brownout configuration register
    reset_value: 0x3ff2ff1
    fields:
    - !Field
      name: BROWN_OUT2_ENA
      bit_offset: 0
      bit_width: 1
      description: enable brown_out2 to start chip reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WAIT
      bit_offset: 4
      bit_width: 10
      description: Configures the waiting cycle before sending an interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLOSE_FLASH_ENA
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable PD the flash when a brown-out happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PD_RF_ENA
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable PD the RF circuits when a brown-out happens.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_WAIT
      bit_offset: 16
      bit_width: 10
      description: Configures the waiting cycle before the reset after a brown-out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_ENA
      bit_offset: 26
      bit_width: 1
      description: Enables to reset brown-out.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_SEL
      bit_offset: 27
      bit_width: 1
      description: 'Selects the reset type when a brown-out happens. 1: chip reset'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CNT_CLR
      bit_offset: 29
      bit_width: 1
      description: Clears the brown-out counter.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ENA
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable brown-out detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DET
      bit_offset: 31
      bit_width: 1
      description: Indicates the status of the brown-out signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIME_LOW1
    addr: 0x3f4080e8
    size_bits: 32
    description: Stores the lower 32 bits of RTC timer 1
    fields:
    - !Field
      name: TIMER_VALUE1_LOW
      bit_offset: 0
      bit_width: 32
      description: RTC timer low 32 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: TIME_HIGH1
    addr: 0x3f4080ec
    size_bits: 32
    description: Stores the higher 16 bits of RTC timer 1
    fields:
    - !Field
      name: TIMER_VALUE1_HIGH
      bit_offset: 0
      bit_width: 16
      description: RTC timer high 16 bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: XTAL32K_CLK_FACTOR
    addr: 0x3f4080f0
    size_bits: 32
    description: Configures the divider factor for the backup clock of 32 kHz crystal
      oscillator
    fields:
    - !Field
      name: XTAL32K_CLK_FACTOR
      bit_offset: 0
      bit_width: 32
      description: Configures the divider factor for the 32 kHz crystal oscillator.
      read_allowed: true
      write_allowed: true
  - !Register
    name: XTAL32K_CONF
    addr: 0x3f4080f4
    size_bits: 32
    description: 32 kHz crystal oscillator configuration register
    reset_value: 0xff00000
    fields:
    - !Field
      name: XTAL32K_RETURN_WAIT
      bit_offset: 0
      bit_width: 4
      description: cycles to wait to return noral xtal 32k
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_RESTART_WAIT
      bit_offset: 4
      bit_width: 16
      description: Defines the maximum waiting cycle before restarting the 32 kHz
        crystal oscillator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_WDT_TIMEOUT
      bit_offset: 20
      bit_width: 8
      description: Defines the maximum waiting period for clock detection. If no clock
        is dected after this period, the 32 kHz crystal oscillator can be regarded
        as dead.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XTAL32K_STABLE_THRES
      bit_offset: 28
      bit_width: 4
      description: Defines the maximum allowed restarting period, within which the
        32 kHz crystal oscillator can be regarded as stable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_TIMER
    addr: 0x3f4080f8
    size_bits: 32
    description: Configure coprocessor timer
    fields:
    - !Field
      name: ULP_CP_PC_INIT
      bit_offset: 0
      bit_width: 11
      description: ULP coprocessor PC initial address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_GPIO_WAKEUP_ENA
      bit_offset: 29
      bit_width: 1
      description: 'Enable the option of ULP coprocessor woken up by

        RTC GPIO'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_GPIO_WAKEUP_CLR
      bit_offset: 30
      bit_width: 1
      description: 'Disable the option of ULP coprocessor woken up by

        RTC GPIO'
      read_allowed: false
      write_allowed: true
    - !Field
      name: ULP_CP_SLP_TIMER_EN
      bit_offset: 31
      bit_width: 1
      description: 'ULP coprocessor timer enable bit. 0: Disable hardware

        Timer. 1: Enable hardware timer'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ULP_CP_CTRL
    addr: 0x3f4080fc
    size_bits: 32
    description: ULP-FSM configuration register
    reset_value: 0x100200
    fields:
    - !Field
      name: ULP_CP_MEM_ADDR_INIT
      bit_offset: 0
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_MEM_ADDR_SIZE
      bit_offset: 11
      bit_width: 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_MEM_OFFSET_CLR
      bit_offset: 22
      bit_width: 1
      read_allowed: false
      write_allowed: true
    - !Field
      name: ULP_CP_CLK_FO
      bit_offset: 28
      bit_width: 1
      description: ULP-FSM clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_RESET
      bit_offset: 29
      bit_width: 1
      description: ULP-FSM clock software reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_FORCE_START_TOP
      bit_offset: 30
      bit_width: 1
      description: Write 1 to start ULP-FSM by software
      read_allowed: true
      write_allowed: true
    - !Field
      name: ULP_CP_START_TOP
      bit_offset: 31
      bit_width: 1
      description: Write 1 to start ULP-FSM
      read_allowed: true
      write_allowed: true
  - !Register
    name: COCPU_CTRL
    addr: 0x3f408100
    size_bits: 32
    description: ULP-RISCV configuration register
    reset_value: 0x8a0810
    fields:
    - !Field
      name: COCPU_CLK_FO
      bit_offset: 0
      bit_width: 1
      description: ULP-RISCV clock force on
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_START_2_RESET_DIS
      bit_offset: 1
      bit_width: 6
      description: Time from ULP-RISCV startup to pull down reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_START_2_INTR_EN
      bit_offset: 7
      bit_width: 6
      description: 'Time from ULP-RISCV startup to send out

        RISCV_START_INT interrupt'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT
      bit_offset: 13
      bit_width: 1
      description: Shut down ULP-RISCV
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT_2_CLK_DIS
      bit_offset: 14
      bit_width: 8
      description: Time from shut down ULP-RISCV to disable clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SHUT_RESET_EN
      bit_offset: 22
      bit_width: 1
      description: This bit is used to reset ULP-RISCV
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SEL
      bit_offset: 23
      bit_width: 1
      description: '0: select ULP-RISCV. 1: select ULP-FSM'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_DONE_FORCE
      bit_offset: 24
      bit_width: 1
      description: '0: select ULP-FSM DONE signal. 1: select ULP-RISCV DONE

        signal'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_DONE
      bit_offset: 25
      bit_width: 1
      description: 'DONE signal. Write 1 to this bit, ULP-RISCV will go to HALT and
        the

        timer starts counting'
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SW_INT_TRIGGER
      bit_offset: 26
      bit_width: 1
      description: Trigger ULP-RISCV register interrupt
      read_allowed: false
      write_allowed: true
  - !Register
    name: TOUCH_CTRL1
    addr: 0x3f408104
    size_bits: 32
    description: Touch control register
    reset_value: 0x10000100
    fields:
    - !Field
      name: TOUCH_SLEEP_CYCLES
      bit_offset: 0
      bit_width: 16
      description: Set sleep cycles for touch timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_MEAS_NUM
      bit_offset: 16
      bit_width: 16
      description: Configure measurement length (in 8 MHz), i.e., charge/discharge
        times.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_CTRL2
    addr: 0x3f408108
    size_bits: 32
    description: Touch control register
    reset_value: 0x840cc
    fields:
    - !Field
      name: TOUCH_DRANGE
      bit_offset: 2
      bit_width: 2
      description: TOUCH attenuation.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFL
      bit_offset: 4
      bit_width: 2
      description: 'TOUCH reference voltage low. 0: 0.5 V 1: 0.6 V 2: 0.7 V 3: 0.8
        V.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DREFH
      bit_offset: 6
      bit_width: 2
      description: 'TOUCH reference voltage high. 0: 2.4 V 1: 2.5 V 2: 2.6 V 3: 2.7
        V.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_BIAS
      bit_offset: 8
      bit_width: 1
      description: TOUCH BIAS power switch.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_REFC
      bit_offset: 9
      bit_width: 3
      description: Touch pad 0 reference capacitance.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DBIAS
      bit_offset: 12
      bit_width: 1
      description: '0: Use bandgap bias. 1: Use self bias.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_TIMER_EN
      bit_offset: 13
      bit_width: 1
      description: Touch timer enable bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_FSM_EN
      bit_offset: 14
      bit_width: 1
      description: '0: TOUCH_START and TOUCH_XPD are controlled by soft- ware. 1:
        TOUCH_START and TOUCH_XPD are controlled by the Touch FSM.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_EN
      bit_offset: 15
      bit_width: 1
      description: '1: Start the Touch FSM, only valid when RTC_CNTL_TOUCH_START_FORCE
        = 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_START_FORCE
      bit_offset: 16
      bit_width: 1
      description: '0: Start the Touch FSM by timer. 1: Start Touch FSM by software.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_XPD_WAIT
      bit_offset: 17
      bit_width: 8
      description: The waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_CYC_DIV
      bit_offset: 25
      bit_width: 2
      description: When a touch pad is active, sleep cycle could be divided by this
        number.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_TIMER_FORCE_DONE
      bit_offset: 27
      bit_width: 2
      description: Force touch timer done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_RESET
      bit_offset: 29
      bit_width: 1
      description: Reset TOUCH FSM via software.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_CLK_FO
      bit_offset: 30
      bit_width: 1
      description: Touch clock force on.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_CLKGATE_EN
      bit_offset: 31
      bit_width: 1
      description: Touch clock enable bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_SCAN_CTRL
    addr: 0x3f40810c
    size_bits: 32
    description: Configure touch scan settings
    reset_value: 0xf0000102
    fields:
    - !Field
      name: TOUCH_DENOISE_RES
      bit_offset: 0
      bit_width: 2
      description: 'Denoise resolution. 0: 12-bit; 1: 10-bit; 2: 8-bit; 3: 4-bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DENOISE_EN
      bit_offset: 2
      bit_width: 1
      description: Touch pad 0 will be used to denoise.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_INACTIVE_CONNECTION
      bit_offset: 8
      bit_width: 1
      description: 'Inactive touch pads connect to 0: HighZ, 1: GND.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SHIELD_PAD_EN
      bit_offset: 9
      bit_width: 1
      description: Touch pad 14 will be used as shield_pad.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SCAN_PAD_MAP
      bit_offset: 10
      bit_width: 15
      description: Pad enable map for touch scan mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_BUFDRV
      bit_offset: 25
      bit_width: 3
      description: Touch 14 buffer driver strength.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_OUT_RING
      bit_offset: 28
      bit_width: 4
      description: Select out one pad as guard_ring.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_SLP_THRES
    addr: 0x3f408110
    size_bits: 32
    description: Configure the settings of touch sleep pad
    reset_value: 0x78000000
    fields:
    - !Field
      name: TOUCH_SLP_TH
      bit_offset: 0
      bit_width: 22
      description: Set the threshold for touch sleep pad.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_APPROACH_EN
      bit_offset: 26
      bit_width: 1
      description: Enable the proximity mode of touch sleep pad.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_SLP_PAD
      bit_offset: 27
      bit_width: 5
      description: Select sleep pad.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_APPROACH
    addr: 0x3f408114
    size_bits: 32
    description: Configure touch approach settings
    reset_value: 0x50000000
    fields:
    - !Field
      name: TOUCH_SLP_CHANNEL_CLR
      bit_offset: 23
      bit_width: 1
      description: Clear touch sleep channel.
      read_allowed: false
      write_allowed: true
    - !Field
      name: MEAS_TIME
      bit_offset: 24
      bit_width: 8
      description: "Set the total measurement times for the pads in\nproximity mode.
        Range: 0 \u2013 255."
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_FILTER_CTRL
    addr: 0x3f408118
    size_bits: 32
    description: Configure touch filter settings
    reset_value: 0x96aa8800
    fields:
    - !Field
      name: TOUCH_SMOOTH_LVL
      bit_offset: 9
      bit_width: 2
      description: '0: Raw data. 1: IIR1/2. 2: IIR1/4. 3: IIR1/8.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_JITTER_STEP
      bit_offset: 11
      bit_width: 4
      description: "Touch jitter step. Range: 0 \u2013 15."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NEG_NOISE_LIMIT
      bit_offset: 15
      bit_width: 4
      description: Negative threshold counter limit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NEG_NOISE_THRES
      bit_offset: 19
      bit_width: 2
      description: Negative noise threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_NOISE_THRES
      bit_offset: 21
      bit_width: 2
      description: Active noise threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_HYSTERESIS
      bit_offset: 23
      bit_width: 2
      description: Touch hysteresis.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DEBOUNCE
      bit_offset: 25
      bit_width: 3
      description: Debounce counter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_FILTER_MODE
      bit_offset: 28
      bit_width: 3
      description: 'Set filter mode. 0: IIR 1/2; 1: IIR 1/4; 2: IIR 1/8; 3: IIR 1/16;
        4: IIR 1/32; 5: IIR 1/64; 6: IIR 1/128; 7: Jitter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_FILTER_EN
      bit_offset: 31
      bit_width: 1
      description: Enable touch filter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USB_CONF
    addr: 0x3f40811c
    size_bits: 32
    description: configure usb control register
    fields:
    - !Field
      name: USB_VREFH
      bit_offset: 0
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_VREFL
      bit_offset: 2
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_VREF_OVERRIDE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_PULL_OVERRIDE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DP_PULLUP
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DP_PULLDOWN
      bit_offset: 7
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DM_PULLUP
      bit_offset: 8
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_DM_PULLDOWN
      bit_offset: 9
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PULLUP_VALUE
      bit_offset: 10
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE_OVERRIDE
      bit_offset: 11
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_PAD_ENABLE
      bit_offset: 12
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TXM
      bit_offset: 13
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TXP
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TX_EN
      bit_offset: 15
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_TX_EN_OVERRIDE
      bit_offset: 16
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_RESET_DISABLE
      bit_offset: 17
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IO_MUX_RESET_DISABLE
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOUCH_TIMEOUT_CTRL
    addr: 0x3f408120
    size_bits: 32
    description: Configure touch timeout settings
    reset_value: 0x7fffff
    fields:
    - !Field
      name: TOUCH_TIMEOUT_NUM
      bit_offset: 0
      bit_width: 22
      description: Set touch timeout threshold.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_TIMEOUT_EN
      bit_offset: 22
      bit_width: 1
      description: Enable touch timeout.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_REJECT_CAUSE
    addr: 0x3f408124
    size_bits: 32
    description: Stores the reject-to-sleep cause.
    fields:
    - !Field
      name: REJECT_CAUSE
      bit_offset: 0
      bit_width: 17
      description: Stores the reject-to-sleep cause.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OPTIONS1
    addr: 0x3f408128
    size_bits: 32
    description: RTC option register
    fields:
    - !Field
      name: FORCE_DOWNLOAD_BOOT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to force the chip to boot from the download mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLP_WAKEUP_CAUSE
    addr: 0x3f40812c
    size_bits: 32
    description: Stores the sleep-to-wakeup cause.
    fields:
    - !Field
      name: WAKEUP_CAUSE
      bit_offset: 0
      bit_width: 17
      description: Stores the wakeup cause.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ULP_CP_TIMER_1
    addr: 0x3f408130
    size_bits: 32
    description: Configure sleep cycle of the timer
    reset_value: 0xc800
    fields:
    - !Field
      name: ULP_CP_TIMER_SLP_CYCLE
      bit_offset: 8
      bit_width: 24
      description: Set sleep cycles for ULP coprocessor timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f408138
    size_bits: 32
    reset_value: 0x1906191
    fields:
    - !Field
      name: CNTL_DATE
      bit_offset: 0
      bit_width: 28
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC_I2C
  description: Peripheral RTC_I2C
  base_addr: 0x3f408c00
  size: 0x100
  registers:
  - !Register
    name: SCL_LOW
    addr: 0x3f408c00
    size_bits: 32
    description: Configure the low level width of SCL
    reset_value: 0x100
    fields:
    - !Field
      name: PERIOD
      bit_offset: 0
      bit_width: 20
      description: 'This register is used to configure how many clock cycles SCL

        remains low.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f408c04
    size_bits: 32
    description: Transmission setting
    fields:
    - !Field
      name: SDA_FORCE_OUT
      bit_offset: 0
      bit_width: 1
      description: 'SDA output mode. 0: open drain. 1: push pull.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SCL_FORCE_OUT
      bit_offset: 1
      bit_width: 1
      description: 'SCL output mode. 0: open drain. 1: push pull.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MS_MODE
      bit_offset: 2
      bit_width: 1
      description: "Set this bit to configure RTC I\xB2C as a master."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_START
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1, RTC I2C starts sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_LSB_FIRST
      bit_offset: 4
      bit_width: 1
      description: 'This bit is used to control the sending mode. 0: send data from
        the most

        significant bit. 1: send data from the least significant bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LSB_FIRST
      bit_offset: 5
      bit_width: 1
      description: 'This bit is used to control the storage mode for received data.
        0: receive

        data from the most significant bit. 1: receive data from the least significant
        bit.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_GATE_EN
      bit_offset: 29
      bit_width: 1
      description: "RTC I\xB2C controller clock gate."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESET
      bit_offset: 30
      bit_width: 1
      description: "RTC I\xB2C software reset."
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: rtc i2c reg clk gating
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3f408c08
    size_bits: 32
    description: RTC I2C status
    fields:
    - !Field
      name: ACK_REC
      bit_offset: 0
      bit_width: 1
      description: 'The received ACK value. 0: ACK. 1: NACK.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_RW
      bit_offset: 1
      bit_width: 1
      description: '0: master writes to slave. 1: master reads from slave.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST
      bit_offset: 2
      bit_width: 1
      description: When the RTC I2C loses control of SCL line, the register changes
        to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_BUSY
      bit_offset: 3
      bit_width: 1
      description: '0: RTC I2C bus is in idle state. 1: RTC I2C bus is busy transferring
        data.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_ADDRESSED
      bit_offset: 4
      bit_width: 1
      description: 'When the address sent by the master matches the address of the

        slave, then this bit will be set.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: BYTE_TRANS
      bit_offset: 5
      bit_width: 1
      description: This field changes to 1 when one byte is transferred.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OP_CNT
      bit_offset: 6
      bit_width: 2
      description: Indicate which operation is working.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SHIFT
      bit_offset: 16
      bit_width: 8
      description: shifter content
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_MAIN_STATE_LAST
      bit_offset: 24
      bit_width: 3
      description: i2c last main status
      read_allowed: true
      write_allowed: false
    - !Field
      name: SCL_STATE_LAST
      bit_offset: 28
      bit_width: 3
      description: scl last status
      read_allowed: true
      write_allowed: false
  - !Register
    name: TO
    addr: 0x3f408c0c
    size_bits: 32
    description: Configure RTC I2C timeout
    reset_value: 0x10000
    fields:
    - !Field
      name: TIME_OUT
      bit_offset: 0
      bit_width: 20
      description: Timeout threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE_ADDR
    addr: 0x3f408c10
    size_bits: 32
    description: Configure slave address
    fields:
    - !Field
      name: SLAVE_ADDR
      bit_offset: 0
      bit_width: 15
      description: slave address
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_10BIT_EN
      bit_offset: 31
      bit_width: 1
      description: This field is used to enable the slave 10-bit addressing mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_HIGH
    addr: 0x3f408c14
    size_bits: 32
    description: Configure the high level width of SCL
    reset_value: 0x100
    fields:
    - !Field
      name: PERIOD
      bit_offset: 0
      bit_width: 20
      description: This register is used to configure how many cycles SCL remains
        high.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDA_DUTY
    addr: 0x3f408c18
    size_bits: 32
    description: 'Configure the SDA hold time after a negative

      SCL edge'
    reset_value: 0x10
    fields:
    - !Field
      name: NUM
      bit_offset: 0
      bit_width: 20
      description: 'The number of clock cycles between the SDA switch and the falling

        edge of SCL.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_START_PERIOD
    addr: 0x3f408c1c
    size_bits: 32
    description: 'Configure the delay between the SDA and SCL

      negative edge for a start condition'
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_START_PERIOD
      bit_offset: 0
      bit_width: 20
      description: Number of clock cycles to wait after generating a start condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCL_STOP_PERIOD
    addr: 0x3f408c20
    size_bits: 32
    description: Configure the delay between SDA and SCL positive edge for a stop
      condition
    reset_value: 0x8
    fields:
    - !Field
      name: SCL_STOP_PERIOD
      bit_offset: 0
      bit_width: 20
      description: Number of clock cycles to wait before generating a stop condition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f408c24
    size_bits: 32
    description: Clear RTC I2C interrupt
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: RTC_I2C_ARBITRATION_LOST_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: 'RTC_I2C_MASTER_TRAN_COMP_INT interrupt

        clear bit'
      read_allowed: false
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: RTC_I2C_TRANS_COMPLETE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: RTC_I2C_TIME_OUT_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: RTC_I2C_ACK_ERR_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_DATA_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: RTC_I2C_RX_DATA_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DATA_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: RTC_I2C_TX_DATA_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: DETECT_START_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: RTC_I2C_DETECT_START_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f408c28
    size_bits: 32
    description: RTC I2C raw interrupt
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: RTC_I2C_ARBITRATION_LOST_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: RTC_I2C_TRANS_COMPLETE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: RTC_I2C_TIME_OUT_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: RTC_I2C_ACK_ERR_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DATA_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: RTC_I2C_RX_DATA_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DATA_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: RTC_I2C_TX_DATA_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: DETECT_START_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: RTC_I2C_DETECT_START_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f408c2c
    size_bits: 32
    description: RTC I2C interrupt status
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_ST
      bit_offset: 0
      bit_width: 1
      description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARBITRATION_LOST_INT_ST
      bit_offset: 1
      bit_width: 1
      description: RTC_I2C_ARBITRATION_LOST_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: MASTER_TRAN_COMP_INT_ST
      bit_offset: 2
      bit_width: 1
      description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_COMPLETE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: RTC_I2C_TRANS_COMPLETE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIME_OUT_INT_ST
      bit_offset: 4
      bit_width: 1
      description: RTC_I2C_TIME_OUT_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: ACK_ERR_INT_ST
      bit_offset: 5
      bit_width: 1
      description: RTC_I2C_ACK_ERR_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_DATA_INT_ST
      bit_offset: 6
      bit_width: 1
      description: RTC_I2C_RX_DATA_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DATA_INT_ST
      bit_offset: 7
      bit_width: 1
      description: RTC_I2C_TX_DATA_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: DETECT_START_INT_ST
      bit_offset: 8
      bit_width: 1
      description: RTC_I2C_DETECT_START_INT interrupt status bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f408c30
    size_bits: 32
    description: Enable RTC I2C interrupt
    fields:
    - !Field
      name: SLAVE_TRAN_COMP_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: RTC_I2C_SLAVE_TRAN_COMP_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARBITRATION_LOST_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: RTC_I2C_ARBITRATION_LOST_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_TRAN_COMP_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: RTC_I2C_MASTER_TRAN_COMP_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_COMPLETE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: RTC_I2C_TRANS_COMPLETE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIME_OUT_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: RTC_I2C_TIME_OUT_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_ERR_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: RTC_I2C_ACK_ERR_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DATA_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: RTC_I2C_RX_DATA_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DATA_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: RTC_I2C_TX_DATA_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DETECT_START_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: RTC_I2C_DETECT_START_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x3f408c34
    size_bits: 32
    description: RTC I2C read data
    fields:
    - !Field
      name: RDATA
      bit_offset: 0
      bit_width: 8
      description: Data received
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLAVE_TX_DATA
      bit_offset: 8
      bit_width: 8
      description: The data sent by slave
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 31
      bit_width: 1
      description: RTC I2C transmission is done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD0
    addr: 0x3f408c38
    size_bits: 32
    description: RTC I2C Command 0
    reset_value: 0x903
    fields:
    - !Field
      name: COMMAND0
      bit_offset: 0
      bit_width: 14
      description: "Content of command 0. For more information, please refer to the
        register\nI2C_COMD0_REG in Chapter I\xB2C Controller"
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND0_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 0 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD1
    addr: 0x3f408c3c
    size_bits: 32
    description: RTC I2C Command 1
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND1
      bit_offset: 0
      bit_width: 14
      description: "Content of command 1. For more information, please refer to the
        register\nI2C_COMD1_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND1_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 1 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD2
    addr: 0x3f408c40
    size_bits: 32
    description: RTC I2C Command 2
    reset_value: 0x902
    fields:
    - !Field
      name: COMMAND2
      bit_offset: 0
      bit_width: 14
      description: "Content of command 2. For more information, please refer to the
        register\nI2C_COMD2_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND2_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 2 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD3
    addr: 0x3f408c44
    size_bits: 32
    description: RTC I2C Command 3
    reset_value: 0x101
    fields:
    - !Field
      name: COMMAND3
      bit_offset: 0
      bit_width: 14
      description: "Content of command 3. For more information, please refer to the
        register\nI2C_COMD3_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND3_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 3 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD4
    addr: 0x3f408c48
    size_bits: 32
    description: RTC I2C Command 4
    reset_value: 0x901
    fields:
    - !Field
      name: COMMAND4
      bit_offset: 0
      bit_width: 14
      description: "Content of command 4. For more information, please refer to the
        register\nI2C_COMD4_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND4_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 4 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD5
    addr: 0x3f408c4c
    size_bits: 32
    description: RTC I2C Command 5
    reset_value: 0x1701
    fields:
    - !Field
      name: COMMAND5
      bit_offset: 0
      bit_width: 14
      description: "Content of command 5. For more information, please refer to the
        register\nI2C_COMD5_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND5_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 5 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD6
    addr: 0x3f408c50
    size_bits: 32
    description: RTC I2C Command 6
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND6
      bit_offset: 0
      bit_width: 14
      description: "Content of command 6. For more information, please refer to the
        register\nI2C_COMD6_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND6_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 6 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD7
    addr: 0x3f408c54
    size_bits: 32
    description: RTC I2C Command 7
    reset_value: 0x904
    fields:
    - !Field
      name: COMMAND7
      bit_offset: 0
      bit_width: 14
      description: "Content of command 7. For more information, please refer to the
        register\nI2C_COMD7_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND7_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 7 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD8
    addr: 0x3f408c58
    size_bits: 32
    description: RTC I2C Command 8
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND8
      bit_offset: 0
      bit_width: 14
      description: "Content of command 8. For more information, please refer to the
        register\nI2C_COMD8_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND8_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 8 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD9
    addr: 0x3f408c5c
    size_bits: 32
    description: RTC I2C Command 9
    reset_value: 0x903
    fields:
    - !Field
      name: COMMAND9
      bit_offset: 0
      bit_width: 14
      description: "Content of command 9. For more information, please refer to the
        register\nI2C_COMD9_REG in Chapter I\xB2C Controller"
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND9_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 9 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD10
    addr: 0x3f408c60
    size_bits: 32
    description: RTC I2C Command 10
    reset_value: 0x101
    fields:
    - !Field
      name: COMMAND10
      bit_offset: 0
      bit_width: 14
      description: "Content of command 10. For more information, please refer to the
        register\nI2C_COMD10_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND10_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 10 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD11
    addr: 0x3f408c64
    size_bits: 32
    description: RTC I2C Command 11
    reset_value: 0x901
    fields:
    - !Field
      name: COMMAND11
      bit_offset: 0
      bit_width: 14
      description: "Content of command 11. For more information, please refer to the
        register\nI2C_COMD11_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND11_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 11 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD12
    addr: 0x3f408c68
    size_bits: 32
    description: RTC I2C Command 12
    reset_value: 0x1701
    fields:
    - !Field
      name: COMMAND12
      bit_offset: 0
      bit_width: 14
      description: "Content of command 12. For more information, please refer to the
        register\nI2C_COMD12_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND12_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 12 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD13
    addr: 0x3f408c6c
    size_bits: 32
    description: RTC I2C Command 13
    reset_value: 0x1901
    fields:
    - !Field
      name: COMMAND13
      bit_offset: 0
      bit_width: 14
      description: "Content of command 13. For more information, please refer to the
        register\nI2C_COMD13_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND13_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 13 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD14
    addr: 0x3f408c70
    size_bits: 32
    description: RTC I2C Command 14
    fields:
    - !Field
      name: COMMAND14
      bit_offset: 0
      bit_width: 14
      description: "Content of command 14. For more information, please refer to the
        register\nI2C_COMD14_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND14_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 14 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CMD15
    addr: 0x3f408c74
    size_bits: 32
    description: RTC I2C Command 15
    fields:
    - !Field
      name: COMMAND15
      bit_offset: 0
      bit_width: 14
      description: "Content of command 15. For more information, please refer to the
        register\nI2C_COMD15_REG in Chapter I\xB2C Controller."
      read_allowed: true
      write_allowed: true
    - !Field
      name: COMMAND15_DONE
      bit_offset: 31
      bit_width: 1
      description: When command 15 is done, this bit changes to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3f408cfc
    size_bits: 32
    description: Version control register
    reset_value: 0x1905310
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: SENS
  description: Peripheral SENS
  base_addr: 0x3f408800
  size: 0x14c
  registers:
  - !Register
    name: SAR_READER1_CTRL
    addr: 0x3f408800
    size_bits: 32
    description: RTC ADC1 data and sampling control
    reset_value: 0x20040002
    fields:
    - !Field
      name: SAR1_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Clock divider.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_CLK_GATED
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_SAMPLE_NUM
      bit_offset: 19
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_DATA_INV
      bit_offset: 28
      bit_width: 1
      description: Invert SAR ADC1 data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_INT_EN
      bit_offset: 29
      bit_width: 1
      description: Enable SAR ADC1 to send out interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READER1_STATUS
    addr: 0x3f408804
    size_bits: 32
    description: saradc1 status for debug
    fields:
    - !Field
      name: SAR1_READER_STATUS
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_MEAS1_CTRL1
    addr: 0x3f408808
    size_bits: 32
    description: Configure RTC ADC1 controller
    fields:
    - !Field
      name: RTC_SARADC_RESET
      bit_offset: 22
      bit_width: 1
      description: SAR ADC software reset.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_SARADC_CLKGATE_EN
      bit_offset: 23
      bit_width: 1
      description: Enable bit of SAR ADC clock gate.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XPD_AMP
      bit_offset: 24
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FORCE
      bit_offset: 26
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FORCE
      bit_offset: 28
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FORCE
      bit_offset: 30
      bit_width: 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS1_CTRL2
    addr: 0x3f40880c
    size_bits: 32
    description: Control RTC ADC1 conversion and status
    fields:
    - !Field
      name: MEAS1_DATA_SAR
      bit_offset: 0
      bit_width: 16
      description: SAR ADC1 data
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS1_DONE_SAR
      bit_offset: 16
      bit_width: 1
      description: Indicate SAR ADC1 conversion is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS1_START_SAR
      bit_offset: 17
      bit_width: 1
      description: SAR ADC1 controller (in RTC) starts conversion, active only when
        SENS_MEAS1_START_FORCE = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS1_START_FORCE
      bit_offset: 18
      bit_width: 1
      description: '1: SAR ADC1 controller (in RTC) is started by software. 0: SAR
        ADC1 controller is started by ULP coprocessor.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_EN_PAD
      bit_offset: 19
      bit_width: 12
      description: SAR ADC1 pad enable bitmap, active only when SENS_SAR1_EN_PAD_FORCE
        = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR1_EN_PAD_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: SAR ADC1 pad enable bitmap is controlled by software. 0: SAR
        ADC1 pad enable bitmap is controlled by ULP coprocessor.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS1_MUX
    addr: 0x3f408810
    size_bits: 32
    description: Select the controller for SAR ADC1
    fields:
    - !Field
      name: SAR1_DIG_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: SAR ADC1 controlled by DIG ADC1 CTRL'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_ATTEN1
    addr: 0x3f408814
    size_bits: 32
    description: Configure SAR ADC1 attenuation
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR1_ATTEN
      bit_offset: 0
      bit_width: 32
      description: 2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2]
        is used for channel 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_AMP_CTRL1
    addr: 0x3f408818
    size_bits: 32
    description: AMP control
    reset_value: 0xa000a
    fields:
    - !Field
      name: SAR_AMP_WAIT1
      bit_offset: 0
      bit_width: 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_AMP_WAIT2
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_AMP_CTRL2
    addr: 0x3f40881c
    size_bits: 32
    description: AMP control
    reset_value: 0xa0000
    fields:
    - !Field
      name: SAR1_DAC_XPD_FSM_IDLE
      bit_offset: 0
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_AMP_FSM_IDLE
      bit_offset: 1
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FSM_IDLE
      bit_offset: 2
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FSM_IDLE
      bit_offset: 3
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FSM_IDLE
      bit_offset: 4
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_FSM_IDLE
      bit_offset: 5
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_RSTB_FSM_IDLE
      bit_offset: 6
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_AMP_WAIT3
      bit_offset: 16
      bit_width: 16
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_AMP_CTRL3
    addr: 0x3f408820
    size_bits: 32
    description: AMP control register
    reset_value: 0x7338f3
    fields:
    - !Field
      name: SAR1_DAC_XPD_FSM
      bit_offset: 0
      bit_width: 4
      description: "Control of DAC. 4\u2019b0010: disable DAC. 4\u2019b0000: power
        up DAC by FSM. 4\u2019b0011: power up DAC by software."
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_AMP_FSM
      bit_offset: 4
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_RST_FB_FSM
      bit_offset: 8
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_FSM
      bit_offset: 12
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: AMP_SHORT_REF_GND_FSM
      bit_offset: 16
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_SAR_FSM
      bit_offset: 20
      bit_width: 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_RSTB_FSM
      bit_offset: 24
      bit_width: 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READER2_CTRL
    addr: 0x3f408824
    size_bits: 32
    description: RTC ADC2 data and sampling control
    reset_value: 0x40050002
    fields:
    - !Field
      name: SAR2_CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: clock divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_WAIT_ARB_CYCLE
      bit_offset: 16
      bit_width: 2
      description: wait arbit stable after sar_done
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_CLK_GATED
      bit_offset: 18
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_SAMPLE_NUM
      bit_offset: 19
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_DATA_INV
      bit_offset: 29
      bit_width: 1
      description: Invert SAR ADC2 data
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_INT_EN
      bit_offset: 30
      bit_width: 1
      description: enable saradc2 to send out interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_READER2_STATUS
    addr: 0x3f408828
    size_bits: 32
    description: saradc2 status for debug
    fields:
    - !Field
      name: SAR2_READER_STATUS
      bit_offset: 0
      bit_width: 32
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_MEAS2_CTRL1
    addr: 0x3f40882c
    size_bits: 32
    description: configure rtc saradc2
    reset_value: 0x7020200
    fields:
    - !Field
      name: SAR2_CNTL_STATE
      bit_offset: 0
      bit_width: 3
      description: saradc2_cntl_fsm
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAR2_PWDET_CAL_EN
      bit_offset: 3
      bit_width: 1
      description: rtc control pwdet enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_PKDET_CAL_EN
      bit_offset: 4
      bit_width: 1
      description: rtc control pkdet enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_TEST
      bit_offset: 5
      bit_width: 1
      description: SAR2_EN_TEST
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_RSTB_FORCE
      bit_offset: 6
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_STANDBY_WAIT
      bit_offset: 8
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_RSTB_WAIT
      bit_offset: 16
      bit_width: 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_XPD_WAIT
      bit_offset: 24
      bit_width: 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS2_CTRL2
    addr: 0x3f408830
    size_bits: 32
    description: Control RTC ADC2 conversion and status
    fields:
    - !Field
      name: MEAS2_DATA_SAR
      bit_offset: 0
      bit_width: 16
      description: SAR ADC2 data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS2_DONE_SAR
      bit_offset: 16
      bit_width: 1
      description: Indicate SAR ADC2 conversion is done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS2_START_SAR
      bit_offset: 17
      bit_width: 1
      description: SAR ADC2 controller (in RTC) starts conversion, active only when
        SENS_MEAS2_START_FORCE = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS2_START_FORCE
      bit_offset: 18
      bit_width: 1
      description: '1: SAR ADC2 controller (in RTC) is started by software. 0: SAR
        ADC2 controller is started by ULP coprocessor.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_PAD
      bit_offset: 19
      bit_width: 12
      description: SAR ADC2 pad enable bitmap, active only whenSENS_SAR2_EN_PAD_FORCE
        = 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_EN_PAD_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: SAR ADC2 pad enable bitmap is controlled by software. 0: SAR
        ADC2 pad enable bitmap is controlled by ULP coprocessor.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_MEAS2_MUX
    addr: 0x3f408834
    size_bits: 32
    description: Select the controller for SAR ADC2
    fields:
    - !Field
      name: SAR2_PWDET_CCT
      bit_offset: 28
      bit_width: 3
      description: SAR2_PWDET_CCT, PA power detector capacitance tuning.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR2_RTC_FORCE
      bit_offset: 31
      bit_width: 1
      description: In sleep, force to use RTC to control ADC.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_ATTEN2
    addr: 0x3f408838
    size_bits: 32
    description: Configure SAR ADC2 attenuation
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR2_ATTEN
      bit_offset: 0
      bit_width: 32
      description: 2-bit attenuation for each pad. [1:0] is used for channel 0, [3:2]
        is used for channel 1, etc.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_POWER_XPD_SAR
    addr: 0x3f40883c
    size_bits: 32
    description: "configure saradc\u2019s power by sw"
    fields:
    - !Field
      name: FORCE_XPD_SAR
      bit_offset: 29
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: SARCLK_EN
      bit_offset: 31
      bit_width: 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_SLAVE_ADDR1
    addr: 0x3f408840
    size_bits: 32
    description: Configure slave addresses 0-1 of RTC I2C
    fields:
    - !Field
      name: I2C_SLAVE_ADDR1
      bit_offset: 0
      bit_width: 11
      description: RTC I2C slave address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR0
      bit_offset: 11
      bit_width: 11
      description: RTC I2C slave address 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEAS_STATUS
      bit_offset: 22
      bit_width: 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_SLAVE_ADDR2
    addr: 0x3f408844
    size_bits: 32
    description: Configure slave addresses 2-3 of RTC I2C
    fields:
    - !Field
      name: I2C_SLAVE_ADDR3
      bit_offset: 0
      bit_width: 11
      description: RTC I2C slave address 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR2
      bit_offset: 11
      bit_width: 11
      description: RTC I2C slave address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_SLAVE_ADDR3
    addr: 0x3f408848
    size_bits: 32
    description: Configure slave addresses 4-5 of RTC I2C
    fields:
    - !Field
      name: I2C_SLAVE_ADDR5
      bit_offset: 0
      bit_width: 11
      description: RTC I2C slave address 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR4
      bit_offset: 11
      bit_width: 11
      description: RTC I2C slave address 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_SLAVE_ADDR4
    addr: 0x3f40884c
    size_bits: 32
    description: Configure slave addresses 6-7 of RTC I2C
    fields:
    - !Field
      name: I2C_SLAVE_ADDR7
      bit_offset: 0
      bit_width: 11
      description: RTC I2C slave address 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_SLAVE_ADDR6
      bit_offset: 11
      bit_width: 11
      description: RTC I2C slave address 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TSENS_CTRL
    addr: 0x3f408850
    size_bits: 32
    description: Temperature sensor data control
    reset_value: 0x19000
    fields:
    - !Field
      name: TSENS_OUT
      bit_offset: 0
      bit_width: 8
      description: Temperature sensor data out.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_READY
      bit_offset: 8
      bit_width: 1
      description: Indicate temperature sensor out ready.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSENS_INT_EN
      bit_offset: 12
      bit_width: 1
      description: Enable temperature sensor to send out interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_IN_INV
      bit_offset: 13
      bit_width: 1
      description: Invert temperature sensor data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_DIV
      bit_offset: 14
      bit_width: 8
      description: Temperature sensor clock divider.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_POWER_UP
      bit_offset: 22
      bit_width: 1
      description: Temperature sensor power up.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_POWER_UP_FORCE
      bit_offset: 23
      bit_width: 1
      description: '1: dump out and power up controlled by software. 0: by FSM.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_DUMP_OUT
      bit_offset: 24
      bit_width: 1
      description: Temperature sensor dump out only active when SENS_TSENS_POWER_UP_FORCE
        = 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TSENS_CTRL2
    addr: 0x3f408854
    size_bits: 32
    description: Temperature sensor control
    reset_value: 0x4002
    fields:
    - !Field
      name: TSENS_XPD_WAIT
      bit_offset: 0
      bit_width: 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_XPD_FORCE
      bit_offset: 12
      bit_width: 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLK_INV
      bit_offset: 14
      bit_width: 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_CLKGATE_EN
      bit_offset: 15
      bit_width: 1
      description: Enable temperature sensor clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSENS_RESET
      bit_offset: 16
      bit_width: 1
      description: Reset temperature sensor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_I2C_CTRL
    addr: 0x3f408858
    size_bits: 32
    description: Configure RTC I2C transmission
    fields:
    - !Field
      name: SAR_I2C_CTRL
      bit_offset: 0
      bit_width: 28
      description: 'RTC I2C control data. Active only when SENS_SAR_I2C_START_FORCE
        =

        1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_START
      bit_offset: 28
      bit_width: 1
      description: Start RTC I2C. Active only when SENS_SAR_I2C_START_FORCE = 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_I2C_START_FORCE
      bit_offset: 29
      bit_width: 1
      description: '0: RTC I2C started by FSM. 1: RTC I2C started by software.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_CONF
    addr: 0x3f40885c
    size_bits: 32
    description: Touch sensor configuration register
    reset_value: 0xfff07fff
    fields:
    - !Field
      name: TOUCH_OUTEN
      bit_offset: 0
      bit_width: 15
      description: Enable touch controller output.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_STATUS_CLR
      bit_offset: 15
      bit_width: 1
      description: Clear all touch active status.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_DATA_SEL
      bit_offset: 16
      bit_width: 2
      description: '0 and 1: touch_raw_data; 2: base_line; 3: touch_smooth_data.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_DENOISE_END
      bit_offset: 18
      bit_width: 1
      description: Touch denoise done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_UNIT_END
      bit_offset: 19
      bit_width: 1
      description: Indicate the completion of sampling.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_APPROACH_PAD2
      bit_offset: 20
      bit_width: 4
      description: Indicate which pad is selected as proximity pad2
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_APPROACH_PAD1
      bit_offset: 24
      bit_width: 4
      description: Indicate which pad is selected as proximity pad1
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOUCH_APPROACH_PAD0
      bit_offset: 28
      bit_width: 4
      description: Indicate which pad is selected as proximity pad0
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES1
    addr: 0x3f408860
    size_bits: 32
    description: Finger threshold for touch pad 1
    fields:
    - !Field
      name: TOUCH_OUT_TH1
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES2
    addr: 0x3f408864
    size_bits: 32
    description: Finger threshold for touch pad 2
    fields:
    - !Field
      name: TOUCH_OUT_TH2
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES3
    addr: 0x3f408868
    size_bits: 32
    description: Finger threshold for touch pad 3
    fields:
    - !Field
      name: TOUCH_OUT_TH3
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES4
    addr: 0x3f40886c
    size_bits: 32
    description: Finger threshold for touch pad 4
    fields:
    - !Field
      name: TOUCH_OUT_TH4
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES5
    addr: 0x3f408870
    size_bits: 32
    description: Finger threshold for touch pad 5
    fields:
    - !Field
      name: TOUCH_OUT_TH5
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES6
    addr: 0x3f408874
    size_bits: 32
    description: Finger threshold for touch pad 6
    fields:
    - !Field
      name: TOUCH_OUT_TH6
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES7
    addr: 0x3f408878
    size_bits: 32
    description: Finger threshold for touch pad 7
    fields:
    - !Field
      name: TOUCH_OUT_TH7
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES8
    addr: 0x3f40887c
    size_bits: 32
    description: Finger threshold for touch pad 8
    fields:
    - !Field
      name: TOUCH_OUT_TH8
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES9
    addr: 0x3f408880
    size_bits: 32
    description: Finger threshold for touch pad 9
    fields:
    - !Field
      name: TOUCH_OUT_TH9
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES10
    addr: 0x3f408884
    size_bits: 32
    description: Finger threshold for touch pad 10
    fields:
    - !Field
      name: TOUCH_OUT_TH10
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES11
    addr: 0x3f408888
    size_bits: 32
    description: Finger threshold for touch pad 11
    fields:
    - !Field
      name: TOUCH_OUT_TH11
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES12
    addr: 0x3f40888c
    size_bits: 32
    description: Finger threshold for touch pad 12
    fields:
    - !Field
      name: TOUCH_OUT_TH12
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 12
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES13
    addr: 0x3f408890
    size_bits: 32
    description: Finger threshold for touch pad 13
    fields:
    - !Field
      name: TOUCH_OUT_TH13
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 13
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_THRES14
    addr: 0x3f408894
    size_bits: 32
    description: Finger threshold for touch pad 14
    fields:
    - !Field
      name: TOUCH_OUT_TH14
      bit_offset: 0
      bit_width: 22
      description: Finger threshold for touch pad 14
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_TOUCH_CHN_ST
    addr: 0x3f4088d4
    size_bits: 32
    description: Touch channel status register
    fields:
    - !Field
      name: TOUCH_PAD_ACTIVE
      bit_offset: 0
      bit_width: 15
      description: Touch active status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_CHANNEL_CLR
      bit_offset: 15
      bit_width: 15
      description: Clear touch channel
      read_allowed: false
      write_allowed: true
    - !Field
      name: TOUCH_MEAS_DONE
      bit_offset: 31
      bit_width: 1
      description: Signal flag that indicates one touch pad is done.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS0
    addr: 0x3f4088d8
    size_bits: 32
    description: Status of touch controller
    fields:
    - !Field
      name: TOUCH_DENOISE_DATA
      bit_offset: 0
      bit_width: 22
      description: Denoise measure value from touch sensor 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_SCAN_CURR
      bit_offset: 22
      bit_width: 4
      description: Current pad in scan status
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS1
    addr: 0x3f4088dc
    size_bits: 32
    description: Touch pad 1 status
    fields:
    - !Field
      name: TOUCH_PAD1_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 1, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD1_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 1 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS2
    addr: 0x3f4088e0
    size_bits: 32
    description: Touch pad 2 status
    fields:
    - !Field
      name: TOUCH_PAD2_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 2, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD2_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 2 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS3
    addr: 0x3f4088e4
    size_bits: 32
    description: Touch pad 3 status
    fields:
    - !Field
      name: TOUCH_PAD3_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 3, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD3_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 3 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS4
    addr: 0x3f4088e8
    size_bits: 32
    description: Touch pad 4 status
    fields:
    - !Field
      name: TOUCH_PAD4_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 4, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD4_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 4 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS5
    addr: 0x3f4088ec
    size_bits: 32
    description: Touch pad 5 status
    fields:
    - !Field
      name: TOUCH_PAD5_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 5, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD5_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 5 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS6
    addr: 0x3f4088f0
    size_bits: 32
    description: Touch pad 6 status
    fields:
    - !Field
      name: TOUCH_PAD6_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 6, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD6_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 6 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS7
    addr: 0x3f4088f4
    size_bits: 32
    description: Touch pad 7 status
    fields:
    - !Field
      name: TOUCH_PAD7_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 7, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD7_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 7 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS8
    addr: 0x3f4088f8
    size_bits: 32
    description: Touch pad 8 status
    fields:
    - !Field
      name: TOUCH_PAD8_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 8, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD8_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 8 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS9
    addr: 0x3f4088fc
    size_bits: 32
    description: Touch pad 9 status
    fields:
    - !Field
      name: TOUCH_PAD9_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 9, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD9_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 9 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS10
    addr: 0x3f408900
    size_bits: 32
    description: Touch pad 10 status
    fields:
    - !Field
      name: TOUCH_PAD10_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 10, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD10_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 10 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS11
    addr: 0x3f408904
    size_bits: 32
    description: Touch pad 11 status
    fields:
    - !Field
      name: TOUCH_PAD11_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 11, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD11_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 11 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS12
    addr: 0x3f408908
    size_bits: 32
    description: Touch pad 12 status
    fields:
    - !Field
      name: TOUCH_PAD12_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 12, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD12_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 12 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS13
    addr: 0x3f40890c
    size_bits: 32
    description: Touch pad 13 status
    fields:
    - !Field
      name: TOUCH_PAD13_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 13, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD13_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 13 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS14
    addr: 0x3f408910
    size_bits: 32
    description: Touch pad 14 status
    fields:
    - !Field
      name: TOUCH_PAD14_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch pad 14, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_PAD14_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch pad 14 debounce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS15
    addr: 0x3f408914
    size_bits: 32
    description: Touch sleep pad status
    fields:
    - !Field
      name: TOUCH_SLP_DATA
      bit_offset: 0
      bit_width: 22
      description: The data of touch sleep pad, depending on the setting of SENS_TOUCH_DATA_SEL.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_SLP_DEBOUNCE
      bit_offset: 29
      bit_width: 3
      description: Touch sleep pad debouce value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_TOUCH_STATUS16
    addr: 0x3f408918
    size_bits: 32
    description: Touch approach count status
    fields:
    - !Field
      name: TOUCH_APPROACH_PAD2_CNT
      bit_offset: 0
      bit_width: 8
      description: Count status of proximity pad 2.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_APPROACH_PAD1_CNT
      bit_offset: 8
      bit_width: 8
      description: Count status of proximity pad 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_APPROACH_PAD0_CNT
      bit_offset: 16
      bit_width: 8
      description: Count status of proximity pad 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TOUCH_SLP_APPROACH_CNT
      bit_offset: 24
      bit_width: 8
      description: Count status of sleep pad in proximity mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_DAC_CTRL1
    addr: 0x3f40891c
    size_bits: 32
    description: DAC control
    fields:
    - !Field
      name: SW_FSTEP
      bit_offset: 0
      bit_width: 16
      description: Frequency step for CW generator can be used to adjust the frequency.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_TONE_EN
      bit_offset: 16
      bit_width: 1
      description: '0: disable CW generator. 1: enable CW generator.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEBUG_BIT_SEL
      bit_offset: 17
      bit_width: 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_DIG_FORCE
      bit_offset: 22
      bit_width: 1
      description: '0: DAC1 and DAC2 do not use DMA. 1: DAC1 and DAC2 use DMA.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_FORCE_LOW
      bit_offset: 23
      bit_width: 1
      description: '1: force PDAC_CLK to low'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_FORCE_HIGH
      bit_offset: 24
      bit_width: 1
      description: '1: force PDAC_CLK to high'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLK_INV
      bit_offset: 25
      bit_width: 1
      description: '1: invert PDAC_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_RESET
      bit_offset: 26
      bit_width: 1
      description: Reset DAC by software.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CLKGATE_EN
      bit_offset: 27
      bit_width: 1
      description: DAC clock gate enable bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_DAC_CTRL2
    addr: 0x3f408920
    size_bits: 32
    description: DAC output control
    reset_value: 0x3000000
    fields:
    - !Field
      name: DAC_DC1
      bit_offset: 0
      bit_width: 8
      description: DC offset for DAC1 CW generator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_DC2
      bit_offset: 8
      bit_width: 8
      description: DC offset for DAC2 CW generator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_SCALE1
      bit_offset: 16
      bit_width: 2
      description: 'DAC1 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4.
        11: scale to 1/8.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_SCALE2
      bit_offset: 18
      bit_width: 2
      description: 'DAC2 scaling. 00: no scale. 01: scale to 1/2. 10: scale to 1/4.
        11: scale to 1/8.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_INV1
      bit_offset: 20
      bit_width: 2
      description: 'Invert DAC1. 00: do not invert any bits. 01: invert all bits.
        10: invert MSB. 11: invert all bits except MSB.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_INV2
      bit_offset: 22
      bit_width: 2
      description: 'Invert DAC2. 00: do not invert any bits. 01: invert all bits.
        10: invert MSB. 11: invert all bits except MSB.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CW_EN1
      bit_offset: 24
      bit_width: 1
      description: '1: select CW generator as source for PDAC1_DAC. 0: select register
        RT- CIO_PDAC1_DAC as source for PDAC1_DAC.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DAC_CW_EN2
      bit_offset: 25
      bit_width: 1
      description: '1: select CW generator as source for PDAC2_DAC. 0: select register
        RT- CIO_PDAC2_DAC as source for PDAC2_DAC.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_COCPU_STATE
    addr: 0x3f408924
    size_bits: 32
    description: ULP-RISCV status
    fields:
    - !Field
      name: COCPU_DBG_TRIGGER
      bit_offset: 25
      bit_width: 1
      description: Trigger ULP-RISCV debug registers
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_CLK_EN
      bit_offset: 26
      bit_width: 1
      description: Check ULP-RISCV whether clk on
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_RESET_N
      bit_offset: 27
      bit_width: 1
      description: Check ULP-RISCV whether in reset state
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_EOI
      bit_offset: 28
      bit_width: 1
      description: Check ULP-RISCV whether in interrupt state
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TRAP
      bit_offset: 29
      bit_width: 1
      description: Check ULP-RISCV whether in trap state
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_EBREAK
      bit_offset: 30
      bit_width: 1
      description: Check ULP-RISCV whether in ebreak
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_COCPU_INT_RAW
    addr: 0x3f408928
    size_bits: 32
    description: Interrupt raw bit of ULP-RISCV
    fields:
    - !Field
      name: COCPU_TOUCH_DONE_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: TOUCH_DONE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TOUCH_INACTIVE_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: TOUCH_INACTIVE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TOUCH_ACTIVE_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: TOUCH_ACTIVE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SARADC1_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: SARADC1_DONE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SARADC2_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: SARADC2_DONE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TSENS_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: TSENS_DONE_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_START_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: RISCV_START_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SW_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: SW_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SWD_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: SWD_INT interrupt raw bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_COCPU_INT_ENA
    addr: 0x3f40892c
    size_bits: 32
    description: Interrupt enable bit of ULP-RISCV
    fields:
    - !Field
      name: COCPU_TOUCH_DONE_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: TOUCH_DONE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_TOUCH_INACTIVE_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: TOUCH_INACTIVE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_TOUCH_ACTIVE_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: TOUCH_ACTIVE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SARADC1_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: SARADC1_DONE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SARADC2_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: SARADC2_DONE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_TSENS_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: TSENS_DONE_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_START_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: RISCV_START_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SW_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: SW_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
    - !Field
      name: COCPU_SWD_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: SWD_INT interrupt enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_COCPU_INT_ST
    addr: 0x3f408930
    size_bits: 32
    description: Interrupt status bit of ULP-RISCV
    fields:
    - !Field
      name: COCPU_TOUCH_DONE_INT_ST
      bit_offset: 0
      bit_width: 1
      description: TOUCH_DONE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TOUCH_INACTIVE_INT_ST
      bit_offset: 1
      bit_width: 1
      description: TOUCH_INACTIVE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TOUCH_ACTIVE_INT_ST
      bit_offset: 2
      bit_width: 1
      description: TOUCH_ACTIVE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SARADC1_INT_ST
      bit_offset: 3
      bit_width: 1
      description: SARADC1_DONE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SARADC2_INT_ST
      bit_offset: 4
      bit_width: 1
      description: SARADC2_DONE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_TSENS_INT_ST
      bit_offset: 5
      bit_width: 1
      description: TSENS_DONE_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_START_INT_ST
      bit_offset: 6
      bit_width: 1
      description: RISCV_START_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SW_INT_ST
      bit_offset: 7
      bit_width: 1
      description: SW_INT interrupt status bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_SWD_INT_ST
      bit_offset: 8
      bit_width: 1
      description: SWD_INT interrupt status bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_COCPU_INT_CLR
    addr: 0x3f408934
    size_bits: 32
    description: Interrupt clear bit of ULP-RISCV
    fields:
    - !Field
      name: COCPU_TOUCH_DONE_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: TOUCH_DONE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_TOUCH_INACTIVE_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: TOUCH_INACTIVE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_TOUCH_ACTIVE_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: TOUCH_ACTIVE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_SARADC1_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: SARADC1_DONE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_SARADC2_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: SARADC2_DONE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_TSENS_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: TSENS_DONE_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_START_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: RISCV_START_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_SW_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: SW_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: COCPU_SWD_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: SWD_INT interrupt clear bit
      read_allowed: false
      write_allowed: true
  - !Register
    name: SAR_COCPU_DEBUG
    addr: 0x3f408938
    size_bits: 32
    description: ULP-RISCV debug register
    fields:
    - !Field
      name: COCPU_PC
      bit_offset: 0
      bit_width: 13
      description: ULP-RISCV Program counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_MEM_VLD
      bit_offset: 13
      bit_width: 1
      description: ULP-RISCV memory valid output
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_MEM_RDY
      bit_offset: 14
      bit_width: 1
      description: ULP-RISCV memory ready input
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_MEM_WEN
      bit_offset: 15
      bit_width: 4
      description: ULP-RISCV memory write enable output
      read_allowed: true
      write_allowed: false
    - !Field
      name: COCPU_MEM_ADDR
      bit_offset: 19
      bit_width: 13
      description: ULP-RISCV memory address output
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAR_HALL_CTRL
    addr: 0x3f40893c
    size_bits: 32
    description: hall control
    reset_value: 0xa0000000
    fields:
    - !Field
      name: XPD_HALL
      bit_offset: 28
      bit_width: 1
      description: Power on hall sensor and connect to VP and VN
      read_allowed: true
      write_allowed: true
    - !Field
      name: XPD_HALL_FORCE
      bit_offset: 29
      bit_width: 1
      description: '1: XPD HALL is controlled by SW. 0: XPD HALL is controlled by
        FSM in ULP-coprocessor'
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALL_PHASE
      bit_offset: 30
      bit_width: 1
      description: Reverse phase of hall sensor
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALL_PHASE_FORCE
      bit_offset: 31
      bit_width: 1
      description: '1: HALL PHASE is controlled by SW  0: HALL PHASE is controlled
        by FSM in ULP-coprocessor'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_NOUSE
    addr: 0x3f408940
    size_bits: 32
    description: sar nouse
    fields:
    - !Field
      name: SAR_NOUSE
      bit_offset: 0
      bit_width: 32
      description: sar nouse
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAR_IO_MUX_CONF
    addr: 0x3f408944
    size_bits: 32
    description: Configure and reset IO MUX
    fields:
    - !Field
      name: IOMUX_RESET
      bit_offset: 30
      bit_width: 1
      description: Reset IO MUX by software
      read_allowed: true
      write_allowed: true
    - !Field
      name: IOMUX_CLK_GATE_EN
      bit_offset: 31
      bit_width: 1
      description: IO MUX clock gate enable bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: SARDATE
    addr: 0x3f408948
    size_bits: 32
    description: Version Control Register
    reset_value: 0x1906140
    fields:
    - !Field
      name: SAR_DATE
      bit_offset: 0
      bit_width: 28
      description: Version Control Register
      read_allowed: true
      write_allowed: true
- !Module
  name: SHA
  description: SHA (Secure Hash Algorithm) Accelerator
  base_addr: 0x6003b000
  size: 0x100
  registers:
  - !Register
    name: MODE
    addr: 0x6003b000
    size_bits: 32
    description: Defines the algorithm of SHA accelerator
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: Defines the SHA algorithm.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_STRING
    addr: 0x6003b004
    size_bits: 32
    description: String content register for calculating initial Hash Value (only
      effective for SHA-512/t)
    fields:
    - !Field
      name: T_STRING
      bit_offset: 0
      bit_width: 32
      description: Defines t_string for calculating the initial Hash value for SHA-512/t.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T_LENGTH
    addr: 0x6003b008
    size_bits: 32
    description: String length register for calculating initial Hash Value (only effective
      for SHA-512/t)
    fields:
    - !Field
      name: T_LENGTH
      bit_offset: 0
      bit_width: 6
      description: Defines t_string for calculating the initial Hash value for SHA-512/t.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_BLOCK_NUM
    addr: 0x6003b00c
    size_bits: 32
    description: Block number register (only effective for DMA-SHA)
    fields:
    - !Field
      name: DMA_BLOCK_NUM
      bit_offset: 0
      bit_width: 6
      description: Defines the DMA-SHA block number.
      read_allowed: true
      write_allowed: true
  - !Register
    name: START
    addr: 0x6003b010
    size_bits: 32
    description: Starts the SHA accelerator for Typical SHA operation
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start Typical SHA calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CONTINUE_OP
    addr: 0x6003b014
    size_bits: 32
    description: Continues SHA operation (only effective in Typical SHA mode)
    fields:
    - !Field
      name: CONTINUE_OP
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue Typical SHA calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: BUSY
    addr: 0x6003b018
    size_bits: 32
    description: Indicates if SHA Accelerator is busy or not
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 1
      description: 'Indicates the states of SHA accelerator.

        #1''h0: idle

        #1''h1: busy'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_START
    addr: 0x6003b01c
    size_bits: 32
    description: Starts the SHA accelerator for DMA-SHA operation
    fields:
    - !Field
      name: DMA_START
      bit_offset: 0
      bit_width: 1
      description: Write 1 to start DMA-SHA calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_CONTINUE
    addr: 0x6003b020
    size_bits: 32
    description: Continues SHA operation (only effective in DMA-SHA mode)
    fields:
    - !Field
      name: DMA_CONTINUE
      bit_offset: 0
      bit_width: 1
      description: Write 1 to continue DMA-SHA calculation.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_CLEAR
    addr: 0x6003b024
    size_bits: 32
    description: DMA-SHA interrupt clear register
    fields:
    - !Field
      name: CLEAR_INTERRUPT
      bit_offset: 0
      bit_width: 1
      description: Clears DMA-SHA interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA
    addr: 0x6003b028
    size_bits: 32
    description: DMA-SHA interrupt enable register
    fields:
    - !Field
      name: INTERRUPT_ENA
      bit_offset: 0
      bit_width: 1
      description: Enables DMA-SHA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x6003b02c
    size_bits: 32
    description: Version control register.
    reset_value: 0x20190402
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_0
    addr: 0x6003b040
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_1
    addr: 0x6003b044
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_2
    addr: 0x6003b048
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_3
    addr: 0x6003b04c
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_4
    addr: 0x6003b050
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_5
    addr: 0x6003b054
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_6
    addr: 0x6003b058
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_7
    addr: 0x6003b05c
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_8
    addr: 0x6003b060
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_9
    addr: 0x6003b064
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_10
    addr: 0x6003b068
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_11
    addr: 0x6003b06c
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_12
    addr: 0x6003b070
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_13
    addr: 0x6003b074
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_14
    addr: 0x6003b078
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: H_15
    addr: 0x6003b07c
    size_bits: 32
    description: Hash value
    fields:
    - !Field
      name: H_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the Hash value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_0
    addr: 0x6003b080
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_1
    addr: 0x6003b084
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_2
    addr: 0x6003b088
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_3
    addr: 0x6003b08c
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_4
    addr: 0x6003b090
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_5
    addr: 0x6003b094
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_6
    addr: 0x6003b098
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_7
    addr: 0x6003b09c
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_8
    addr: 0x6003b0a0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_9
    addr: 0x6003b0a4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_10
    addr: 0x6003b0a8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_11
    addr: 0x6003b0ac
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_12
    addr: 0x6003b0b0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_13
    addr: 0x6003b0b4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_14
    addr: 0x6003b0b8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_15
    addr: 0x6003b0bc
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_16
    addr: 0x6003b0c0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_17
    addr: 0x6003b0c4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_18
    addr: 0x6003b0c8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_19
    addr: 0x6003b0cc
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_20
    addr: 0x6003b0d0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_21
    addr: 0x6003b0d4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_22
    addr: 0x6003b0d8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_23
    addr: 0x6003b0dc
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_24
    addr: 0x6003b0e0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_25
    addr: 0x6003b0e4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_26
    addr: 0x6003b0e8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_27
    addr: 0x6003b0ec
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_28
    addr: 0x6003b0f0
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_29
    addr: 0x6003b0f4
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_30
    addr: 0x6003b0f8
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
  - !Register
    name: M_31
    addr: 0x6003b0fc
    size_bits: 32
    description: Message
    fields:
    - !Field
      name: M_0
      bit_offset: 0
      bit_width: 32
      description: Stores the %sth 32-bit piece of the message.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI0
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3f403000
  size: 0x400
  registers:
  - !Register
    name: CMD
    addr: 0x3f403000
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 23
      description: Define the spi_clk cycles of  SPI_CONF state. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x3f403004
    size_bits: 32
    description: Address value
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: '[31:8]:address to slave, [7:0]:Reserved. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f403008
    size_bits: 32
    description: SPI control register
    reset_value: 0x2c0000
    fields:
    - !Field
      name: EXT_HOLD_EN
      bit_offset: 2
      bit_width: 1
      description: Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD
        and SPI_USR_HOLD_POL. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 7
      bit_width: 1
      description: 'Apply 8-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 10
      bit_width: 1
      description: 'Apply 8-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase is in 2-bit mode. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase is in 4-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_OCT
      bit_offset: 16
      bit_width: 1
      description: 'In the read operations read-data phase is in 8-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0x3f40300c
    size_bits: 32
    description: SPI control register 1
    reset_value: 0x4010
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: W16_17_WR_ENA
      bit_offset: 4
      bit_width: 1
      description: 1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can
        not  be written. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 14
      bit_width: 6
      description: SPI cs signal is delayed by spi clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f403010
    size_bits: 32
    description: SPI control register 2
    reset_value: 0x2000
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 13
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with SPI_CS_SETUP bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 13
      bit_width: 13
      description: delay cycles of cs pin by spi clock this bits are combined with
        SPI_CS_HOLD bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 3
      description: 'spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE
        or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle
        2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle,
        else delayed by half cycle 3: delayed one cycle. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 29
      bit_width: 2
      description: spi_cs signal is delayed by system clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x3f403014
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x3f403018
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPI_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Just for master mode. 1: spi controller is in OPI mode (all in
        8-bit mode). 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with SPI_DOUT_MODE register to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase is in 2-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase is in 4-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_OCT
      bit_offset: 14
      bit_width: 1
      description: In the write operations read-data phase is in 8-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line 1: spi will be held when spi hold line is high 0: spi will be held when
        spi hold line is low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x3f40301c
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x3f403020
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x3f403024
    size_bits: 32
    description: MOSI length
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of write-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x3f403028
    size_bits: 32
    description: MISO length
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x3f40302c
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DATA_DTR_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0:
        SPI master DTR mode is  only applied to spi_dqs. This bit should be used with
        bit 17/18/19.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_DTR_EN
      bit_offset: 17
      bit_width: 1
      description: '1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode,
        including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN
        state are in STR mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_DTR_EN
      bit_offset: 18
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DATA_SET
      bit_offset: 20
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT
        or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DUMMY_SET
      bit_offset: 21
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_ADDR_SET
      bit_offset: 22
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_IDLE_EDGE
      bit_offset: 24
      bit_width: 1
      description: The default value of spi_dqs. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_CMD_SET
      bit_offset: 25
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_IDLE_EDGE
      bit_offset: 26
      bit_width: 1
      description: The default value of spi_cd. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x3f403030
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x200
    fields:
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_BUF_DONE_EN
      bit_offset: 5
      bit_width: 1
      description: 'SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_BUF_DONE_EN
      bit_offset: 6
      bit_width: 1
      description: 'SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_DMA_DONE_EN
      bit_offset: 7
      bit_width: 1
      description: 'SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_DMA_DONE_EN
      bit_offset: 8
      bit_width: 1
      description: 'SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TRANS_DONE_EN
      bit_offset: 9
      bit_width: 1
      description: 'SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_DMA_SEG_TRANS_EN
      bit_offset: 10
      bit_width: 1
      description: 'SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable seg magic value error interrupt. 0: Others. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: The operations counter in both the master mode and the slave mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_AUTO_CLR_EN
      bit_offset: 29
      bit_width: 1
      description: 'SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after
        the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3f403034
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_ADDR_ERR_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_CLR
      bit_offset: 11
      bit_width: 1
      description: '1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_NO_QPI_EN
      bit_offset: 12
      bit_width: 1
      description: '1: spi slave QPI mode is not supported. 0: spi slave QPI mode
        is supported.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ADDR_ERR
      bit_offset: 13
      bit_width: 1
      description: '1: The address value of the last SPI transfer is not supported
        by SPI slave. 0: The address value is supported or no address value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR
      bit_offset: 14
      bit_width: 1
      description: '1: The command value of the last SPI transfer is not supported
        by SPI slave. 0: The command value is supported or no command value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for the completion of dma write operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x3f403038
    size_bits: 32
    description: SPI slave Wr_BUF interrupt and CONF control register
    reset_value: 0xd8000000
    fields:
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONF_BASE_BITLEN
      bit_offset: 25
      bit_width: 7
      description: The basic spi_clk cycles of CONF state. The real cycle length of
        CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x3f40303c
    size_bits: 32
    description: SPI magic error and slave control register
    fields:
    - !Field
      name: SLV_DMA_RD_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: In the slave mode it is the length in bytes for read operations.
        The register value shall be byte_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR
      bit_offset: 25
      bit_width: 1
      description: '1: The recent magic value in CONF buffer is not right in master
        DMA seg-trans mode. 0: others.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BYTE
    addr: 0x3f403040
    size_bits: 32
    description: SPI interrupt control register
    reset_value: 0xa000000
    fields:
    - !Field
      name: SLV_DATA_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: The full-duplex or half-duplex data byte length of the last SPI
        transfer in slave mode. In half-duplex mode, this value is controlled by bits
        [23:20].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BYTELEN_EN
      bit_offset: 20
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BYTELEN_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BYTELEN_EN
      bit_offset: 22
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BYTELEN_EN
      bit_offset: 23
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 24
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for the completion of Rd-DMA operation in
        the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 31
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f403044
    size_bits: 32
    description: SPI master status and DMA read byte control register
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 4
      description: 'The status of spi state machine. 0: idle state, 1: preparation
        state, 2: send command state, 3: send data state, 4: red data state, 5:write
        data state, 6: wait state, 7: done state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_DMA_RD_BYTELEN
      bit_offset: 12
      bit_width: 20
      description: Define the master DMA read byte length in non seg-conf-trans or
        seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in
        CONF state..
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x3f403048
    size_bits: 32
    description: SPI hold register
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: 'This register is for two SPI masters to share the same cs clock
        and data signals. The bits of one SPI are set, if the other SPI is busy, the
        SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 2
      bit_width: 1
      description: spi hold output value, which should be used with SPI_HOLD_OUT_EN.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EN
      bit_offset: 3
      bit_width: 1
      description: Enable set spi output hold value to spi_hold_reg. It can be used
        to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TIME
      bit_offset: 4
      bit_width: 3
      description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN
        is enable. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE
      bit_offset: 7
      bit_width: 1
      description: '1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave
        half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans
        is not ended or not occurred.  Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f40304c
    size_bits: 32
    description: SPI DMA control register
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: Reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: Reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the bit is set, DMA continue to use the next inlink node when
        the length of inlink is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Internal memory data transfer enable bit. Send SPI DMA RX buffer
        data to SPI DMA TX buffer. 0: Disable this function.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_SEG_POP_CLR
      bit_offset: 17
      bit_width: 1
      description: '1: Clear spi_slv_seg_frt_pop_mask. 0 : others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld
        is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0:
        spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed
        data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0]
        in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE
        in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_CLR
      bit_offset: 22
      bit_width: 1
      description: '1:Clear spi_dma_infifo_full_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_CLR
      bit_offset: 23
      bit_width: 1
      description: '1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 26
      bit_width: 2
      description: Select the external memory block size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_CLR
      bit_offset: 28
      bit_width: 1
      description: '1: End slave seg-trans, which acts as 0x05 command. 2 or more
        end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared
        in 1 APB CLK cycles by hardware..'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f403050
    size_bits: 32
    description: SPI DMA TX link configuration
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 31
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f403054
    size_bits: 32
    description: SPI DMA RX link configuration
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set, the inlink descriptor returns to the first
        link node when a packet is error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 31
      bit_width: 1
      description: SPI DMA read data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x3f403058
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor . Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for infifo full error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for outfifo empty error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3f40305c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: '1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which
        means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be
        changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: '1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which
        means that there is no data to pop but pop is valid.  0: Others.  Can not
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x3f403060
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for infifo full error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for outfifo empty error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x3f403064
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: '1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed
        by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x3f403068
    size_bits: 32
    description: The latest SPI DMA  RX descriptor address receiving error
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x3f40306c
    size_bits: 32
    description: The latest SPI DMA  eof RX descriptor address
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f403070
    size_bits: 32
    description: Current SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f403074
    size_bits: 32
    description: Next SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f403078
    size_bits: 32
    description: Current SPI DMA RX buffer pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f40307c
    size_bits: 32
    description: The latest SPI DMA  eof TX buffer address
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f403080
    size_bits: 32
    description: The latest SPI DMA  eof TX descriptor address
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f403084
    size_bits: 32
    description: Current SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f403088
    size_bits: 32
    description: Next SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f40308c
    size_bits: 32
    description: Current SPI DMA TX buffer pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUTSTATUS
    addr: 0x3f403090
    size_bits: 32
    description: SPI DMA TX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_OUTDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INSTATUS
    addr: 0x3f403094
    size_bits: 32
    description: SPI DMA RX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_INDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_IN_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x3f403098
    size_bits: 32
    description: Data buffer 0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 0, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x3f40309c
    size_bits: 32
    description: Data buffer 1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 1, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x3f4030a0
    size_bits: 32
    description: Data buffer 2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 2, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x3f4030a4
    size_bits: 32
    description: Data buffer 3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 3, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x3f4030a8
    size_bits: 32
    description: Data buffer 4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 4, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x3f4030ac
    size_bits: 32
    description: Data buffer 5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 5, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x3f4030b0
    size_bits: 32
    description: Data buffer 6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 6, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x3f4030b4
    size_bits: 32
    description: Data buffer 7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 7, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x3f4030b8
    size_bits: 32
    description: Data buffer 8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 8, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x3f4030bc
    size_bits: 32
    description: Data buffer 9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 9, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x3f4030c0
    size_bits: 32
    description: Data buffer 10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 10, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x3f4030c4
    size_bits: 32
    description: Data buffer 11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 11, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x3f4030c8
    size_bits: 32
    description: Data buffer 12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 12, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x3f4030cc
    size_bits: 32
    description: Data buffer 13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 13, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x3f4030d0
    size_bits: 32
    description: Data buffer 14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 14, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x3f4030d4
    size_bits: 32
    description: Data buffer 15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 15, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W16
    addr: 0x3f4030d8
    size_bits: 32
    description: Data buffer 16
    fields:
    - !Field
      name: BUF16
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 16, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W17
    addr: 0x3f4030dc
    size_bits: 32
    description: Data buffer 17
    fields:
    - !Field
      name: BUF17
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 17, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x3f4030e0
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 24
      bit_width: 1
      description: '1:enable hclk in spi_timing.v.  0: disable it. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x3f4030e4
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x3f4030e8
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_NUM
    addr: 0x3f4030ec
    size_bits: 32
    description: SPI output delay number configuration
    fields:
    - !Field
      name: DOUT0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x3f4030f0
    size_bits: 32
    description: LCD frame control register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x3f4030f4
    size_bits: 32
    description: LCD frame control1 register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x3f4030f8
    size_bits: 32
    description: LCD frame control2 register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of spi_vsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of spi_vsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of spi_hsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_MODE
    addr: 0x3f4030fc
    size_bits: 32
    description: LCD delay number
    fields:
    - !Field
      name: D_DQS_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output spi_dqs is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output spi_cd is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output spi_de is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output spi_hsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output spi_vsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE_IDLE_POL
      bit_offset: 15
      bit_width: 1
      description: It is the idle value of spi_de.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS_BLANK_EN
      bit_offset: 16
      bit_width: 1
      description: '1: The pulse of spi_hsync is out in vertical blanking lines in
        seg-trans or one trans. 0: spi_hsync pulse is valid only in active region
        lines in seg-trans.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_NUM
    addr: 0x3f403100
    size_bits: 32
    description: LCD delay mode
    fields:
    - !Field
      name: D_DQS_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output spi_dqs is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output spi_cd is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output spi_de is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output spi_hsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output spi_vsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4033fc
    size_bits: 32
    description: SPI version control
    reset_value: 0x1907240
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI1
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3f402000
  size: 0x400
  registers:
  - !Register
    name: CMD
    addr: 0x3f402000
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 23
      description: Define the spi_clk cycles of  SPI_CONF state. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x3f402004
    size_bits: 32
    description: Address value
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: '[31:8]:address to slave, [7:0]:Reserved. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f402008
    size_bits: 32
    description: SPI control register
    reset_value: 0x2c0000
    fields:
    - !Field
      name: EXT_HOLD_EN
      bit_offset: 2
      bit_width: 1
      description: Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD
        and SPI_USR_HOLD_POL. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 7
      bit_width: 1
      description: 'Apply 8-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 10
      bit_width: 1
      description: 'Apply 8-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase is in 2-bit mode. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase is in 4-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_OCT
      bit_offset: 16
      bit_width: 1
      description: 'In the read operations read-data phase is in 8-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0x3f40200c
    size_bits: 32
    description: SPI control register 1
    reset_value: 0x4010
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: W16_17_WR_ENA
      bit_offset: 4
      bit_width: 1
      description: 1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can
        not  be written. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 14
      bit_width: 6
      description: SPI cs signal is delayed by spi clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f402010
    size_bits: 32
    description: SPI control register 2
    reset_value: 0x2000
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 13
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with SPI_CS_SETUP bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 13
      bit_width: 13
      description: delay cycles of cs pin by spi clock this bits are combined with
        SPI_CS_HOLD bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 3
      description: 'spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE
        or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle
        2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle,
        else delayed by half cycle 3: delayed one cycle. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 29
      bit_width: 2
      description: spi_cs signal is delayed by system clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x3f402014
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x3f402018
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPI_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Just for master mode. 1: spi controller is in OPI mode (all in
        8-bit mode). 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with SPI_DOUT_MODE register to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase is in 2-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase is in 4-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_OCT
      bit_offset: 14
      bit_width: 1
      description: In the write operations read-data phase is in 8-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line 1: spi will be held when spi hold line is high 0: spi will be held when
        spi hold line is low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x3f40201c
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x3f402020
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x3f402024
    size_bits: 32
    description: MOSI length
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of write-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x3f402028
    size_bits: 32
    description: MISO length
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x3f40202c
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DATA_DTR_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0:
        SPI master DTR mode is  only applied to spi_dqs. This bit should be used with
        bit 17/18/19.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_DTR_EN
      bit_offset: 17
      bit_width: 1
      description: '1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode,
        including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN
        state are in STR mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_DTR_EN
      bit_offset: 18
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DATA_SET
      bit_offset: 20
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT
        or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DUMMY_SET
      bit_offset: 21
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_ADDR_SET
      bit_offset: 22
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_IDLE_EDGE
      bit_offset: 24
      bit_width: 1
      description: The default value of spi_dqs. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_CMD_SET
      bit_offset: 25
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_IDLE_EDGE
      bit_offset: 26
      bit_width: 1
      description: The default value of spi_cd. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x3f402030
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x200
    fields:
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_BUF_DONE_EN
      bit_offset: 5
      bit_width: 1
      description: 'SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_BUF_DONE_EN
      bit_offset: 6
      bit_width: 1
      description: 'SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_DMA_DONE_EN
      bit_offset: 7
      bit_width: 1
      description: 'SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_DMA_DONE_EN
      bit_offset: 8
      bit_width: 1
      description: 'SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TRANS_DONE_EN
      bit_offset: 9
      bit_width: 1
      description: 'SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_DMA_SEG_TRANS_EN
      bit_offset: 10
      bit_width: 1
      description: 'SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable seg magic value error interrupt. 0: Others. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: The operations counter in both the master mode and the slave mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_AUTO_CLR_EN
      bit_offset: 29
      bit_width: 1
      description: 'SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after
        the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3f402034
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_ADDR_ERR_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_CLR
      bit_offset: 11
      bit_width: 1
      description: '1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_NO_QPI_EN
      bit_offset: 12
      bit_width: 1
      description: '1: spi slave QPI mode is not supported. 0: spi slave QPI mode
        is supported.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ADDR_ERR
      bit_offset: 13
      bit_width: 1
      description: '1: The address value of the last SPI transfer is not supported
        by SPI slave. 0: The address value is supported or no address value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR
      bit_offset: 14
      bit_width: 1
      description: '1: The command value of the last SPI transfer is not supported
        by SPI slave. 0: The command value is supported or no command value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for the completion of dma write operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x3f402038
    size_bits: 32
    description: SPI slave Wr_BUF interrupt and CONF control register
    reset_value: 0xd8000000
    fields:
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONF_BASE_BITLEN
      bit_offset: 25
      bit_width: 7
      description: The basic spi_clk cycles of CONF state. The real cycle length of
        CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x3f40203c
    size_bits: 32
    description: SPI magic error and slave control register
    fields:
    - !Field
      name: SLV_DMA_RD_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: In the slave mode it is the length in bytes for read operations.
        The register value shall be byte_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR
      bit_offset: 25
      bit_width: 1
      description: '1: The recent magic value in CONF buffer is not right in master
        DMA seg-trans mode. 0: others.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BYTE
    addr: 0x3f402040
    size_bits: 32
    description: SPI interrupt control register
    reset_value: 0xa000000
    fields:
    - !Field
      name: SLV_DATA_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: The full-duplex or half-duplex data byte length of the last SPI
        transfer in slave mode. In half-duplex mode, this value is controlled by bits
        [23:20].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BYTELEN_EN
      bit_offset: 20
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BYTELEN_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BYTELEN_EN
      bit_offset: 22
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BYTELEN_EN
      bit_offset: 23
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 24
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for the completion of Rd-DMA operation in
        the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 31
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f402044
    size_bits: 32
    description: SPI master status and DMA read byte control register
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 4
      description: 'The status of spi state machine. 0: idle state, 1: preparation
        state, 2: send command state, 3: send data state, 4: red data state, 5:write
        data state, 6: wait state, 7: done state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_DMA_RD_BYTELEN
      bit_offset: 12
      bit_width: 20
      description: Define the master DMA read byte length in non seg-conf-trans or
        seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in
        CONF state..
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x3f402048
    size_bits: 32
    description: SPI hold register
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: 'This register is for two SPI masters to share the same cs clock
        and data signals. The bits of one SPI are set, if the other SPI is busy, the
        SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 2
      bit_width: 1
      description: spi hold output value, which should be used with SPI_HOLD_OUT_EN.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EN
      bit_offset: 3
      bit_width: 1
      description: Enable set spi output hold value to spi_hold_reg. It can be used
        to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TIME
      bit_offset: 4
      bit_width: 3
      description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN
        is enable. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE
      bit_offset: 7
      bit_width: 1
      description: '1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave
        half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans
        is not ended or not occurred.  Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f40204c
    size_bits: 32
    description: SPI DMA control register
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: Reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: Reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the bit is set, DMA continue to use the next inlink node when
        the length of inlink is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Internal memory data transfer enable bit. Send SPI DMA RX buffer
        data to SPI DMA TX buffer. 0: Disable this function.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_SEG_POP_CLR
      bit_offset: 17
      bit_width: 1
      description: '1: Clear spi_slv_seg_frt_pop_mask. 0 : others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld
        is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0:
        spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed
        data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0]
        in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE
        in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_CLR
      bit_offset: 22
      bit_width: 1
      description: '1:Clear spi_dma_infifo_full_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_CLR
      bit_offset: 23
      bit_width: 1
      description: '1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 26
      bit_width: 2
      description: Select the external memory block size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_CLR
      bit_offset: 28
      bit_width: 1
      description: '1: End slave seg-trans, which acts as 0x05 command. 2 or more
        end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared
        in 1 APB CLK cycles by hardware..'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f402050
    size_bits: 32
    description: SPI DMA TX link configuration
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 31
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f402054
    size_bits: 32
    description: SPI DMA RX link configuration
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set, the inlink descriptor returns to the first
        link node when a packet is error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 31
      bit_width: 1
      description: SPI DMA read data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x3f402058
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor . Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for infifo full error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for outfifo empty error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3f40205c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: '1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which
        means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be
        changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: '1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which
        means that there is no data to pop but pop is valid.  0: Others.  Can not
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x3f402060
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for infifo full error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for outfifo empty error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x3f402064
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: '1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed
        by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x3f402068
    size_bits: 32
    description: The latest SPI DMA  RX descriptor address receiving error
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x3f40206c
    size_bits: 32
    description: The latest SPI DMA  eof RX descriptor address
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f402070
    size_bits: 32
    description: Current SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f402074
    size_bits: 32
    description: Next SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f402078
    size_bits: 32
    description: Current SPI DMA RX buffer pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f40207c
    size_bits: 32
    description: The latest SPI DMA  eof TX buffer address
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f402080
    size_bits: 32
    description: The latest SPI DMA  eof TX descriptor address
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f402084
    size_bits: 32
    description: Current SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f402088
    size_bits: 32
    description: Next SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f40208c
    size_bits: 32
    description: Current SPI DMA TX buffer pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUTSTATUS
    addr: 0x3f402090
    size_bits: 32
    description: SPI DMA TX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_OUTDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INSTATUS
    addr: 0x3f402094
    size_bits: 32
    description: SPI DMA RX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_INDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_IN_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x3f402098
    size_bits: 32
    description: Data buffer 0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 0, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x3f40209c
    size_bits: 32
    description: Data buffer 1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 1, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x3f4020a0
    size_bits: 32
    description: Data buffer 2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 2, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x3f4020a4
    size_bits: 32
    description: Data buffer 3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 3, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x3f4020a8
    size_bits: 32
    description: Data buffer 4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 4, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x3f4020ac
    size_bits: 32
    description: Data buffer 5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 5, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x3f4020b0
    size_bits: 32
    description: Data buffer 6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 6, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x3f4020b4
    size_bits: 32
    description: Data buffer 7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 7, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x3f4020b8
    size_bits: 32
    description: Data buffer 8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 8, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x3f4020bc
    size_bits: 32
    description: Data buffer 9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 9, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x3f4020c0
    size_bits: 32
    description: Data buffer 10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 10, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x3f4020c4
    size_bits: 32
    description: Data buffer 11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 11, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x3f4020c8
    size_bits: 32
    description: Data buffer 12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 12, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x3f4020cc
    size_bits: 32
    description: Data buffer 13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 13, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x3f4020d0
    size_bits: 32
    description: Data buffer 14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 14, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x3f4020d4
    size_bits: 32
    description: Data buffer 15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 15, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W16
    addr: 0x3f4020d8
    size_bits: 32
    description: Data buffer 16
    fields:
    - !Field
      name: BUF16
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 16, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W17
    addr: 0x3f4020dc
    size_bits: 32
    description: Data buffer 17
    fields:
    - !Field
      name: BUF17
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 17, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x3f4020e0
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 24
      bit_width: 1
      description: '1:enable hclk in spi_timing.v.  0: disable it. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x3f4020e4
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x3f4020e8
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_NUM
    addr: 0x3f4020ec
    size_bits: 32
    description: SPI output delay number configuration
    fields:
    - !Field
      name: DOUT0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x3f4020f0
    size_bits: 32
    description: LCD frame control register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x3f4020f4
    size_bits: 32
    description: LCD frame control1 register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x3f4020f8
    size_bits: 32
    description: LCD frame control2 register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of spi_vsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of spi_vsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of spi_hsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_MODE
    addr: 0x3f4020fc
    size_bits: 32
    description: LCD delay number
    fields:
    - !Field
      name: D_DQS_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output spi_dqs is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output spi_cd is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output spi_de is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output spi_hsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output spi_vsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE_IDLE_POL
      bit_offset: 15
      bit_width: 1
      description: It is the idle value of spi_de.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS_BLANK_EN
      bit_offset: 16
      bit_width: 1
      description: '1: The pulse of spi_hsync is out in vertical blanking lines in
        seg-trans or one trans. 0: spi_hsync pulse is valid only in active region
        lines in seg-trans.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_NUM
    addr: 0x3f402100
    size_bits: 32
    description: LCD delay mode
    fields:
    - !Field
      name: D_DQS_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output spi_dqs is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output spi_cd is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output spi_de is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output spi_hsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output spi_vsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4023fc
    size_bits: 32
    description: SPI version control
    reset_value: 0x1907240
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI2
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3f424000
  size: 0x400
  registers:
  - !Register
    name: CMD
    addr: 0x3f424000
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 23
      description: Define the spi_clk cycles of  SPI_CONF state. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x3f424004
    size_bits: 32
    description: Address value
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: '[31:8]:address to slave, [7:0]:Reserved. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f424008
    size_bits: 32
    description: SPI control register
    reset_value: 0x2c0000
    fields:
    - !Field
      name: EXT_HOLD_EN
      bit_offset: 2
      bit_width: 1
      description: Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD
        and SPI_USR_HOLD_POL. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 7
      bit_width: 1
      description: 'Apply 8-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 10
      bit_width: 1
      description: 'Apply 8-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase is in 2-bit mode. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase is in 4-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_OCT
      bit_offset: 16
      bit_width: 1
      description: 'In the read operations read-data phase is in 8-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0x3f42400c
    size_bits: 32
    description: SPI control register 1
    reset_value: 0x4010
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: W16_17_WR_ENA
      bit_offset: 4
      bit_width: 1
      description: 1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can
        not  be written. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 14
      bit_width: 6
      description: SPI cs signal is delayed by spi clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f424010
    size_bits: 32
    description: SPI control register 2
    reset_value: 0x2000
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 13
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with SPI_CS_SETUP bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 13
      bit_width: 13
      description: delay cycles of cs pin by spi clock this bits are combined with
        SPI_CS_HOLD bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 3
      description: 'spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE
        or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle
        2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle,
        else delayed by half cycle 3: delayed one cycle. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 29
      bit_width: 2
      description: spi_cs signal is delayed by system clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x3f424014
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x3f424018
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPI_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Just for master mode. 1: spi controller is in OPI mode (all in
        8-bit mode). 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with SPI_DOUT_MODE register to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase is in 2-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase is in 4-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_OCT
      bit_offset: 14
      bit_width: 1
      description: In the write operations read-data phase is in 8-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line 1: spi will be held when spi hold line is high 0: spi will be held when
        spi hold line is low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x3f42401c
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x3f424020
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x3f424024
    size_bits: 32
    description: MOSI length
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of write-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x3f424028
    size_bits: 32
    description: MISO length
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x3f42402c
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DATA_DTR_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0:
        SPI master DTR mode is  only applied to spi_dqs. This bit should be used with
        bit 17/18/19.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_DTR_EN
      bit_offset: 17
      bit_width: 1
      description: '1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode,
        including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN
        state are in STR mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_DTR_EN
      bit_offset: 18
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DATA_SET
      bit_offset: 20
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT
        or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DUMMY_SET
      bit_offset: 21
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_ADDR_SET
      bit_offset: 22
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_IDLE_EDGE
      bit_offset: 24
      bit_width: 1
      description: The default value of spi_dqs. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_CMD_SET
      bit_offset: 25
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_IDLE_EDGE
      bit_offset: 26
      bit_width: 1
      description: The default value of spi_cd. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x3f424030
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x200
    fields:
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_BUF_DONE_EN
      bit_offset: 5
      bit_width: 1
      description: 'SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_BUF_DONE_EN
      bit_offset: 6
      bit_width: 1
      description: 'SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_DMA_DONE_EN
      bit_offset: 7
      bit_width: 1
      description: 'SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_DMA_DONE_EN
      bit_offset: 8
      bit_width: 1
      description: 'SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TRANS_DONE_EN
      bit_offset: 9
      bit_width: 1
      description: 'SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_DMA_SEG_TRANS_EN
      bit_offset: 10
      bit_width: 1
      description: 'SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable seg magic value error interrupt. 0: Others. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: The operations counter in both the master mode and the slave mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_AUTO_CLR_EN
      bit_offset: 29
      bit_width: 1
      description: 'SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after
        the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3f424034
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_ADDR_ERR_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_CLR
      bit_offset: 11
      bit_width: 1
      description: '1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_NO_QPI_EN
      bit_offset: 12
      bit_width: 1
      description: '1: spi slave QPI mode is not supported. 0: spi slave QPI mode
        is supported.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ADDR_ERR
      bit_offset: 13
      bit_width: 1
      description: '1: The address value of the last SPI transfer is not supported
        by SPI slave. 0: The address value is supported or no address value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR
      bit_offset: 14
      bit_width: 1
      description: '1: The command value of the last SPI transfer is not supported
        by SPI slave. 0: The command value is supported or no command value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for the completion of dma write operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x3f424038
    size_bits: 32
    description: SPI slave Wr_BUF interrupt and CONF control register
    reset_value: 0xd8000000
    fields:
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONF_BASE_BITLEN
      bit_offset: 25
      bit_width: 7
      description: The basic spi_clk cycles of CONF state. The real cycle length of
        CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x3f42403c
    size_bits: 32
    description: SPI magic error and slave control register
    fields:
    - !Field
      name: SLV_DMA_RD_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: In the slave mode it is the length in bytes for read operations.
        The register value shall be byte_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR
      bit_offset: 25
      bit_width: 1
      description: '1: The recent magic value in CONF buffer is not right in master
        DMA seg-trans mode. 0: others.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BYTE
    addr: 0x3f424040
    size_bits: 32
    description: SPI interrupt control register
    reset_value: 0xa000000
    fields:
    - !Field
      name: SLV_DATA_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: The full-duplex or half-duplex data byte length of the last SPI
        transfer in slave mode. In half-duplex mode, this value is controlled by bits
        [23:20].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BYTELEN_EN
      bit_offset: 20
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BYTELEN_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BYTELEN_EN
      bit_offset: 22
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BYTELEN_EN
      bit_offset: 23
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 24
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for the completion of Rd-DMA operation in
        the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 31
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f424044
    size_bits: 32
    description: SPI master status and DMA read byte control register
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 4
      description: 'The status of spi state machine. 0: idle state, 1: preparation
        state, 2: send command state, 3: send data state, 4: red data state, 5:write
        data state, 6: wait state, 7: done state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_DMA_RD_BYTELEN
      bit_offset: 12
      bit_width: 20
      description: Define the master DMA read byte length in non seg-conf-trans or
        seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in
        CONF state..
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x3f424048
    size_bits: 32
    description: SPI hold register
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: 'This register is for two SPI masters to share the same cs clock
        and data signals. The bits of one SPI are set, if the other SPI is busy, the
        SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 2
      bit_width: 1
      description: spi hold output value, which should be used with SPI_HOLD_OUT_EN.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EN
      bit_offset: 3
      bit_width: 1
      description: Enable set spi output hold value to spi_hold_reg. It can be used
        to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TIME
      bit_offset: 4
      bit_width: 3
      description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN
        is enable. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE
      bit_offset: 7
      bit_width: 1
      description: '1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave
        half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans
        is not ended or not occurred.  Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f42404c
    size_bits: 32
    description: SPI DMA control register
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: Reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: Reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the bit is set, DMA continue to use the next inlink node when
        the length of inlink is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Internal memory data transfer enable bit. Send SPI DMA RX buffer
        data to SPI DMA TX buffer. 0: Disable this function.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_SEG_POP_CLR
      bit_offset: 17
      bit_width: 1
      description: '1: Clear spi_slv_seg_frt_pop_mask. 0 : others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld
        is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0:
        spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed
        data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0]
        in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE
        in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_CLR
      bit_offset: 22
      bit_width: 1
      description: '1:Clear spi_dma_infifo_full_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_CLR
      bit_offset: 23
      bit_width: 1
      description: '1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 26
      bit_width: 2
      description: Select the external memory block size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_CLR
      bit_offset: 28
      bit_width: 1
      description: '1: End slave seg-trans, which acts as 0x05 command. 2 or more
        end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared
        in 1 APB CLK cycles by hardware..'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f424050
    size_bits: 32
    description: SPI DMA TX link configuration
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 31
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f424054
    size_bits: 32
    description: SPI DMA RX link configuration
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set, the inlink descriptor returns to the first
        link node when a packet is error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 31
      bit_width: 1
      description: SPI DMA read data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x3f424058
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor . Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for infifo full error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for outfifo empty error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3f42405c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: '1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which
        means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be
        changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: '1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which
        means that there is no data to pop but pop is valid.  0: Others.  Can not
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x3f424060
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for infifo full error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for outfifo empty error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x3f424064
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: '1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed
        by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x3f424068
    size_bits: 32
    description: The latest SPI DMA  RX descriptor address receiving error
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x3f42406c
    size_bits: 32
    description: The latest SPI DMA  eof RX descriptor address
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f424070
    size_bits: 32
    description: Current SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f424074
    size_bits: 32
    description: Next SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f424078
    size_bits: 32
    description: Current SPI DMA RX buffer pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f42407c
    size_bits: 32
    description: The latest SPI DMA  eof TX buffer address
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f424080
    size_bits: 32
    description: The latest SPI DMA  eof TX descriptor address
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f424084
    size_bits: 32
    description: Current SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f424088
    size_bits: 32
    description: Next SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f42408c
    size_bits: 32
    description: Current SPI DMA TX buffer pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUTSTATUS
    addr: 0x3f424090
    size_bits: 32
    description: SPI DMA TX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_OUTDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INSTATUS
    addr: 0x3f424094
    size_bits: 32
    description: SPI DMA RX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_INDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_IN_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x3f424098
    size_bits: 32
    description: Data buffer 0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 0, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x3f42409c
    size_bits: 32
    description: Data buffer 1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 1, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x3f4240a0
    size_bits: 32
    description: Data buffer 2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 2, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x3f4240a4
    size_bits: 32
    description: Data buffer 3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 3, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x3f4240a8
    size_bits: 32
    description: Data buffer 4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 4, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x3f4240ac
    size_bits: 32
    description: Data buffer 5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 5, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x3f4240b0
    size_bits: 32
    description: Data buffer 6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 6, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x3f4240b4
    size_bits: 32
    description: Data buffer 7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 7, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x3f4240b8
    size_bits: 32
    description: Data buffer 8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 8, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x3f4240bc
    size_bits: 32
    description: Data buffer 9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 9, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x3f4240c0
    size_bits: 32
    description: Data buffer 10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 10, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x3f4240c4
    size_bits: 32
    description: Data buffer 11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 11, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x3f4240c8
    size_bits: 32
    description: Data buffer 12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 12, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x3f4240cc
    size_bits: 32
    description: Data buffer 13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 13, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x3f4240d0
    size_bits: 32
    description: Data buffer 14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 14, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x3f4240d4
    size_bits: 32
    description: Data buffer 15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 15, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W16
    addr: 0x3f4240d8
    size_bits: 32
    description: Data buffer 16
    fields:
    - !Field
      name: BUF16
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 16, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W17
    addr: 0x3f4240dc
    size_bits: 32
    description: Data buffer 17
    fields:
    - !Field
      name: BUF17
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 17, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x3f4240e0
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 24
      bit_width: 1
      description: '1:enable hclk in spi_timing.v.  0: disable it. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x3f4240e4
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x3f4240e8
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_NUM
    addr: 0x3f4240ec
    size_bits: 32
    description: SPI output delay number configuration
    fields:
    - !Field
      name: DOUT0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x3f4240f0
    size_bits: 32
    description: LCD frame control register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x3f4240f4
    size_bits: 32
    description: LCD frame control1 register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x3f4240f8
    size_bits: 32
    description: LCD frame control2 register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of spi_vsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of spi_vsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of spi_hsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_MODE
    addr: 0x3f4240fc
    size_bits: 32
    description: LCD delay number
    fields:
    - !Field
      name: D_DQS_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output spi_dqs is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output spi_cd is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output spi_de is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output spi_hsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output spi_vsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE_IDLE_POL
      bit_offset: 15
      bit_width: 1
      description: It is the idle value of spi_de.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS_BLANK_EN
      bit_offset: 16
      bit_width: 1
      description: '1: The pulse of spi_hsync is out in vertical blanking lines in
        seg-trans or one trans. 0: spi_hsync pulse is valid only in active region
        lines in seg-trans.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_NUM
    addr: 0x3f424100
    size_bits: 32
    description: LCD delay mode
    fields:
    - !Field
      name: D_DQS_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output spi_dqs is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output spi_cd is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output spi_de is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output spi_hsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output spi_vsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4243fc
    size_bits: 32
    description: SPI version control
    reset_value: 0x1907240
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI3
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3f425000
  size: 0x400
  registers:
  - !Register
    name: CMD
    addr: 0x3f425000
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 23
      description: Define the spi_clk cycles of  SPI_CONF state. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x3f425004
    size_bits: 32
    description: Address value
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: '[31:8]:address to slave, [7:0]:Reserved. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f425008
    size_bits: 32
    description: SPI control register
    reset_value: 0x2c0000
    fields:
    - !Field
      name: EXT_HOLD_EN
      bit_offset: 2
      bit_width: 1
      description: Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD
        and SPI_USR_HOLD_POL. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 7
      bit_width: 1
      description: 'Apply 8-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 10
      bit_width: 1
      description: 'Apply 8-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase is in 2-bit mode. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase is in 4-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_OCT
      bit_offset: 16
      bit_width: 1
      description: 'In the read operations read-data phase is in 8-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0x3f42500c
    size_bits: 32
    description: SPI control register 1
    reset_value: 0x4010
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: W16_17_WR_ENA
      bit_offset: 4
      bit_width: 1
      description: 1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can
        not  be written. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 14
      bit_width: 6
      description: SPI cs signal is delayed by spi clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f425010
    size_bits: 32
    description: SPI control register 2
    reset_value: 0x2000
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 13
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with SPI_CS_SETUP bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 13
      bit_width: 13
      description: delay cycles of cs pin by spi clock this bits are combined with
        SPI_CS_HOLD bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 3
      description: 'spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE
        or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle
        2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle,
        else delayed by half cycle 3: delayed one cycle. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 29
      bit_width: 2
      description: spi_cs signal is delayed by system clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x3f425014
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x3f425018
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPI_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Just for master mode. 1: spi controller is in OPI mode (all in
        8-bit mode). 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with SPI_DOUT_MODE register to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase is in 2-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase is in 4-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_OCT
      bit_offset: 14
      bit_width: 1
      description: In the write operations read-data phase is in 8-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line 1: spi will be held when spi hold line is high 0: spi will be held when
        spi hold line is low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x3f42501c
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x3f425020
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x3f425024
    size_bits: 32
    description: MOSI length
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of write-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x3f425028
    size_bits: 32
    description: MISO length
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x3f42502c
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DATA_DTR_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0:
        SPI master DTR mode is  only applied to spi_dqs. This bit should be used with
        bit 17/18/19.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_DTR_EN
      bit_offset: 17
      bit_width: 1
      description: '1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode,
        including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN
        state are in STR mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_DTR_EN
      bit_offset: 18
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DATA_SET
      bit_offset: 20
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT
        or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DUMMY_SET
      bit_offset: 21
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_ADDR_SET
      bit_offset: 22
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_IDLE_EDGE
      bit_offset: 24
      bit_width: 1
      description: The default value of spi_dqs. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_CMD_SET
      bit_offset: 25
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_IDLE_EDGE
      bit_offset: 26
      bit_width: 1
      description: The default value of spi_cd. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x3f425030
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x200
    fields:
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_BUF_DONE_EN
      bit_offset: 5
      bit_width: 1
      description: 'SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_BUF_DONE_EN
      bit_offset: 6
      bit_width: 1
      description: 'SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_DMA_DONE_EN
      bit_offset: 7
      bit_width: 1
      description: 'SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_DMA_DONE_EN
      bit_offset: 8
      bit_width: 1
      description: 'SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TRANS_DONE_EN
      bit_offset: 9
      bit_width: 1
      description: 'SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_DMA_SEG_TRANS_EN
      bit_offset: 10
      bit_width: 1
      description: 'SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable seg magic value error interrupt. 0: Others. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: The operations counter in both the master mode and the slave mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_AUTO_CLR_EN
      bit_offset: 29
      bit_width: 1
      description: 'SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after
        the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3f425034
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_ADDR_ERR_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_CLR
      bit_offset: 11
      bit_width: 1
      description: '1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_NO_QPI_EN
      bit_offset: 12
      bit_width: 1
      description: '1: spi slave QPI mode is not supported. 0: spi slave QPI mode
        is supported.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ADDR_ERR
      bit_offset: 13
      bit_width: 1
      description: '1: The address value of the last SPI transfer is not supported
        by SPI slave. 0: The address value is supported or no address value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR
      bit_offset: 14
      bit_width: 1
      description: '1: The command value of the last SPI transfer is not supported
        by SPI slave. 0: The command value is supported or no command value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for the completion of dma write operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x3f425038
    size_bits: 32
    description: SPI slave Wr_BUF interrupt and CONF control register
    reset_value: 0xd8000000
    fields:
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONF_BASE_BITLEN
      bit_offset: 25
      bit_width: 7
      description: The basic spi_clk cycles of CONF state. The real cycle length of
        CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x3f42503c
    size_bits: 32
    description: SPI magic error and slave control register
    fields:
    - !Field
      name: SLV_DMA_RD_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: In the slave mode it is the length in bytes for read operations.
        The register value shall be byte_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR
      bit_offset: 25
      bit_width: 1
      description: '1: The recent magic value in CONF buffer is not right in master
        DMA seg-trans mode. 0: others.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BYTE
    addr: 0x3f425040
    size_bits: 32
    description: SPI interrupt control register
    reset_value: 0xa000000
    fields:
    - !Field
      name: SLV_DATA_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: The full-duplex or half-duplex data byte length of the last SPI
        transfer in slave mode. In half-duplex mode, this value is controlled by bits
        [23:20].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BYTELEN_EN
      bit_offset: 20
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BYTELEN_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BYTELEN_EN
      bit_offset: 22
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BYTELEN_EN
      bit_offset: 23
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 24
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for the completion of Rd-DMA operation in
        the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 31
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f425044
    size_bits: 32
    description: SPI master status and DMA read byte control register
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 4
      description: 'The status of spi state machine. 0: idle state, 1: preparation
        state, 2: send command state, 3: send data state, 4: red data state, 5:write
        data state, 6: wait state, 7: done state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_DMA_RD_BYTELEN
      bit_offset: 12
      bit_width: 20
      description: Define the master DMA read byte length in non seg-conf-trans or
        seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in
        CONF state..
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x3f425048
    size_bits: 32
    description: SPI hold register
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: 'This register is for two SPI masters to share the same cs clock
        and data signals. The bits of one SPI are set, if the other SPI is busy, the
        SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 2
      bit_width: 1
      description: spi hold output value, which should be used with SPI_HOLD_OUT_EN.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EN
      bit_offset: 3
      bit_width: 1
      description: Enable set spi output hold value to spi_hold_reg. It can be used
        to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TIME
      bit_offset: 4
      bit_width: 3
      description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN
        is enable. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE
      bit_offset: 7
      bit_width: 1
      description: '1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave
        half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans
        is not ended or not occurred.  Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f42504c
    size_bits: 32
    description: SPI DMA control register
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: Reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: Reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the bit is set, DMA continue to use the next inlink node when
        the length of inlink is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Internal memory data transfer enable bit. Send SPI DMA RX buffer
        data to SPI DMA TX buffer. 0: Disable this function.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_SEG_POP_CLR
      bit_offset: 17
      bit_width: 1
      description: '1: Clear spi_slv_seg_frt_pop_mask. 0 : others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld
        is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0:
        spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed
        data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0]
        in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE
        in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_CLR
      bit_offset: 22
      bit_width: 1
      description: '1:Clear spi_dma_infifo_full_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_CLR
      bit_offset: 23
      bit_width: 1
      description: '1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 26
      bit_width: 2
      description: Select the external memory block size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_CLR
      bit_offset: 28
      bit_width: 1
      description: '1: End slave seg-trans, which acts as 0x05 command. 2 or more
        end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared
        in 1 APB CLK cycles by hardware..'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f425050
    size_bits: 32
    description: SPI DMA TX link configuration
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 31
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f425054
    size_bits: 32
    description: SPI DMA RX link configuration
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set, the inlink descriptor returns to the first
        link node when a packet is error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 31
      bit_width: 1
      description: SPI DMA read data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x3f425058
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor . Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for infifo full error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for outfifo empty error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3f42505c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: '1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which
        means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be
        changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: '1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which
        means that there is no data to pop but pop is valid.  0: Others.  Can not
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x3f425060
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for infifo full error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for outfifo empty error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x3f425064
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: '1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed
        by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x3f425068
    size_bits: 32
    description: The latest SPI DMA  RX descriptor address receiving error
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x3f42506c
    size_bits: 32
    description: The latest SPI DMA  eof RX descriptor address
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f425070
    size_bits: 32
    description: Current SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f425074
    size_bits: 32
    description: Next SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f425078
    size_bits: 32
    description: Current SPI DMA RX buffer pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f42507c
    size_bits: 32
    description: The latest SPI DMA  eof TX buffer address
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f425080
    size_bits: 32
    description: The latest SPI DMA  eof TX descriptor address
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f425084
    size_bits: 32
    description: Current SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f425088
    size_bits: 32
    description: Next SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f42508c
    size_bits: 32
    description: Current SPI DMA TX buffer pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUTSTATUS
    addr: 0x3f425090
    size_bits: 32
    description: SPI DMA TX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_OUTDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INSTATUS
    addr: 0x3f425094
    size_bits: 32
    description: SPI DMA RX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_INDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_IN_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x3f425098
    size_bits: 32
    description: Data buffer 0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 0, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x3f42509c
    size_bits: 32
    description: Data buffer 1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 1, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x3f4250a0
    size_bits: 32
    description: Data buffer 2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 2, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x3f4250a4
    size_bits: 32
    description: Data buffer 3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 3, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x3f4250a8
    size_bits: 32
    description: Data buffer 4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 4, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x3f4250ac
    size_bits: 32
    description: Data buffer 5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 5, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x3f4250b0
    size_bits: 32
    description: Data buffer 6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 6, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x3f4250b4
    size_bits: 32
    description: Data buffer 7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 7, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x3f4250b8
    size_bits: 32
    description: Data buffer 8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 8, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x3f4250bc
    size_bits: 32
    description: Data buffer 9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 9, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x3f4250c0
    size_bits: 32
    description: Data buffer 10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 10, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x3f4250c4
    size_bits: 32
    description: Data buffer 11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 11, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x3f4250c8
    size_bits: 32
    description: Data buffer 12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 12, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x3f4250cc
    size_bits: 32
    description: Data buffer 13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 13, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x3f4250d0
    size_bits: 32
    description: Data buffer 14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 14, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x3f4250d4
    size_bits: 32
    description: Data buffer 15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 15, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W16
    addr: 0x3f4250d8
    size_bits: 32
    description: Data buffer 16
    fields:
    - !Field
      name: BUF16
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 16, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W17
    addr: 0x3f4250dc
    size_bits: 32
    description: Data buffer 17
    fields:
    - !Field
      name: BUF17
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 17, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x3f4250e0
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 24
      bit_width: 1
      description: '1:enable hclk in spi_timing.v.  0: disable it. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x3f4250e4
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x3f4250e8
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_NUM
    addr: 0x3f4250ec
    size_bits: 32
    description: SPI output delay number configuration
    fields:
    - !Field
      name: DOUT0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x3f4250f0
    size_bits: 32
    description: LCD frame control register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x3f4250f4
    size_bits: 32
    description: LCD frame control1 register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x3f4250f8
    size_bits: 32
    description: LCD frame control2 register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of spi_vsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of spi_vsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of spi_hsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_MODE
    addr: 0x3f4250fc
    size_bits: 32
    description: LCD delay number
    fields:
    - !Field
      name: D_DQS_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output spi_dqs is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output spi_cd is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output spi_de is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output spi_hsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output spi_vsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE_IDLE_POL
      bit_offset: 15
      bit_width: 1
      description: It is the idle value of spi_de.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS_BLANK_EN
      bit_offset: 16
      bit_width: 1
      description: '1: The pulse of spi_hsync is out in vertical blanking lines in
        seg-trans or one trans. 0: spi_hsync pulse is valid only in active region
        lines in seg-trans.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_NUM
    addr: 0x3f425100
    size_bits: 32
    description: LCD delay mode
    fields:
    - !Field
      name: D_DQS_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output spi_dqs is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output spi_cd is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output spi_de is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output spi_hsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output spi_vsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4253fc
    size_bits: 32
    description: SPI version control
    reset_value: 0x1907240
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI4
  description: SPI (Serial Peripheral Interface) Controller
  base_addr: 0x3f437000
  size: 0x400
  registers:
  - !Register
    name: CMD
    addr: 0x3f437000
    size_bits: 32
    description: Command control register
    fields:
    - !Field
      name: CONF_BITLEN
      bit_offset: 0
      bit_width: 23
      description: Define the spi_clk cycles of  SPI_CONF state. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR
      bit_offset: 24
      bit_width: 1
      description: 'User define command enable.  An operation will be triggered when
        the bit is set. The bit will be cleared once the operation done.1: enable
        0: disable. Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: ADDR
    addr: 0x3f437004
    size_bits: 32
    description: Address value
    fields:
    - !Field
      name: USR_ADDR_VALUE
      bit_offset: 0
      bit_width: 32
      description: '[31:8]:address to slave, [7:0]:Reserved. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x3f437008
    size_bits: 32
    description: SPI control register
    reset_value: 0x2c0000
    fields:
    - !Field
      name: EXT_HOLD_EN
      bit_offset: 2
      bit_width: 1
      description: Set the bit to hold spi. The bit is combined with SPI_USR_PREP_HOLD,SPI_USR_CMD_HOLD,SPI_USR_ADDR_HOLD,SPI_USR_DUMMY_HOLD,SPI_USR_DIN_HOLD,SPI_USR_DOUT_HOLD
        and SPI_USR_HOLD_POL. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUMMY_OUT
      bit_offset: 3
      bit_width: 1
      description: In the dummy phase the signal level of spi is output by the spi
        controller. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_DUAL
      bit_offset: 5
      bit_width: 1
      description: 'Apply 2-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_QUAD
      bit_offset: 6
      bit_width: 1
      description: 'Apply 4-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FADDR_OCT
      bit_offset: 7
      bit_width: 1
      description: 'Apply 8-bit mode during addr phase 1:enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_DUAL
      bit_offset: 8
      bit_width: 1
      description: 'Apply 2-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_QUAD
      bit_offset: 9
      bit_width: 1
      description: 'Apply 4-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCMD_OCT
      bit_offset: 10
      bit_width: 1
      description: 'Apply 8-bit mode during command phase 1:enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_DUAL
      bit_offset: 14
      bit_width: 1
      description: 'In the read operations, read-data phase is in 2-bit mode. 1: enable
        0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_QUAD
      bit_offset: 15
      bit_width: 1
      description: 'In the read operations read-data phase is in 4-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREAD_OCT
      bit_offset: 16
      bit_width: 1
      description: 'In the read operations read-data phase is in 8-bit mode. 1: enable
        0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: Q_POL
      bit_offset: 18
      bit_width: 1
      description: 'The bit is used to set MISO line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_POL
      bit_offset: 19
      bit_width: 1
      description: 'The bit is used to set MOSI line polarity, 1: high 0, low. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WP
      bit_offset: 21
      bit_width: 1
      description: 'Write protect signal output when SPI is idle.  1: output high,
        0: output low.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BIT_ORDER
      bit_offset: 25
      bit_width: 1
      description: 'In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BIT_ORDER
      bit_offset: 26
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: LSB firs 0: MSB
        first. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL1
    addr: 0x3f43700c
    size_bits: 32
    description: SPI control register 1
    reset_value: 0x4010
    fields:
    - !Field
      name: CLK_MODE
      bit_offset: 0
      bit_width: 2
      description: 'SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI
        clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles
        after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_MODE_13
      bit_offset: 2
      bit_width: 1
      description: '{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output
        data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6].'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_DATA_OUT
      bit_offset: 3
      bit_width: 1
      description: 'It saves half a cycle when tsck is the same as rsck. 1: output
        data at rsck posedge   0: output data at tsck posedge'
      read_allowed: true
      write_allowed: true
    - !Field
      name: W16_17_WR_ENA
      bit_offset: 4
      bit_width: 1
      description: 1:SPI_BUF16~SPI_BUF17 can be written   0:SPI_BUF16~SPI_BUF17 can
        not  be written. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_DELAY
      bit_offset: 14
      bit_width: 6
      description: SPI cs signal is delayed by spi clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL2
    addr: 0x3f437010
    size_bits: 32
    description: SPI control register 2
    reset_value: 0x2000
    fields:
    - !Field
      name: CS_SETUP_TIME
      bit_offset: 0
      bit_width: 13
      description: (cycles+1) of prepare phase by spi clock this bits are combined
        with SPI_CS_SETUP bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD_TIME
      bit_offset: 13
      bit_width: 13
      description: delay cycles of cs pin by spi clock this bits are combined with
        SPI_CS_HOLD bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_MODE
      bit_offset: 26
      bit_width: 3
      description: 'spi_cs signal is delayed by spi_clk . 0: zero 1: if SPI_CK_OUT_EDGE
        or SPI_CK_IDLE_EDGE is set 1 delayed by half cycle  else delayed by one cycle
        2: if SPI_CK_OUT_EDGE or  SPI_CK_IDLE_EDGE is set 1 delayed by one cycle,
        else delayed by half cycle 3: delayed one cycle. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_DELAY_NUM
      bit_offset: 29
      bit_width: 2
      description: spi_cs signal is delayed by system clock cycles. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLOCK
    addr: 0x3f437014
    size_bits: 32
    description: SPI clock control register
    reset_value: 0x80003043
    fields:
    - !Field
      name: CLKCNT_L
      bit_offset: 0
      bit_width: 6
      description: In the master mode it must be equal to SPI_CLKCNT_N. In the slave
        mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_H
      bit_offset: 6
      bit_width: 6
      description: In the master mode it must be floor((SPI_CLKCNT_N+1)/2-1). In the
        slave mode it must be 0. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKCNT_N
      bit_offset: 12
      bit_width: 6
      description: In the master mode it is the divider of spi_clk. So spi_clk frequency
        is system/(SPI_CLKDIV_PRE+1)/(SPI_CLKCNT_N+1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLKDIV_PRE
      bit_offset: 18
      bit_width: 13
      description: In the master mode it is pre-divider of spi_clk.  Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EQU_SYSCLK
      bit_offset: 31
      bit_width: 1
      description: 'In the master mode 1: spi_clk is eqaul to system 0: spi_clk is
        divided from system clock. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER
    addr: 0x3f437018
    size_bits: 32
    description: SPI USER control register
    reset_value: 0x800000c0
    fields:
    - !Field
      name: DOUTDIN
      bit_offset: 0
      bit_width: 1
      description: 'Set the bit to enable full duplex communication. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: QPI_MODE
      bit_offset: 3
      bit_width: 1
      description: 'Both for master mode and slave mode. 1: spi controller is in QPI
        mode. 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OPI_MODE
      bit_offset: 4
      bit_width: 1
      description: 'Just for master mode. 1: spi controller is in OPI mode (all in
        8-bit mode). 0: others. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSCK_I_EDGE
      bit_offset: 5
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_HOLD
      bit_offset: 6
      bit_width: 1
      description: 'spi cs keep low when spi is in  done  phase. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_SETUP
      bit_offset: 7
      bit_width: 1
      description: 'spi cs is enable when spi is in  prepare  phase. 1: enable 0:
        disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSCK_I_EDGE
      bit_offset: 8
      bit_width: 1
      description: 'In the slave mode, this bit can be used to change the polarity
        of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_OUT_EDGE
      bit_offset: 9
      bit_width: 1
      description: the bit combined with SPI_DOUT_MODE register to set mosi signal
        delay mode. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RD_BYTE_ORDER
      bit_offset: 10
      bit_width: 1
      description: 'In read-data (MISO) phase 1: big-endian 0: little_endian. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WR_BYTE_ORDER
      bit_offset: 11
      bit_width: 1
      description: 'In command address write-data (MOSI) phases 1: big-endian 0: litte_endian.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_DUAL
      bit_offset: 12
      bit_width: 1
      description: In the write operations read-data phase is in 2-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_QUAD
      bit_offset: 13
      bit_width: 1
      description: In the write operations read-data phase is in 4-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FWRITE_OCT
      bit_offset: 14
      bit_width: 1
      description: In the write operations read-data phase is in 8-bit mode. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF_NXT
      bit_offset: 15
      bit_width: 1
      description: '1: Enable the DMA CONF phase of next seg-trans operation, which
        means seg-trans will continue. 0: The seg-trans will end after the current
        SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIO
      bit_offset: 16
      bit_width: 1
      description: 'Set the bit to enable 3-line half duplex communication mosi and
        miso signals share the same pin. 1: enable 0: disable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_HOLD_POL
      bit_offset: 17
      bit_width: 1
      description: 'It is combined with hold bits to set the polarity of spi hold
        line 1: spi will be held when spi hold line is high 0: spi will be held when
        spi hold line is low. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DOUT_HOLD
      bit_offset: 18
      bit_width: 1
      description: spi is hold at data out state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DIN_HOLD
      bit_offset: 19
      bit_width: 1
      description: spi is hold at data in state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_HOLD
      bit_offset: 20
      bit_width: 1
      description: spi is hold at dummy state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_HOLD
      bit_offset: 21
      bit_width: 1
      description: spi is hold at address state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CMD_HOLD
      bit_offset: 22
      bit_width: 1
      description: spi is hold at command state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_PREP_HOLD
      bit_offset: 23
      bit_width: 1
      description: spi is hold at prepare state the bit are combined with SPI_USR_HOLD_POL
        bit. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO_HIGHPART
      bit_offset: 24
      bit_width: 1
      description: 'read-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI_HIGHPART
      bit_offset: 25
      bit_width: 1
      description: 'write-data phase only access to high-part of the buffer SPI_BUF8~SPI_BUF17.
        1: enable 0: disable.  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY_IDLE
      bit_offset: 26
      bit_width: 1
      description: spi clock is disable in dummy phase when the bit is enable. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MOSI
      bit_offset: 27
      bit_width: 1
      description: This bit enable the write-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_MISO
      bit_offset: 28
      bit_width: 1
      description: This bit enable the read-data phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_DUMMY
      bit_offset: 29
      bit_width: 1
      description: This bit enable the dummy phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR
      bit_offset: 30
      bit_width: 1
      description: This bit enable the address phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND
      bit_offset: 31
      bit_width: 1
      description: This bit enable the command phase of an operation. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER1
    addr: 0x3f43701c
    size_bits: 32
    description: SPI USER control register 1
    reset_value: 0xb8000007
    fields:
    - !Field
      name: USR_DUMMY_CYCLELEN
      bit_offset: 0
      bit_width: 8
      description: The length in spi_clk cycles of dummy phase. The register value
        shall be (cycle_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_ADDR_BITLEN
      bit_offset: 27
      bit_width: 5
      description: The length in bits of address phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: USER2
    addr: 0x3f437020
    size_bits: 32
    description: SPI USER control register 2
    reset_value: 0x70000000
    fields:
    - !Field
      name: USR_COMMAND_VALUE
      bit_offset: 0
      bit_width: 16
      description: The value of  command. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_COMMAND_BITLEN
      bit_offset: 28
      bit_width: 4
      description: The length in bits of command phase. The register value shall be
        (bit_num-1). Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOSI_DLEN
    addr: 0x3f437024
    size_bits: 32
    description: MOSI length
    fields:
    - !Field
      name: USR_MOSI_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of write-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISO_DLEN
    addr: 0x3f437028
    size_bits: 32
    description: MISO length
    fields:
    - !Field
      name: USR_MISO_DBITLEN
      bit_offset: 0
      bit_width: 23
      description: The length in bits of  read-data. The register value shall be (bit_num-1).
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MISC
    addr: 0x3f43702c
    size_bits: 32
    description: SPI misc register
    reset_value: 0x3e
    fields:
    - !Field
      name: CS0_DIS
      bit_offset: 0
      bit_width: 1
      description: 'SPI CS0 pin enable, 1: disable CS0, 0: SPI_CS0 signal is from/to
        CS0 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS1_DIS
      bit_offset: 1
      bit_width: 1
      description: 'SPI CS1 pin enable, 1: disable CS1, 0: SPI_CS1 signal is from/to
        CS1 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS2_DIS
      bit_offset: 2
      bit_width: 1
      description: 'SPI CS2 pin enable, 1: disable CS2, 0: SPI_CS2 signal is from/to
        CS2 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS3_DIS
      bit_offset: 3
      bit_width: 1
      description: 'SPI CS3 pin enable, 1: disable CS3, 0: SPI_CS3 signal is from/to
        CS3 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS4_DIS
      bit_offset: 4
      bit_width: 1
      description: 'SPI CS4 pin enable, 1: disable CS4, 0: SPI_CS4 signal is from/to
        CS4 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS5_DIS
      bit_offset: 5
      bit_width: 1
      description: 'SPI CS5 pin enable, 1: disable CS5, 0: SPI_CS5 signal is from/to
        CS5 pin. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_DIS
      bit_offset: 6
      bit_width: 1
      description: '1: spi clk out disable,  0: spi clk out enable. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MASTER_CS_POL
      bit_offset: 7
      bit_width: 6
      description: In the master mode the bits are the polarity of spi cs line, the
        value is equivalent to spi_cs ^ SPI_MASTER_CS_POL. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_DATA_DTR_EN
      bit_offset: 16
      bit_width: 1
      description: '1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0:
        SPI master DTR mode is  only applied to spi_dqs. This bit should be used with
        bit 17/18/19.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_DTR_EN
      bit_offset: 17
      bit_width: 1
      description: '1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode,
        including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN
        state are in STR mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADDR_DTR_EN
      bit_offset: 18
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMD_DTR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including
        master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_CMD state are in STR
        mode. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DATA_SET
      bit_offset: 20
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DOUT
        or SPI_DIN state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF
        state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_DUMMY_SET
      bit_offset: 21
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_DUMMY
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_ADDR_SET
      bit_offset: 22
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_ADDR
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLAVE_CS_POL
      bit_offset: 23
      bit_width: 1
      description: 'spi slave input cs polarity select. 1: inv  0: not change. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DQS_IDLE_EDGE
      bit_offset: 24
      bit_width: 1
      description: The default value of spi_dqs. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_CMD_SET
      bit_offset: 25
      bit_width: 1
      description: '1: spi_cd = !SPI_CD_IDLE_EDGE when SPI_ST[3:0] is in SPI_SEND_CMD
        state.  0: spi_cd = SPI_CD_IDLE_EDGE. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CD_IDLE_EDGE
      bit_offset: 26
      bit_width: 1
      description: The default value of spi_cd. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CK_IDLE_EDGE
      bit_offset: 29
      bit_width: 1
      description: '1: spi clk line is high when idle     0: spi clk line is low when
        idle. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_KEEP_ACTIVE
      bit_offset: 30
      bit_width: 1
      description: spi cs line keep low when the bit is set. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: QUAD_DIN_PIN_SWAP
      bit_offset: 31
      bit_width: 1
      description: '1:  spi quad input swap enable  0:  spi quad input swap disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE
    addr: 0x3f437030
    size_bits: 32
    description: SPI slave control register
    reset_value: 0x200
    fields:
    - !Field
      name: TRANS_DONE
      bit_offset: 4
      bit_width: 1
      description: The interrupt raw bit for the completion of any operation in both
        the master mode and the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_BUF_DONE_EN
      bit_offset: 5
      bit_width: 1
      description: 'SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_BUF_DONE_EN
      bit_offset: 6
      bit_width: 1
      description: 'SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_RD_DMA_DONE_EN
      bit_offset: 7
      bit_width: 1
      description: 'SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_WR_DMA_DONE_EN
      bit_offset: 8
      bit_width: 1
      description: 'SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_TRANS_DONE_EN
      bit_offset: 9
      bit_width: 1
      description: 'SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT_DMA_SEG_TRANS_EN
      bit_offset: 10
      bit_width: 1
      description: 'SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable.
        Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR_INT_EN
      bit_offset: 11
      bit_width: 1
      description: '1: Enable seg magic value error interrupt. 0: Others. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRANS_CNT
      bit_offset: 23
      bit_width: 4
      description: The operations counter in both the master mode and the slave mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TRANS_DONE_AUTO_CLR_EN
      bit_offset: 29
      bit_width: 1
      description: 'SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after
        the pos edge of SPI_TRANS_DONE.  0:disable. 1: enable. Can be configured in
        CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set SPI work mode. 1: slave mode 0: master mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOFT_RESET
      bit_offset: 31
      bit_width: 1
      description: Software reset enable, reset the spi clock line cs line and data
        lines. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLAVE1
    addr: 0x3f437034
    size_bits: 32
    description: SPI slave control register 1
    fields:
    - !Field
      name: SLV_ADDR_ERR_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_SLV_ADDR_ERR. 0: not valid. Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD_ERR_CLR
      bit_offset: 11
      bit_width: 1
      description: '1: Clear SPI_SLV_CMD_ERR. 0: not valid.  Can be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_NO_QPI_EN
      bit_offset: 12
      bit_width: 1
      description: '1: spi slave QPI mode is not supported. 0: spi slave QPI mode
        is supported.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_ADDR_ERR
      bit_offset: 13
      bit_width: 1
      description: '1: The address value of the last SPI transfer is not supported
        by SPI slave. 0: The address value is supported or no address value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD_ERR
      bit_offset: 14
      bit_width: 1
      description: '1: The command value of the last SPI transfer is not supported
        by SPI slave. 0: The command value is supported or no command value is received.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_WR_DMA_DONE
      bit_offset: 15
      bit_width: 1
      description: The interrupt raw bit for the completion of dma write operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_COMMAND
      bit_offset: 16
      bit_width: 8
      description: In the slave mode it is the value of command.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_ADDR
      bit_offset: 24
      bit_width: 8
      description: In the slave mode it is the value of address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_WRBUF_DLEN
    addr: 0x3f437038
    size_bits: 32
    description: SPI slave Wr_BUF interrupt and CONF control register
    reset_value: 0xd8000000
    fields:
    - !Field
      name: SLV_WR_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of write-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONF_BASE_BITLEN
      bit_offset: 25
      bit_width: 7
      description: The basic spi_clk cycles of CONF state. The real cycle length of
        CONF state, if SPI_USR_CONF is enabled, is SPI_CONF_BASE_BITLEN[6:0] + SPI_CONF_BITLEN[23:0].
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RDBUF_DLEN
    addr: 0x3f43703c
    size_bits: 32
    description: SPI magic error and slave control register
    fields:
    - !Field
      name: SLV_DMA_RD_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: In the slave mode it is the length in bytes for read operations.
        The register value shall be byte_num.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_BUF_DONE
      bit_offset: 24
      bit_width: 1
      description: The interrupt raw bit for the completion of read-buffer operation
        in the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEG_MAGIC_ERR
      bit_offset: 25
      bit_width: 1
      description: '1: The recent magic value in CONF buffer is not right in master
        DMA seg-trans mode. 0: others.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLV_RD_BYTE
    addr: 0x3f437040
    size_bits: 32
    description: SPI interrupt control register
    reset_value: 0xa000000
    fields:
    - !Field
      name: SLV_DATA_BYTELEN
      bit_offset: 0
      bit_width: 20
      description: The full-duplex or half-duplex data byte length of the last SPI
        transfer in slave mode. In half-duplex mode, this value is controlled by bits
        [23:20].
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDDMA_BYTELEN_EN
      bit_offset: 20
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in DMA controlled mode(Rd_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRDMA_BYTELEN_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in DMA controlled mode(Wr_DMA). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RDBUF_BYTELEN_EN
      bit_offset: 22
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-read-slave
        data length in CPU controlled mode(Rd_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_WRBUF_BYTELEN_EN
      bit_offset: 23
      bit_width: 1
      description: '1: SPI_SLV_DATA_BYTELEN stores data byte length of master-write-to-slave
        data length in CPU controlled mode(Wr_BUF). 0: others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_MAGIC_VALUE
      bit_offset: 24
      bit_width: 4
      description: The magic value of BM table in master DMA seg-trans.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RD_DMA_DONE
      bit_offset: 30
      bit_width: 1
      description: The interrupt raw bit for the completion of Rd-DMA operation in
        the slave mode.  Can not be changed by CONF_buf.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USR_CONF
      bit_offset: 31
      bit_width: 1
      description: '1: Enable the DMA CONF phase of current seg-trans operation, which
        means seg-trans will start. 0: This is not seg-trans mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSM
    addr: 0x3f437044
    size_bits: 32
    description: SPI master status and DMA read byte control register
    fields:
    - !Field
      name: ST
      bit_offset: 0
      bit_width: 4
      description: 'The status of spi state machine. 0: idle state, 1: preparation
        state, 2: send command state, 3: send data state, 4: red data state, 5:write
        data state, 6: wait state, 7: done state.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MST_DMA_RD_BYTELEN
      bit_offset: 12
      bit_width: 20
      description: Define the master DMA read byte length in non seg-conf-trans or
        seg-conf-trans mode. Invalid when SPI_RX_EOF_EN is 0. Can be configured in
        CONF state..
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x3f437048
    size_bits: 32
    description: SPI hold register
    fields:
    - !Field
      name: INT_HOLD_ENA
      bit_offset: 0
      bit_width: 2
      description: 'This register is for two SPI masters to share the same cs clock
        and data signals. The bits of one SPI are set, if the other SPI is busy, the
        SPI will be hold. 1(3): hold at  idle  phase 2: hold at  prepare  phase. Can
        be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 2
      bit_width: 1
      description: spi hold output value, which should be used with SPI_HOLD_OUT_EN.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EN
      bit_offset: 3
      bit_width: 1
      description: Enable set spi output hold value to spi_hold_reg. It can be used
        to hold spi state machine with SPI_EXT_HOLD_EN and other usr hold signals.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TIME
      bit_offset: 4
      bit_width: 3
      description: set the hold cycles of output spi_hold signal when SPI_HOLD_OUT_EN
        is enable. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_DONE
      bit_offset: 7
      bit_width: 1
      description: '1:  spi master DMA full-duplex/half-duplex seg-trans ends or slave
        half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-trans
        is not ended or not occurred.  Can not be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CONF
    addr: 0x3f43704c
    size_bits: 32
    description: SPI DMA control register
    reset_value: 0x200
    fields:
    - !Field
      name: IN_RST
      bit_offset: 2
      bit_width: 1
      description: The bit is used to reset in dma fsm and in data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 3
      bit_width: 1
      description: The bit is used to reset out dma fsm and out data fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 4
      bit_width: 1
      description: Reset spi dma ahb master fifo pointer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 5
      bit_width: 1
      description: Reset spi dma ahb master.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 6
      bit_width: 1
      description: Set bit to test in link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 7
      bit_width: 1
      description: Set bit to test out link.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 8
      bit_width: 1
      description: when the bit is set, DMA continue to use the next inlink node when
        the length of inlink is 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 9
      bit_width: 1
      description: 'out eof flag generation mode . 1: when dma pop all data from fifo  0:when
        ahb push all data to fifo.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 10
      bit_width: 1
      description: read descriptor use burst mode when read data for memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 11
      bit_width: 1
      description: read descriptor use burst mode when write data to memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DATA_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: spi dma read data from memory in burst mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 13
      bit_width: 1
      description: '1: Internal memory data transfer enable bit. Send SPI DMA RX buffer
        data to SPI DMA TX buffer. 0: Disable this function.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_STOP
      bit_offset: 14
      bit_width: 1
      description: spi dma read data stop  when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_STOP
      bit_offset: 15
      bit_width: 1
      description: spi dma write data stop when in continue tx/rx mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_CONTINUE
      bit_offset: 16
      bit_width: 1
      description: spi dma continue tx/rx data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_LAST_SEG_POP_CLR
      bit_offset: 17
      bit_width: 1
      description: '1: Clear spi_slv_seg_frt_pop_mask. 0 : others'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SLV_SEG_TRANS_EN
      bit_offset: 18
      bit_width: 1
      description: 'Enable dma segment transfer in spi dma half slave mode. 1: enable.
        0: disable.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_RX_SEG_TRANS_CLR_EN
      bit_offset: 19
      bit_width: 1
      description: '1: spi_dma_infifo_full_vld is cleared by spi slave CMD5. 0: spi_dma_infifo_full_vld
        is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_TX_SEG_TRANS_CLR_EN
      bit_offset: 20
      bit_width: 1
      description: '1: spi_dma_outfifo_empty_vld is cleared by spi slave CMD6. 0:
        spi_dma_outfifo_empty_vld is cleared by SPI_TRANS_DONE.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_EOF_EN
      bit_offset: 21
      bit_width: 1
      description: '1: SPI_IN_SUC_EOF_INT_RAW is set when the number of dma pushed
        data bytes is equal to the value of SPI_SLV_DMA_RD_BYTELEN[19:0]/ SPI_MST_DMA_RD_BYTELEN[19:0]
        in spi dma transition.  0: SPI_IN_SUC_EOF_INT_RAW is set by SPI_TRANS_DONE
        in non-seg-trans or SPI_DMA_SEG_TRANS_DONE in seg-trans.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_CLR
      bit_offset: 22
      bit_width: 1
      description: '1:Clear spi_dma_infifo_full_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_OUTFIFO_EMPTY_CLR
      bit_offset: 23
      bit_width: 1
      description: '1:Clear spi_dma_outfifo_empty_vld. 0: Do not control it.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: EXT_MEM_BK_SIZE
      bit_offset: 26
      bit_width: 2
      description: Select the external memory block size.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_SEG_TRANS_CLR
      bit_offset: 28
      bit_width: 1
      description: '1: End slave seg-trans, which acts as 0x05 command. 2 or more
        end seg-trans signals will induce error in DMA RX.  0: others. Will be cleared
        in 1 APB CLK cycles by hardware..'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f437050
    size_bits: 32
    description: SPI DMA TX link configuration
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use outlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new outlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_TX_ENA
      bit_offset: 31
      bit_width: 1
      description: spi dma write data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f437054
    size_bits: 32
    description: SPI DMA RX link configuration
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: The address of the first inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: when the bit is set, the inlink descriptor returns to the first
        link node when a packet is error.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set the bit to stop to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set the bit to start to use inlink descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set the bit to mount on new inlink descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_RX_ENA
      bit_offset: 31
      bit_width: 1
      description: SPI DMA read data status bit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ENA
    addr: 0x3f437058
    size_bits: 32
    description: SPI DMA interrupt enable register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The enable bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The enable bit for outlink descriptor error. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The enable bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The enable bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: The enable bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: The enable bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: The enable bit for completing usage of a outlink descriptor . Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: The enable bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: The enable bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: The enable bit for infifo full error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: The enable bit for outfifo empty error interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: The enable bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: The enable bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: The enable bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: The enable bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: The enable bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_RAW
    addr: 0x3f43705c
    size_bits: 32
    description: SPI DMA interrupt raw register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw bit for inlink descriptor error. Can be configured in CONF
        state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw bit for completing usage of a inlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: The raw bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: The raw bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: The raw bit for completing usage of a outlink descriptor. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: The raw bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: The raw bit for sending all the packets to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: '1:SPI_DMA_INFIFO_FULL and spi_push_data_prep are valid, which
        means that DMA Rx buffer is full but push is valid.  0: Others.  Can not be
        changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: '1:SPI_DMA_OUTFIFO_EMPTY and spi_pop_data_prep are valid, which
        means that there is no data to pop but pop is valid.  0: Others.  Can not
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: The raw bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: The raw bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: The raw bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: The raw bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: The raw bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_ST
    addr: 0x3f437060
    size_bits: 32
    description: SPI DMA interrupt status register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The status bit for lack of enough inlink descriptors.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The status bit for outlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INLINK_DSCR_ERROR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The status bit for inlink descriptor error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The status bit for completing usage of a inlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: The status bit for receiving error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: The status bit for completing receiving all the packets from host.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 6
      bit_width: 1
      description: The status bit for completing usage of a outlink descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 7
      bit_width: 1
      description: The status bit for sending a packet to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: The status bit for sending all the packets to host done.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_FULL_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: The status bit for infifo full error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: The status bit for outfifo empty error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SLV_CMD6_INT_ST
      bit_offset: 11
      bit_width: 1
      description: The status bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_ST
      bit_offset: 12
      bit_width: 1
      description: The status bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_ST
      bit_offset: 13
      bit_width: 1
      description: The status bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_ST
      bit_offset: 14
      bit_width: 1
      description: The status bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_ST
      bit_offset: 15
      bit_width: 1
      description: The status bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_INT_CLR
    addr: 0x3f437064
    size_bits: 32
    description: SPI DMA interrupt clear register
    fields:
    - !Field
      name: INLINK_DSCR_EMPTY_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: The clear bit for lack of enough inlink descriptors. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_DSCR_ERROR_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: The clear bit for outlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_DSCR_ERROR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: The clear bit for inlink descriptor error. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: The clear bit for completing usage of a inlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: The clear bit for receiving error. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: The clear bit for completing receiving all the packets from host.
        Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: The clear bit for completing usage of a outlink descriptor. Can
        be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: The clear bit for sending a packet to host done. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: The clear bit for sending all the packets to host done. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INFIFO_FULL_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: '1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed
        by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_EMPTY_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: '1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can
        be changed by CONF_buf.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD6_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: The clear bit for SPI slave CMD6 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD7_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: The clear bit for SPI slave CMD7 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD8_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: The clear bit for SPI slave CMD8 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMD9_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: The clear bit for SPI slave CMD9 interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLV_CMDA_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: The clear bit for SPI slave CMDA interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IN_ERR_EOF_DES_ADDR
    addr: 0x3f437068
    size_bits: 32
    description: The latest SPI DMA  RX descriptor address receiving error
    fields:
    - !Field
      name: DMA_IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The inlink descriptor address when spi dma produce receiving error.
      read_allowed: true
      write_allowed: false
  - !Register
    name: IN_SUC_EOF_DES_ADDR
    addr: 0x3f43706c
    size_bits: 32
    description: The latest SPI DMA  eof RX descriptor address
    fields:
    - !Field
      name: DMA_IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last inlink descriptor address when spi dma produce from_suc_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR
    addr: 0x3f437070
    size_bits: 32
    description: Current SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF0
    addr: 0x3f437074
    size_bits: 32
    description: Next SPI DMA RX descriptor pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next in descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INLINK_DSCR_BF1
    addr: 0x3f437078
    size_bits: 32
    description: Current SPI DMA RX buffer pointer
    fields:
    - !Field
      name: DMA_INLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current in descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_BFR_DES_ADDR
    addr: 0x3f43707c
    size_bits: 32
    description: The latest SPI DMA  eof TX buffer address
    fields:
    - !Field
      name: DMA_OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The address of buffer relative to the outlink descriptor that produce
        eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUT_EOF_DES_ADDR
    addr: 0x3f437080
    size_bits: 32
    description: The latest SPI DMA  eof TX descriptor address
    fields:
    - !Field
      name: DMA_OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: The last outlink descriptor address when spi dma produce to_eof.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR
    addr: 0x3f437084
    size_bits: 32
    description: Current SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF0
    addr: 0x3f437088
    size_bits: 32
    description: Next SPI DMA TX descriptor pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: The content of next out descriptor pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: OUTLINK_DSCR_BF1
    addr: 0x3f43708c
    size_bits: 32
    description: Current SPI DMA TX buffer pointer
    fields:
    - !Field
      name: DMA_OUTLINK_DSCR_BF1
      bit_offset: 0
      bit_width: 32
      description: The content of current out descriptor data buffer pointer.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUTSTATUS
    addr: 0x3f437090
    size_bits: 32
    description: SPI DMA TX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_OUTDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma out descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma out descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma out data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma outfifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma outfifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_OUTFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma outfifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_INSTATUS
    addr: 0x3f437094
    size_bits: 32
    description: SPI DMA RX status
    reset_value: 0x80000000
    fields:
    - !Field
      name: DMA_INDSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: SPI dma in descriptor address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INDSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: SPI dma in descriptor state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_IN_STATE
      bit_offset: 20
      bit_width: 3
      description: SPI dma in data state.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_CNT
      bit_offset: 23
      bit_width: 7
      description: The remains of SPI dma infifo data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL
      bit_offset: 30
      bit_width: 1
      description: SPI dma infifo is full.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_EMPTY
      bit_offset: 31
      bit_width: 1
      description: SPI dma infifo is empty.
      read_allowed: true
      write_allowed: false
  - !Register
    name: W0
    addr: 0x3f437098
    size_bits: 32
    description: Data buffer 0
    fields:
    - !Field
      name: BUF0
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 0, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W1
    addr: 0x3f43709c
    size_bits: 32
    description: Data buffer 1
    fields:
    - !Field
      name: BUF1
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 1, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W2
    addr: 0x3f4370a0
    size_bits: 32
    description: Data buffer 2
    fields:
    - !Field
      name: BUF2
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 2, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W3
    addr: 0x3f4370a4
    size_bits: 32
    description: Data buffer 3
    fields:
    - !Field
      name: BUF3
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 3, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W4
    addr: 0x3f4370a8
    size_bits: 32
    description: Data buffer 4
    fields:
    - !Field
      name: BUF4
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 4, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W5
    addr: 0x3f4370ac
    size_bits: 32
    description: Data buffer 5
    fields:
    - !Field
      name: BUF5
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 5, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W6
    addr: 0x3f4370b0
    size_bits: 32
    description: Data buffer 6
    fields:
    - !Field
      name: BUF6
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 6, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W7
    addr: 0x3f4370b4
    size_bits: 32
    description: Data buffer 7
    fields:
    - !Field
      name: BUF7
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 7, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W8
    addr: 0x3f4370b8
    size_bits: 32
    description: Data buffer 8
    fields:
    - !Field
      name: BUF8
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 8, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W9
    addr: 0x3f4370bc
    size_bits: 32
    description: Data buffer 9
    fields:
    - !Field
      name: BUF9
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 9, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W10
    addr: 0x3f4370c0
    size_bits: 32
    description: Data buffer 10
    fields:
    - !Field
      name: BUF10
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 10, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W11
    addr: 0x3f4370c4
    size_bits: 32
    description: Data buffer 11
    fields:
    - !Field
      name: BUF11
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 11, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W12
    addr: 0x3f4370c8
    size_bits: 32
    description: Data buffer 12
    fields:
    - !Field
      name: BUF12
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 12, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W13
    addr: 0x3f4370cc
    size_bits: 32
    description: Data buffer 13
    fields:
    - !Field
      name: BUF13
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 13, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W14
    addr: 0x3f4370d0
    size_bits: 32
    description: Data buffer 14
    fields:
    - !Field
      name: BUF14
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 14, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W15
    addr: 0x3f4370d4
    size_bits: 32
    description: Data buffer 15
    fields:
    - !Field
      name: BUF15
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 15, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W16
    addr: 0x3f4370d8
    size_bits: 32
    description: Data buffer 16
    fields:
    - !Field
      name: BUF16
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 16, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: W17
    addr: 0x3f4370dc
    size_bits: 32
    description: Data buffer 17
    fields:
    - !Field
      name: BUF17
      bit_offset: 0
      bit_width: 32
      description: 32 bits data buffer 17, transferred in the unit of byte. Byte addressable
        in slave half-duplex mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_MODE
    addr: 0x3f4370e0
    size_bits: 32
    description: SPI input delay mode configuration
    fields:
    - !Field
      name: DIN0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the input signals are delayed by system clock cycles, 0: input
        without delayed, 1: input with the posedge of clk_apb,2 input with the negedge
        of clk_apb, 3: input with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMING_CLK_ENA
      bit_offset: 24
      bit_width: 1
      description: '1:enable hclk in spi_timing.v.  0: disable it. Can be configured
        in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DIN_NUM
    addr: 0x3f4370e4
    size_bits: 32
    description: SPI input delay number configuration
    fields:
    - !Field
      name: DIN0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIN7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the input signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_MODE
    addr: 0x3f4370e8
    size_bits: 32
    description: SPI output delay mode configuration
    fields:
    - !Field
      name: DOUT0_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_MODE
      bit_offset: 15
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_MODE
      bit_offset: 18
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_MODE
      bit_offset: 21
      bit_width: 3
      description: 'the output signals are delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DOUT_NUM
    addr: 0x3f4370ec
    size_bits: 32
    description: SPI output delay number configuration
    fields:
    - !Field
      name: DOUT0_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT1_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT2_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT3_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT4_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT5_NUM
      bit_offset: 10
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT6_NUM
      bit_offset: 12
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOUT7_NUM
      bit_offset: 14
      bit_width: 2
      description: 'the output signals are delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL
    addr: 0x3f4370f0
    size_bits: 32
    description: LCD frame control register
    fields:
    - !Field
      name: LCD_HB_FRONT
      bit_offset: 0
      bit_width: 11
      description: It is the horizontal blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VA_HEIGHT
      bit_offset: 11
      bit_width: 10
      description: It is the vertical active height of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_VT_HEIGHT
      bit_offset: 21
      bit_width: 10
      description: It is the vertical total height of a frame. Can be configured in
        CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_MODE_EN
      bit_offset: 31
      bit_width: 1
      description: '1: Enable LCD mode output vsync, hsync, de. 0: Disable. Can be
        configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL1
    addr: 0x3f4370f4
    size_bits: 32
    description: LCD frame control1 register
    fields:
    - !Field
      name: LCD_VB_FRONT
      bit_offset: 0
      bit_width: 8
      description: It is the vertical blank front porch of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HA_WIDTH
      bit_offset: 8
      bit_width: 12
      description: It is the horizontal active width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HT_WIDTH
      bit_offset: 20
      bit_width: 12
      description: It is the horizontal total width of a frame. Can be configured
        in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_CTRL2
    addr: 0x3f4370f8
    size_bits: 32
    description: LCD frame control2 register
    reset_value: 0x10001
    fields:
    - !Field
      name: LCD_VSYNC_WIDTH
      bit_offset: 0
      bit_width: 7
      description: It is the position of spi_vsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: VSYNC_IDLE_POL
      bit_offset: 7
      bit_width: 1
      description: It is the idle value of spi_vsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_WIDTH
      bit_offset: 16
      bit_width: 7
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HSYNC_IDLE_POL
      bit_offset: 23
      bit_width: 1
      description: It is the idle value of spi_hsync. Can be configured in CONF state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LCD_HSYNC_POSITION
      bit_offset: 24
      bit_width: 8
      description: It is the position of spi_hsync active pulse in a line. Can be
        configured in CONF state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_MODE
    addr: 0x3f4370fc
    size_bits: 32
    description: LCD delay number
    fields:
    - !Field
      name: D_DQS_MODE
      bit_offset: 0
      bit_width: 3
      description: 'the output spi_dqs is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_MODE
      bit_offset: 3
      bit_width: 3
      description: 'the output spi_cd is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_MODE
      bit_offset: 6
      bit_width: 3
      description: 'the output spi_de is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_MODE
      bit_offset: 9
      bit_width: 3
      description: 'the output spi_hsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_MODE
      bit_offset: 12
      bit_width: 3
      description: 'the output spi_vsync is delayed by system clock cycles, 0: output
        without delayed, 1: output with the posedge of clk_apb,2 output with the negedge
        of clk_apb, 3: output with the spi_clk. Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: DE_IDLE_POL
      bit_offset: 15
      bit_width: 1
      description: It is the idle value of spi_de.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HS_BLANK_EN
      bit_offset: 16
      bit_width: 1
      description: '1: The pulse of spi_hsync is out in vertical blanking lines in
        seg-trans or one trans. 0: spi_hsync pulse is valid only in active region
        lines in seg-trans.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: LCD_D_NUM
    addr: 0x3f437100
    size_bits: 32
    description: LCD delay mode
    fields:
    - !Field
      name: D_DQS_NUM
      bit_offset: 0
      bit_width: 2
      description: 'the output spi_dqs is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_CD_NUM
      bit_offset: 2
      bit_width: 2
      description: 'the output spi_cd is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_DE_NUM
      bit_offset: 4
      bit_width: 2
      description: 'the output spi_de is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_HSYNC_NUM
      bit_offset: 6
      bit_width: 2
      description: 'the output spi_hsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: D_VSYNC_NUM
      bit_offset: 8
      bit_width: 2
      description: 'the output spi_vsync is delayed by system clock cycles, 0: delayed
        by 1 cycle, 1: delayed by 2 cycles,... Can be configured in CONF state.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG_DATE
    addr: 0x3f4373fc
    size_bits: 32
    description: SPI version control
    reset_value: 0x1907240
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 28
      description: SPI register version.
      read_allowed: true
      write_allowed: true
- !Module
  name: SYSTEM
  description: System
  base_addr: 0x3f4c0000
  size: 0x1000
  registers:
  - !Register
    name: ROM_CTRL_0
    addr: 0x3f4c0000
    size_bits: 32
    description: System ROM configuration register 0
    reset_value: 0x3
    fields:
    - !Field
      name: ROM_FO
      bit_offset: 0
      bit_width: 2
      description: This field is used to force on clock gate of internal ROM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ROM_CTRL_1
    addr: 0x3f4c0004
    size_bits: 32
    description: System ROM configuration register 1
    reset_value: 0xc
    fields:
    - !Field
      name: ROM_FORCE_PD
      bit_offset: 0
      bit_width: 2
      description: This field is used to power down internal ROM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ROM_FORCE_PU
      bit_offset: 2
      bit_width: 2
      description: This field is used to power up internal ROM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CTRL_0
    addr: 0x3f4c0008
    size_bits: 32
    description: System SRAM configuration register 0
    reset_value: 0x3fffff
    fields:
    - !Field
      name: SRAM_FO
      bit_offset: 0
      bit_width: 22
      description: This field is used to force on clock gate of internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CTRL_1
    addr: 0x3f4c000c
    size_bits: 32
    description: System SRAM configuration register 1
    fields:
    - !Field
      name: SRAM_FORCE_PD
      bit_offset: 0
      bit_width: 22
      description: This field is used to power down internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERI_CLK_EN
    addr: 0x3f4c0010
    size_bits: 32
    description: CPU peripheral clock enable register
    fields:
    - !Field
      name: CLK_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable clock of DEDICATED GPIO module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PERI_RST_EN
    addr: 0x3f4c0014
    size_bits: 32
    description: CPU peripheral reset register
    reset_value: 0x80
    fields:
    - !Field
      name: RST_EN_DEDICATED_GPIO
      bit_offset: 7
      bit_width: 1
      description: Set this bit to reset DEDICATED GPIO module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_PER_CONF
    addr: 0x3f4c0018
    size_bits: 32
    description: CPU peripheral clock configuration register
    reset_value: 0xc
    fields:
    - !Field
      name: CPUPERIOD_SEL
      bit_offset: 0
      bit_width: 2
      description: This field is used to select the clock frequency of CPU or CPU
        period.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_FREQ_SEL
      bit_offset: 2
      bit_width: 1
      description: This field is used to select the PLL clock frequency based on CPU
        period.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAIT_MODE_FORCE_ON
      bit_offset: 3
      bit_width: 1
      description: Set this bit to force on CPU wait mode. In this mode, the clock
        gate of CPU is turned off until any interrupts happen. This mode could also
        be force on via WAITI instruction.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPU_WAITI_DELAY_NUM
      bit_offset: 4
      bit_width: 4
      description: Sets the number of delay cycles to enter CPU wait mode after a
        WAITI instruction.
      read_allowed: true
      write_allowed: true
  - !Register
    name: JTAG_CTRL_0
    addr: 0x3f4c001c
    size_bits: 32
    description: JTAG configuration register 0
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0
      bit_offset: 0
      bit_width: 32
      description: Stores the 0 to 31 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_1
    addr: 0x3f4c0020
    size_bits: 32
    description: JTAG configuration register 1
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1
      bit_offset: 0
      bit_width: 32
      description: Stores the 32 to 63 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_2
    addr: 0x3f4c0024
    size_bits: 32
    description: JTAG configuration register 2
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2
      bit_offset: 0
      bit_width: 32
      description: Stores the 64 to 95 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_3
    addr: 0x3f4c0028
    size_bits: 32
    description: JTAG configuration register 3
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3
      bit_offset: 0
      bit_width: 32
      description: Stores the 96 to 127 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_4
    addr: 0x3f4c002c
    size_bits: 32
    description: JTAG configuration register 4
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4
      bit_offset: 0
      bit_width: 32
      description: Stores the 128 to 159 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_5
    addr: 0x3f4c0030
    size_bits: 32
    description: JTAG configuration register 5
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5
      bit_offset: 0
      bit_width: 32
      description: Stores the 160 to 191 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_6
    addr: 0x3f4c0034
    size_bits: 32
    description: JTAG configuration register 6
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6
      bit_offset: 0
      bit_width: 32
      description: Stores the 192 to 223 bits of the 256 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: JTAG_CTRL_7
    addr: 0x3f4c0038
    size_bits: 32
    description: JTAG configuration register 7
    fields:
    - !Field
      name: CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7
      bit_offset: 0
      bit_width: 32
      description: Stores the 0 to 224 bits of the 255 bits register used to cancel
        the temporary disable of eFuse to JTAG.
      read_allowed: false
      write_allowed: true
  - !Register
    name: MEM_PD_MASK
    addr: 0x3f4c003c
    size_bits: 32
    description: Memory power-related controlling register (under low-sleep)
    reset_value: 0x1
    fields:
    - !Field
      name: LSLP_MEM_PD_MASK
      bit_offset: 0
      bit_width: 1
      description: Set this bit to allow the memory to work as usual when the chip
        enters the light-sleep state.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN0
    addr: 0x3f4c0040
    size_bits: 32
    description: System peripheral clock (for hardware accelerators) enable register
    reset_value: 0xf9c1e06f
    fields:
    - !Field
      name: TIMERS_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable clock of timers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable clock of SPI0 and SPI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable clock of UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable clock of WDG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable clock of I2S0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable clock of UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable clock of SPI2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT0_CLK_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable clock of I2C EXT0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable clock of UHCI0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_CLK_EN
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable clock of remote controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_CLK_EN
      bit_offset: 10
      bit_width: 1
      description: Set this bit to enable clock of pulse count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_CLK_EN
      bit_offset: 11
      bit_width: 1
      description: Set this bit to enable clock of LED PWM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_CLK_EN
      bit_offset: 12
      bit_width: 1
      description: Set this bit to enable clock of UHCI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_CLK_EN
      bit_offset: 13
      bit_width: 1
      description: Set this bit to enable clock of timer group0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_CLK_EN
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable clock of eFuse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_CLK_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable clock of timer group1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_CLK_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable clock of SPI3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_CLK_EN
      bit_offset: 17
      bit_width: 1
      description: Set this bit to enable clock of PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT1_CLK_EN
      bit_offset: 18
      bit_width: 1
      description: Set this bit to enable clock of I2C EXT1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_CLK_EN
      bit_offset: 19
      bit_width: 1
      description: Set this bit to enable clock of CAN.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_CLK_EN
      bit_offset: 20
      bit_width: 1
      description: Set this bit to enable clock of PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_CLK_EN
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable clock of I2S1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_CLK_EN
      bit_offset: 22
      bit_width: 1
      description: Set this bit to enable clock of SPI2 DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_CLK_EN
      bit_offset: 23
      bit_width: 1
      description: Set this bit to enable clock of USB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_CLK_EN
      bit_offset: 24
      bit_width: 1
      description: Set this bit to enable clock of UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_CLK_EN
      bit_offset: 25
      bit_width: 1
      description: Set this bit to enable clock of PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_CLK_EN
      bit_offset: 26
      bit_width: 1
      description: Set this bit to enable clock of PWM3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_CLK_EN
      bit_offset: 27
      bit_width: 1
      description: Set this bit to enable clock of SPI3 DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable clock of SAR ADC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_CLK_EN
      bit_offset: 29
      bit_width: 1
      description: Set this bit to enable clock of system timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_CLK_EN
      bit_offset: 30
      bit_width: 1
      description: Set this bit to enable clock of aribiter of ADC2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Set this bit to enable clock of SPI4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_CLK_EN1
    addr: 0x3f4c0044
    size_bits: 32
    description: System peripheral clock  (for hardware accelerators) enable register
      1
    fields:
    - !Field
      name: CRYPTO_AES_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable clock of cryptography AES.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_CLK_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable clock of cryptography SHA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_CLK_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable clock of cryptography RSA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_CLK_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to enable clock of cryptography Digital Signature.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_CLK_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to enable clock of cryptography HMAC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DMA_CLK_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable clock of cryptography DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN0
    addr: 0x3f4c0048
    size_bits: 32
    description: System peripheral (hardware accelerators) reset register 0
    fields:
    - !Field
      name: TIMERS_RST
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset timers.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI01_RST
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset SPI0 and SPI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RST
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDG_RST
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset WDG.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S0_RST
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset I2S0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_RST
      bit_offset: 5
      bit_width: 1
      description: Set this bit to reset UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_RST
      bit_offset: 6
      bit_width: 1
      description: Set this bit to reset SPI2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT0_RST
      bit_offset: 7
      bit_width: 1
      description: Set this bit to reset I2C EXT0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI0_RST
      bit_offset: 8
      bit_width: 1
      description: Set this bit to reset UHCI0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMT_RST
      bit_offset: 9
      bit_width: 1
      description: Set this bit to reset remote controller.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCNT_RST
      bit_offset: 10
      bit_width: 1
      description: Set this bit to reset pulse count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEDC_RST
      bit_offset: 11
      bit_width: 1
      description: Set this bit to reset LED PWM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UHCI1_RST
      bit_offset: 12
      bit_width: 1
      description: Set this bit to reset UHCI1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP_RST
      bit_offset: 13
      bit_width: 1
      description: Set this bit to reset timer group0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: EFUSE_RST
      bit_offset: 14
      bit_width: 1
      description: Set this bit to reset eFuse.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMERGROUP1_RST
      bit_offset: 15
      bit_width: 1
      description: Set this bit to reset timer group1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_RST
      bit_offset: 16
      bit_width: 1
      description: Set this bit to reset SPI3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM0_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset PWM0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2C_EXT1_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset I2C EXT1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAN_RST
      bit_offset: 19
      bit_width: 1
      description: Set this bit to reset CAN.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM1_RST
      bit_offset: 20
      bit_width: 1
      description: Set this bit to reset PWM1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: I2S1_RST
      bit_offset: 21
      bit_width: 1
      description: Set this bit to reset I2S1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI2_DMA_RST
      bit_offset: 22
      bit_width: 1
      description: Set this bit to reset SPI2 DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: USB_RST
      bit_offset: 23
      bit_width: 1
      description: Set this bit to reset USB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_MEM_RST
      bit_offset: 24
      bit_width: 1
      description: Set this bit to reset UART memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM2_RST
      bit_offset: 25
      bit_width: 1
      description: Set this bit to reset PWM2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWM3_RST
      bit_offset: 26
      bit_width: 1
      description: Set this bit to reset PWM3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI3_DMA_RST
      bit_offset: 27
      bit_width: 1
      description: Set this bit to reset SPI3 DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: APB_SARADC_RST
      bit_offset: 28
      bit_width: 1
      description: Set this bit to reset SAR ADC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYSTIMER_RST
      bit_offset: 29
      bit_width: 1
      description: Set this bit to reset system timer.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC2_ARB_RST
      bit_offset: 30
      bit_width: 1
      description: Set this bit to reset aribiter of ADC2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPI4_RST
      bit_offset: 31
      bit_width: 1
      description: Set this bit to reset SPI4.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIP_RST_EN1
    addr: 0x3f4c004c
    size_bits: 32
    description: System peripheral (hardware accelerators) reset register 1
    reset_value: 0x7e
    fields:
    - !Field
      name: CRYPTO_AES_RST
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset cryptography AES.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_SHA_RST
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset cryptography SHA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_RSA_RST
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset cryptography RSA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DS_RST
      bit_offset: 4
      bit_width: 1
      description: Set this bit to reset cryptography digital signature.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_HMAC_RST
      bit_offset: 5
      bit_width: 1
      description: Set this bit to reset cryptography HMAC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRYPTO_DMA_RST
      bit_offset: 6
      bit_width: 1
      description: Set this bit to reset cryptography DMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPCK_DIV_INT
    addr: 0x3f4c0050
    size_bits: 32
    description: Low power clock divider integer register
    reset_value: 0xff
    fields:
    - !Field
      name: LPCK_DIV_NUM
      bit_offset: 0
      bit_width: 12
      description: This register is used to set the integer number of divider.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BT_LPCK_DIV_FRAC
    addr: 0x3f4c0054
    size_bits: 32
    description: Divider fraction configuration register for low-power clock
    reset_value: 0x2000000
    fields:
    - !Field
      name: LPCLK_SEL_RTC_SLOW
      bit_offset: 24
      bit_width: 1
      description: Set this bit to select RTC slow clock as the low power clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_8M
      bit_offset: 25
      bit_width: 1
      description: Set this bit to select 8m clock as the low power clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL
      bit_offset: 26
      bit_width: 1
      description: Set this bit to select xtal clock as the low power clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_SEL_XTAL32K
      bit_offset: 27
      bit_width: 1
      description: Set this bit to select xtal32k clock as the low power clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPCLK_RTC_EN
      bit_offset: 28
      bit_width: 1
      description: Set this bit to enable the RTC low power clock.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_0
    addr: 0x3f4c0058
    size_bits: 32
    description: CPU interrupt controlling register 0
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_0
      bit_offset: 0
      bit_width: 1
      description: Set this bit to generate CPU interrupt 0. This bit needs to be
        reset by software in the ISR process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_1
    addr: 0x3f4c005c
    size_bits: 32
    description: CPU interrupt controlling register 1
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_1
      bit_offset: 0
      bit_width: 1
      description: Set this bit to generate CPU interrupt 1. This bit needs to be
        reset by software in the ISR process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_2
    addr: 0x3f4c0060
    size_bits: 32
    description: CPU interrupt controlling register 2
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_2
      bit_offset: 0
      bit_width: 1
      description: Set this bit to generate CPU interrupt 2. This bit needs to be
        reset by software in the ISR process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CPU_INTR_FROM_CPU_3
    addr: 0x3f4c0064
    size_bits: 32
    description: CPU interrupt controlling register 3
    fields:
    - !Field
      name: CPU_INTR_FROM_CPU_3
      bit_offset: 0
      bit_width: 1
      description: Set this bit to generate CPU interrupt 3. This bit needs to be
        reset by software in the ISR process.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSA_PD_CTRL
    addr: 0x3f4c0068
    size_bits: 32
    description: RSA memory remapping register
    reset_value: 0x1
    fields:
    - !Field
      name: RSA_MEM_PD
      bit_offset: 0
      bit_width: 1
      description: Set this bit to power down RSA memory. This bit has the lowest
        priority. When Digital Signature occupies the RSA, this bit is invalid.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PU
      bit_offset: 1
      bit_width: 1
      description: Set this bit to force power up RSA memory. This bit has the second
        highest priority.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSA_MEM_FORCE_PD
      bit_offset: 2
      bit_width: 1
      description: Set this bit to force power down RSA memory. This bit has the highest
        priority.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUSTOEXTMEM_ENA
    addr: 0x3f4c006c
    size_bits: 32
    description: EDMA enable register
    reset_value: 0x1
    fields:
    - !Field
      name: BUSTOEXTMEM_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable bus to EDMA.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CACHE_CONTROL
    addr: 0x3f4c0070
    size_bits: 32
    description: Cache control register
    reset_value: 0x3
    fields:
    - !Field
      name: PRO_ICACHE_CLK_ON
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable clock of i-cache.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_DCACHE_CLK_ON
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable clock of d-cache.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRO_CACHE_RESET
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset cache.
      read_allowed: true
      write_allowed: true
  - !Register
    name: EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL
    addr: 0x3f4c0074
    size_bits: 32
    description: External memory encrypt and decrypt controlling register
    fields:
    - !Field
      name: ENABLE_SPI_MANUAL_ENCRYPT
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable Manual Encryption under SPI Boot mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_DB_ENCRYPT
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable Auto Encryption under Download Boot mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_G0CB_DECRYPT
      bit_offset: 2
      bit_width: 1
      description: Set this bit to enable Auto Decryption under Download Boot mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENABLE_DOWNLOAD_MANUAL_ENCRYPT
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable Manual Encryption under Download Boot mode.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTC_FASTMEM_CONFIG
    addr: 0x3f4c0078
    size_bits: 32
    description: RTC fast memory configuration register
    reset_value: 0x7ff00000
    fields:
    - !Field
      name: RTC_MEM_CRC_START
      bit_offset: 8
      bit_width: 1
      description: Set this bit to start the CRC of RTC memory.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_ADDR
      bit_offset: 9
      bit_width: 11
      description: This field is used to set address of RTC memory for CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_LEN
      bit_offset: 20
      bit_width: 11
      description: This field is used to set length of RTC memory for CRC based on
        start address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_MEM_CRC_FINISH
      bit_offset: 31
      bit_width: 1
      description: This bit stores the status of RTC memory CRC. High level means
        finished while low level means not finished.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RTC_FASTMEM_CRC
    addr: 0x3f4c007c
    size_bits: 32
    description: RTC fast memory CRC controlling register
    fields:
    - !Field
      name: RTC_MEM_CRC_RES
      bit_offset: 0
      bit_width: 32
      description: This field stores the CRC result of RTC memory.
      read_allowed: true
      write_allowed: false
  - !Register
    name: Redundant_ECO_Ctrl
    addr: 0x3f4c0080
    size_bits: 32
    description: Redundant ECO control register
    fields:
    - !Field
      name: REDUNDANT_ECO_DRIVE
      bit_offset: 0
      bit_width: 1
      description: The redundant ECO drive bit to avoid optimization in circuits.
      read_allowed: true
      write_allowed: true
    - !Field
      name: REDUNDANT_ECO_RESULT
      bit_offset: 1
      bit_width: 1
      description: The redundant ECO result bit to avoid optimization in circuits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_GATE
    addr: 0x3f4c0084
    size_bits: 32
    description: Clock gate control register
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable clock of this module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SRAM_CTRL_2
    addr: 0x3f4c0088
    size_bits: 32
    description: System SRAM configuration register 2
    reset_value: 0x3fffff
    fields:
    - !Field
      name: SRAM_FORCE_PU
      bit_offset: 0
      bit_width: 22
      description: This field is used to power up internal SRAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYSCLK_CONF
    addr: 0x3f4c008c
    size_bits: 32
    description: SoC clock configuration register
    reset_value: 0x1
    fields:
    - !Field
      name: PRE_DIV_CNT
      bit_offset: 0
      bit_width: 10
      description: This field is used to set the count of prescaler of XTAL\_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOC_CLK_SEL
      bit_offset: 10
      bit_width: 2
      description: This field is used to select SOC clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_XTAL_FREQ
      bit_offset: 12
      bit_width: 7
      description: This field is used to read XTAL frequency in MHz.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLK_DIV_EN
      bit_offset: 19
      bit_width: 1
      description: Not used, extends from ESP32.
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG_DATE
    addr: 0x3f4c0ffc
    size_bits: 32
    description: Version control register
    reset_value: 0x1908020
    fields:
    - !Field
      name: SYSTEM_REG_DATE
      bit_offset: 0
      bit_width: 28
      description: This is the date version register.
      read_allowed: true
      write_allowed: true
- !Module
  name: SYSTIMER
  description: System Timer
  base_addr: 0x3f423000
  size: 0x100
  registers:
  - !Register
    name: CONF
    addr: 0x3f423000
    size_bits: 32
    description: Configure system timer clock
    fields:
    - !Field
      name: CLK_FO
      bit_offset: 0
      bit_width: 1
      description: System timer clock force enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: Register clock enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD
    addr: 0x3f423004
    size_bits: 32
    description: Load value to system timer
    fields:
    - !Field
      name: TIMER_LOAD
      bit_offset: 31
      bit_width: 1
      description: 'Set this bit to 1, the value stored in SYSTIMER_TIMER_LOAD_HI
        and in

        SYSTIMER_TIMER_LOAD_LO will be loaded to system timer'
      read_allowed: false
      write_allowed: true
  - !Register
    name: LOAD_HI
    addr: 0x3f423008
    size_bits: 32
    description: High 32 bits to be loaded to system timer
    fields:
    - !Field
      name: TIMER_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: The value to be loaded into system timer, high 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD_LO
    addr: 0x3f42300c
    size_bits: 32
    description: Low 32 bits to be loaded to system timer
    fields:
    - !Field
      name: TIMER_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: The value to be loaded into system timer, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STEP
    addr: 0x3f423010
    size_bits: 32
    description: System timer accumulation step
    reset_value: 0x450
    fields:
    - !Field
      name: TIMER_XTAL_STEP
      bit_offset: 0
      bit_width: 10
      description: Set system timer increment step when using XTAL_CLK.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TIMER_PLL_STEP
      bit_offset: 10
      bit_width: 10
      description: Set system timer increment step when using PLL_CLK
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_HI
    addr: 0x3f423014
    size_bits: 32
    description: System timer target 0, high 32 bits
    fields:
    - !Field
      name: TIMER_TARGET0_HI
      bit_offset: 0
      bit_width: 32
      description: System timer target 0, high 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_LO
    addr: 0x3f423018
    size_bits: 32
    description: System timer target 0, low 32 bits
    fields:
    - !Field
      name: TIMER_TARGET0_LO
      bit_offset: 0
      bit_width: 32
      description: System timer target 0, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_HI
    addr: 0x3f42301c
    size_bits: 32
    description: System timer target 1, high 32 bits
    fields:
    - !Field
      name: TIMER_TARGET1_HI
      bit_offset: 0
      bit_width: 32
      description: System timer target 1, high 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_LO
    addr: 0x3f423020
    size_bits: 32
    description: System timer target 1, low 32 bits
    fields:
    - !Field
      name: TIMER_TARGET1_LO
      bit_offset: 0
      bit_width: 32
      description: System timer target 1, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_HI
    addr: 0x3f423024
    size_bits: 32
    description: System timer target 2, high 32 bits
    fields:
    - !Field
      name: TIMER_TARGET2_HI
      bit_offset: 0
      bit_width: 32
      description: System timer target 2, high 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_LO
    addr: 0x3f423028
    size_bits: 32
    description: System timer target 2, low 32 bits
    fields:
    - !Field
      name: TIMER_TARGET2_LO
      bit_offset: 0
      bit_width: 32
      description: System timer target 2, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET0_CONF
    addr: 0x3f42302c
    size_bits: 32
    description: Configure work mode for system timer target 0
    fields:
    - !Field
      name: TARGET0_PERIOD
      bit_offset: 0
      bit_width: 30
      description: 'Set alarm period for system timer target 0, only valid in periodic

        alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET0_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set work mode for system timer target 0. 0: work in a timedelay
        alarm mode; 1: work in periodic alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET0_WORK_EN
      bit_offset: 31
      bit_width: 1
      description: System timer target 0 work enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET1_CONF
    addr: 0x3f423030
    size_bits: 32
    description: Configure work mode for system timer target 1
    fields:
    - !Field
      name: TARGET1_PERIOD
      bit_offset: 0
      bit_width: 30
      description: 'Set alarm period for system timer target 1, only valid in periodic

        alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set work mode for system timer target 1. 0: work in a timedelay
        alarm mode; 1: work in periodic alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET1_WORK_EN
      bit_offset: 31
      bit_width: 1
      description: System timer target 1 work enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TARGET2_CONF
    addr: 0x3f423034
    size_bits: 32
    description: Configure work mode for system timer target 2
    fields:
    - !Field
      name: TARGET2_PERIOD
      bit_offset: 0
      bit_width: 30
      description: 'Set alarm period for system timer target 2, only valid in periodic

        alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_PERIOD_MODE
      bit_offset: 30
      bit_width: 1
      description: 'Set work mode for system timer target 2. 0: work in a timedelay
        alarm mode; 1: work in periodic alarms mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TARGET2_WORK_EN
      bit_offset: 31
      bit_width: 1
      description: System timer target 2 work enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: UPDATE
    addr: 0x3f423038
    size_bits: 32
    description: Read out system timer value
    fields:
    - !Field
      name: TIMER_VALUE_VALID
      bit_offset: 30
      bit_width: 1
      description: 'Check if it is valid to read out timer value from registers. 0:
        Not

        ready to read timer value from registers; 1: Ready to read timer value from
        registers'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TIMER_UPDATE
      bit_offset: 31
      bit_width: 1
      description: Update system timer value to registers.
      read_allowed: false
      write_allowed: true
  - !Register
    name: VALUE_HI
    addr: 0x3f42303c
    size_bits: 32
    description: System timer value, high 32 bits
    fields:
    - !Field
      name: TIMER_VALUE_HI
      bit_offset: 0
      bit_width: 32
      description: System timer value, high 32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: VALUE_LO
    addr: 0x3f423040
    size_bits: 32
    description: System timer value, low 32 bits
    fields:
    - !Field
      name: TIMER_VALUE_LO
      bit_offset: 0
      bit_width: 32
      description: System timer value, low 32 bits.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f423044
    size_bits: 32
    description: System timer interrupt enable
    fields:
    - !Field
      name: INT0_ENA
      bit_offset: 0
      bit_width: 1
      description: Interrupt enable bit of system timer target 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT1_ENA
      bit_offset: 1
      bit_width: 1
      description: Interrupt enable bit of system timer target 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INT2_ENA
      bit_offset: 2
      bit_width: 1
      description: Interrupt enable bit of system timer target 2.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f423048
    size_bits: 32
    description: System timer interrupt raw
    fields:
    - !Field
      name: INT0_RAW
      bit_offset: 0
      bit_width: 1
      description: Interrupt raw bit of system timer target 0.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INT1_RAW
      bit_offset: 1
      bit_width: 1
      description: Interrupt raw bit of system timer target 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INT2_RAW
      bit_offset: 2
      bit_width: 1
      description: Interrupt raw bit of system timer target 2.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR
    addr: 0x3f42304c
    size_bits: 32
    description: System timer interrupt clear
    fields:
    - !Field
      name: INT0_CLR
      bit_offset: 0
      bit_width: 1
      description: Interrupt clear bit of system timer target 0.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INT1_CLR
      bit_offset: 1
      bit_width: 1
      description: Interrupt clear bit of system timer target 1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INT2_CLR
      bit_offset: 2
      bit_width: 1
      description: Interrupt clear bit of system timer target 2.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4230fc
    size_bits: 32
    description: Version control register
    reset_value: 0x1807160
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: Version control register
      read_allowed: true
      write_allowed: true
- !Module
  name: TIMG0
  description: Timer Group
  base_addr: 0x3f41f000
  size: 0x100
  registers:
  - !Register
    name: WDTCONFIG0
    addr: 0x3f41f048
    size_bits: 32
    description: Watchdog timer configuration register
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: WDT reset CPU enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set, Flash boot protection is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'System reset signal length selection. 0: 100 ns. 1: 200 ns. 2:
        300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'CPU reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300
        ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_LEVEL_INT_EN
      bit_offset: 21
      bit_width: 1
      description: When set, a level type interrupt will occur at the timeout of a
        stage configured to generate an interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EDGE_INT_EN
      bit_offset: 22
      bit_width: 1
      description: When set, an edge type interrupt will occur at the timeout of a
        stage configured to generate an interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set, MWDT is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x3f41f04c
    size_bits: 32
    description: Watchdog timer prescaler register
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALER
      bit_offset: 16
      bit_width: 16
      description: MWDT clock prescaler value. MWDT clock period = 12.5 ns * TIMG_WDT_CLK_PRESCALE.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x3f41f050
    size_bits: 32
    description: Watchdog timer stage 0 timeout value
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x3f41f054
    size_bits: 32
    description: Watchdog timer stage 1 timeout value
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x3f41f058
    size_bits: 32
    description: Watchdog timer stage 2 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x3f41f05c
    size_bits: 32
    description: Watchdog timer stage 3 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x3f41f060
    size_bits: 32
    description: Write to feed the watchdog timer
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value to feed the MWDT.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x3f41f064
    size_bits: 32
    description: Watchdog write protect register
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: If the register contains a different value than its reset value,
        write protection is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x3f41f068
    size_bits: 32
    description: RTC calibration configuration register
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: When set, periodic calibration is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: 'Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK.
        2: XTAL32K_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: Set this bit to mark the completion of calibration.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: Calibration time, in cycles of the clock to be calibrated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: Set this bit to starts calibration.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x3f41f06c
    size_bits: 32
    description: RTC calibration configuration register 1
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: Periodic calibration valid signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: Calibration value when cycles of clock to be calibrated reach TIMG_RTC_CALI_MAX,
        in unit of XTAL_CLK clock cycles.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTCONFIG
    addr: 0x3f41f070
    size_bits: 32
    description: LACT configuration register
    reset_value: 0x60002300
    fields:
    - !Field
      name: LACT_USE_REFTICK
      bit_offset: 6
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_RTC_ONLY
      bit_offset: 7
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_CPST_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LAC_EN
      bit_offset: 9
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INCREASE
      bit_offset: 30
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EN
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTRTC
    addr: 0x3f41f074
    size_bits: 32
    description: LACT RTC register
    fields:
    - !Field
      name: LACT_RTC_STEP_LEN
      bit_offset: 6
      bit_width: 26
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLO
    addr: 0x3f41f078
    size_bits: 32
    description: LACT low register
    fields:
    - !Field
      name: LACT_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTHI
    addr: 0x3f41f07c
    size_bits: 32
    description: LACT high register
    fields:
    - !Field
      name: LACT_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTUPDATE
    addr: 0x3f41f080
    size_bits: 32
    description: LACT update register
    fields:
    - !Field
      name: LACT_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LACTALARMLO
    addr: 0x3f41f084
    size_bits: 32
    description: LACT alarm low register
    fields:
    - !Field
      name: LACT_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTALARMHI
    addr: 0x3f41f088
    size_bits: 32
    description: LACT alarm high register
    fields:
    - !Field
      name: LACT_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADLO
    addr: 0x3f41f08c
    size_bits: 32
    description: LACT load low register
    fields:
    - !Field
      name: LACT_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADHI
    addr: 0x3f41f090
    size_bits: 32
    description: Timer LACT load high register
    fields:
    - !Field
      name: LACT_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOAD
    addr: 0x3f41f094
    size_bits: 32
    description: Timer LACT load register
    fields:
    - !Field
      name: LACT_LOAD
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x3f41f098
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x3f41f09c
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0x3f41f0a0
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x3f41f0a4
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the TIMG_T0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the TIMG_T1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the TIMG_WDT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LACT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the TIMG_LACT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x3f41f0a8
    size_bits: 32
    description: Timer group calibration register
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: RTC calibration timeout indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: Cycles that release calibration timeout reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: Threshold value for the RTC calibration timer. If the calibration
        timer's value exceeds this threshold, a timeout is triggered.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMERS_DATE
    addr: 0x3f41f0f8
    size_bits: 32
    description: Version control register
    reset_value: 0x1907261
    fields:
    - !Field
      name: TIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0x3f41f0fc
    size_bits: 32
    description: Timer group clock gate register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'Register clock gate signal. 1: Registers can be read and written
        to by software. 0: Registers can not be read or written to by software.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0CONFIG
    addr: 0x3f41f000
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set, the alarm is enabled. This bit is automatically cleared
        once an alarm occurs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set, an alarm will generate a level type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set, an alarm will generate an edge type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set, the timer %s time-base counter will increment every clock
        tick. When cleared, the timer %s time-base counter will decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x3f41f024
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set, the alarm is enabled. This bit is automatically cleared
        once an alarm occurs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set, an alarm will generate a level type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set, an alarm will generate an edge type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set, the timer %s time-base counter will increment every clock
        tick. When cleared, the timer %s time-base counter will decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x3f41f004
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1LO
    addr: 0x3f41f028
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x3f41f008
    size_bits: 32
    description: Timer %s current value, high 32 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the high 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x3f41f02c
    size_bits: 32
    description: Timer %s current value, high 32 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the high 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0x3f41f00c
    size_bits: 32
    description: Write to copy current timer value to TIMG_T%sLO_REG or TIMGn_T%sHI_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1UPDATE
    addr: 0x3f41f030
    size_bits: 32
    description: Write to copy current timer value to TIMG_T%sLO_REG or TIMGn_T%sHI_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x3f41f010
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x3f41f034
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x3f41f014
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: '

        Timer %s alarm trigger time-base counter value, high 32 bits.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x3f41f038
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: '

        Timer %s alarm trigger time-base counter value, high 32 bits.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x3f41f018
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Low 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3f41f03c
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Low 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x3f41f01c
    size_bits: 32
    description: Timer %s reload value, high 32 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: High 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x3f41f040
    size_bits: 32
    description: Timer %s reload value, high 32 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: High 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x3f41f020
    size_bits: 32
    description: Write to reload timer from TIMG_T%sLOADLO_REG or TIMG_T%sLOADHI_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value to trigger a timer %s time-base counter reload.
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x3f41f044
    size_bits: 32
    description: Write to reload timer from TIMG_T%sLOADLO_REG or TIMG_T%sLOADHI_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value to trigger a timer %s time-base counter reload.
      read_allowed: false
      write_allowed: true
- !Module
  name: TIMG1
  description: Timer Group
  base_addr: 0x3f420000
  size: 0x100
  registers:
  - !Register
    name: WDTCONFIG0
    addr: 0x3f420048
    size_bits: 32
    description: Watchdog timer configuration register
    reset_value: 0x4c000
    fields:
    - !Field
      name: WDT_APPCPU_RESET_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_PROCPU_RESET_EN
      bit_offset: 13
      bit_width: 1
      description: WDT reset CPU enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_FLASHBOOT_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: When set, Flash boot protection is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_SYS_RESET_LENGTH
      bit_offset: 15
      bit_width: 3
      description: 'System reset signal length selection. 0: 100 ns. 1: 200 ns. 2:
        300 ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_CPU_RESET_LENGTH
      bit_offset: 18
      bit_width: 3
      description: 'CPU reset signal length selection. 0: 100 ns. 1: 200 ns. 2: 300
        ns. 3: 400 ns. 4: 500 ns. 5: 800 ns. 6: 1.6 us. 7: 3.2 us.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_LEVEL_INT_EN
      bit_offset: 21
      bit_width: 1
      description: When set, a level type interrupt will occur at the timeout of a
        stage configured to generate an interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EDGE_INT_EN
      bit_offset: 22
      bit_width: 1
      description: When set, an edge type interrupt will occur at the timeout of a
        stage configured to generate an interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG3
      bit_offset: 23
      bit_width: 2
      description: 'Stage 3 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG2
      bit_offset: 25
      bit_width: 2
      description: 'Stage 2 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG1
      bit_offset: 27
      bit_width: 2
      description: 'Stage 1 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_STG0
      bit_offset: 29
      bit_width: 2
      description: 'Stage 0 configuration. 0: off. 1: interrupt. 2: reset CPU. 3:
        reset system.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_EN
      bit_offset: 31
      bit_width: 1
      description: When set, MWDT is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG1
    addr: 0x3f42004c
    size_bits: 32
    description: Watchdog timer prescaler register
    reset_value: 0x10000
    fields:
    - !Field
      name: WDT_CLK_PRESCALER
      bit_offset: 16
      bit_width: 16
      description: MWDT clock prescaler value. MWDT clock period = 12.5 ns * TIMG_WDT_CLK_PRESCALE.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG2
    addr: 0x3f420050
    size_bits: 32
    description: Watchdog timer stage 0 timeout value
    reset_value: 0x18cba80
    fields:
    - !Field
      name: WDT_STG0_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 0 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG3
    addr: 0x3f420054
    size_bits: 32
    description: Watchdog timer stage 1 timeout value
    reset_value: 0x7ffffff
    fields:
    - !Field
      name: WDT_STG1_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 1 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG4
    addr: 0x3f420058
    size_bits: 32
    description: Watchdog timer stage 2 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG2_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 2 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTCONFIG5
    addr: 0x3f42005c
    size_bits: 32
    description: Watchdog timer stage 3 timeout value
    reset_value: 0xfffff
    fields:
    - !Field
      name: WDT_STG3_HOLD
      bit_offset: 0
      bit_width: 32
      description: Stage 3 timeout value, in MWDT clock cycles.
      read_allowed: true
      write_allowed: true
  - !Register
    name: WDTFEED
    addr: 0x3f420060
    size_bits: 32
    description: Write to feed the watchdog timer
    fields:
    - !Field
      name: WDT_FEED
      bit_offset: 0
      bit_width: 32
      description: Write any value to feed the MWDT.
      read_allowed: false
      write_allowed: true
  - !Register
    name: WDTWPROTECT
    addr: 0x3f420064
    size_bits: 32
    description: Watchdog write protect register
    reset_value: 0x50d83aa1
    fields:
    - !Field
      name: WDT_WKEY
      bit_offset: 0
      bit_width: 32
      description: If the register contains a different value than its reset value,
        write protection is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG
    addr: 0x3f420068
    size_bits: 32
    description: RTC calibration configuration register
    reset_value: 0x13000
    fields:
    - !Field
      name: RTC_CALI_START_CYCLING
      bit_offset: 12
      bit_width: 1
      description: When set, periodic calibration is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_CLK_SEL
      bit_offset: 13
      bit_width: 2
      description: 'Used to select the clock to be calibrated. 0: RTC_CLK. 1: RTC20M_D256_CLK.
        2: XTAL32K_CLK.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_RDY
      bit_offset: 15
      bit_width: 1
      description: Set this bit to mark the completion of calibration.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_MAX
      bit_offset: 16
      bit_width: 15
      description: Calibration time, in cycles of the clock to be calibrated.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_START
      bit_offset: 31
      bit_width: 1
      description: Set this bit to starts calibration.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RTCCALICFG1
    addr: 0x3f42006c
    size_bits: 32
    description: RTC calibration configuration register 1
    fields:
    - !Field
      name: RTC_CALI_CYCLING_DATA_VLD
      bit_offset: 0
      bit_width: 1
      description: Periodic calibration valid signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_VALUE
      bit_offset: 7
      bit_width: 25
      description: Calibration value when cycles of clock to be calibrated reach TIMG_RTC_CALI_MAX,
        in unit of XTAL_CLK clock cycles.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTCONFIG
    addr: 0x3f420070
    size_bits: 32
    description: LACT configuration register
    reset_value: 0x60002300
    fields:
    - !Field
      name: LACT_USE_REFTICK
      bit_offset: 6
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_RTC_ONLY
      bit_offset: 7
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_CPST_EN
      bit_offset: 8
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LAC_EN
      bit_offset: 9
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INCREASE
      bit_offset: 30
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_EN
      bit_offset: 31
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTRTC
    addr: 0x3f420074
    size_bits: 32
    description: LACT RTC register
    fields:
    - !Field
      name: LACT_RTC_STEP_LEN
      bit_offset: 6
      bit_width: 26
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLO
    addr: 0x3f420078
    size_bits: 32
    description: LACT low register
    fields:
    - !Field
      name: LACT_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTHI
    addr: 0x3f42007c
    size_bits: 32
    description: LACT high register
    fields:
    - !Field
      name: LACT_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: false
  - !Register
    name: LACTUPDATE
    addr: 0x3f420080
    size_bits: 32
    description: LACT update register
    fields:
    - !Field
      name: LACT_UPDATE
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: false
      write_allowed: true
  - !Register
    name: LACTALARMLO
    addr: 0x3f420084
    size_bits: 32
    description: LACT alarm low register
    fields:
    - !Field
      name: LACT_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTALARMHI
    addr: 0x3f420088
    size_bits: 32
    description: LACT alarm high register
    fields:
    - !Field
      name: LACT_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADLO
    addr: 0x3f42008c
    size_bits: 32
    description: LACT load low register
    fields:
    - !Field
      name: LACT_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOADHI
    addr: 0x3f420090
    size_bits: 32
    description: Timer LACT load high register
    fields:
    - !Field
      name: LACT_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LACTLOAD
    addr: 0x3f420094
    size_bits: 32
    description: Timer LACT load register
    fields:
    - !Field
      name: LACT_LOAD
      bit_offset: 0
      bit_width: 32
      description: Reserved.
      read_allowed: false
      write_allowed: true
  - !Register
    name: INT_ENA_TIMERS
    addr: 0x3f420098
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: T0_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: The interrupt enable bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WDT_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LACT_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: The interrupt enable bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW_TIMERS
    addr: 0x3f42009c
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: T0_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: The raw interrupt status bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST_TIMERS
    addr: 0x3f4200a0
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: T0_INT_ST
      bit_offset: 0
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: T1_INT_ST
      bit_offset: 1
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WDT_INT_ST
      bit_offset: 2
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
      read_allowed: true
      write_allowed: false
    - !Field
      name: LACT_INT_ST
      bit_offset: 3
      bit_width: 1
      description: The masked interrupt status bit for the TIMG_LACT_INT interrupt.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_CLR_TIMERS
    addr: 0x3f4200a4
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: T0_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear the TIMG_T0_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: T1_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear the TIMG_T1_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WDT_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear the TIMG_WDT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: LACT_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear the TIMG_LACT_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RTCCALICFG2
    addr: 0x3f4200a8
    size_bits: 32
    description: Timer group calibration register
    reset_value: 0xffffff98
    fields:
    - !Field
      name: RTC_CALI_TIMEOUT
      bit_offset: 0
      bit_width: 1
      description: RTC calibration timeout indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTC_CALI_TIMEOUT_RST_CNT
      bit_offset: 3
      bit_width: 4
      description: Cycles that release calibration timeout reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTC_CALI_TIMEOUT_THRES
      bit_offset: 7
      bit_width: 25
      description: Threshold value for the RTC calibration timer. If the calibration
        timer's value exceeds this threshold, a timeout is triggered.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMERS_DATE
    addr: 0x3f4200f8
    size_bits: 32
    description: Version control register
    reset_value: 0x1907261
    fields:
    - !Field
      name: TIMERS_DATE
      bit_offset: 0
      bit_width: 28
      description: Version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REGCLK
    addr: 0x3f4200fc
    size_bits: 32
    description: Timer group clock gate register
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 31
      bit_width: 1
      description: 'Register clock gate signal. 1: Registers can be read and written
        to by software. 0: Registers can not be read or written to by software.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0CONFIG
    addr: 0x3f420000
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set, the alarm is enabled. This bit is automatically cleared
        once an alarm occurs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set, an alarm will generate a level type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set, an alarm will generate an edge type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set, the timer %s time-base counter will increment every clock
        tick. When cleared, the timer %s time-base counter will decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1CONFIG
    addr: 0x3f420024
    size_bits: 32
    description: Timer %s configuration register
    reset_value: 0x60002000
    fields:
    - !Field
      name: T0_USE_XTAL
      bit_offset: 9
      bit_width: 1
      description: '1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK
        as the source clock of timer group.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_ALARM_EN
      bit_offset: 10
      bit_width: 1
      description: When set, the alarm is enabled. This bit is automatically cleared
        once an alarm occurs.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_LEVEL_INT_EN
      bit_offset: 11
      bit_width: 1
      description: When set, an alarm will generate a level type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EDGE_INT_EN
      bit_offset: 12
      bit_width: 1
      description: When set, an alarm will generate an edge type interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_DIVIDER
      bit_offset: 13
      bit_width: 16
      description: Timer %s clock (T%s_clk) prescaler value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_AUTORELOAD
      bit_offset: 29
      bit_width: 1
      description: When set, timer %s auto-reload at alarm is enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_INCREASE
      bit_offset: 30
      bit_width: 1
      description: When set, the timer %s time-base counter will increment every clock
        tick. When cleared, the timer %s time-base counter will decrement.
      read_allowed: true
      write_allowed: true
    - !Field
      name: T0_EN
      bit_offset: 31
      bit_width: 1
      description: When set, the timer %s time-base counter is enabled.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LO
    addr: 0x3f420004
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1LO
    addr: 0x3f420028
    size_bits: 32
    description: Timer %s current value, low 32 bits
    fields:
    - !Field
      name: T0_LO
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0HI
    addr: 0x3f420008
    size_bits: 32
    description: Timer %s current value, high 32 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the high 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1HI
    addr: 0x3f42002c
    size_bits: 32
    description: Timer %s current value, high 32 bits
    fields:
    - !Field
      name: T0_HI
      bit_offset: 0
      bit_width: 32
      description: After writing to TIMG_T%sUPDATE_REG, the high 32 bits of the time-base
        counter of timer %s can be read here.
      read_allowed: true
      write_allowed: false
  - !Register
    name: T0UPDATE
    addr: 0x3f42000c
    size_bits: 32
    description: Write to copy current timer value to TIMG_T%sLO_REG or TIMGn_T%sHI_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1UPDATE
    addr: 0x3f420030
    size_bits: 32
    description: Write to copy current timer value to TIMG_T%sLO_REG or TIMGn_T%sHI_REG
    fields:
    - !Field
      name: T0_UPDATE
      bit_offset: 31
      bit_width: 1
      description: After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is
        latched.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMLO
    addr: 0x3f420010
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMLO
    addr: 0x3f420034
    size_bits: 32
    description: Timer %s alarm value, low 32 bits
    fields:
    - !Field
      name: T0_ALARM_LO
      bit_offset: 0
      bit_width: 32
      description: Timer %s alarm trigger time-base counter value, low 32 bits.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0ALARMHI
    addr: 0x3f420014
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: '

        Timer %s alarm trigger time-base counter value, high 32 bits.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1ALARMHI
    addr: 0x3f420038
    size_bits: 32
    description: Timer %s alarm value, high bits
    fields:
    - !Field
      name: T0_ALARM_HI
      bit_offset: 0
      bit_width: 32
      description: '

        Timer %s alarm trigger time-base counter value, high 32 bits.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADLO
    addr: 0x3f420018
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Low 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADLO
    addr: 0x3f42003c
    size_bits: 32
    description: Timer %s reload value, low 32 bits
    fields:
    - !Field
      name: T0_LOAD_LO
      bit_offset: 0
      bit_width: 32
      description: Low 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOADHI
    addr: 0x3f42001c
    size_bits: 32
    description: Timer %s reload value, high 32 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: High 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T1LOADHI
    addr: 0x3f420040
    size_bits: 32
    description: Timer %s reload value, high 32 bits
    fields:
    - !Field
      name: T0_LOAD_HI
      bit_offset: 0
      bit_width: 32
      description: High 32 bits of the value that a reload will load onto timer %s
        time-base counter.
      read_allowed: true
      write_allowed: true
  - !Register
    name: T0LOAD
    addr: 0x3f420020
    size_bits: 32
    description: Write to reload timer from TIMG_T%sLOADLO_REG or TIMG_T%sLOADHI_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value to trigger a timer %s time-base counter reload.
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1LOAD
    addr: 0x3f420044
    size_bits: 32
    description: Write to reload timer from TIMG_T%sLOADLO_REG or TIMG_T%sLOADHI_REG
    fields:
    - !Field
      name: T0_LOAD
      bit_offset: 0
      bit_width: 32
      description: Write any value to trigger a timer %s time-base counter reload.
      read_allowed: false
      write_allowed: true
- !Module
  name: TWAI
  description: Two-Wire Automotive Interface
  base_addr: 0x3f42b000
  size: 0x80
  registers:
  - !Register
    name: MODE
    addr: 0x3f42b000
    size_bits: 32
    description: Mode Register
    reset_value: 0x1
    fields:
    - !Field
      name: RESET_MODE
      bit_offset: 0
      bit_width: 1
      description: 'This bit is used to configure the operating mode of the TWAI Controller.
        1: Reset mode; 0: Operating mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: LISTEN_ONLY_MODE
      bit_offset: 1
      bit_width: 1
      description: '1: Listen only mode. In this mode the nodes will only receive
        messages from the bus, without generating the acknowledge signal nor updating
        the RX error counter.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SELF_TEST_MODE
      bit_offset: 2
      bit_width: 1
      description: '1: Self test mode. In this mode the TX nodes can perform a successful
        transmission without receiving the acknowledge signal. This mode is often
        used to test a single node with the self reception request command.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FILTER_MODE
      bit_offset: 3
      bit_width: 1
      description: 'This bit is used to configure the filter mode. 0: Dual filter
        mode; 1: Single filter mode.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD
    addr: 0x3f42b004
    size_bits: 32
    description: Command Register
    fields:
    - !Field
      name: TX_REQ
      bit_offset: 0
      bit_width: 1
      description: Set the bit to 1 to allow the driving nodes start transmission.
      read_allowed: false
      write_allowed: true
    - !Field
      name: ABORT_TX
      bit_offset: 1
      bit_width: 1
      description: Set the bit to 1 to cancel a pending transmission request.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RELEASE_BUF
      bit_offset: 2
      bit_width: 1
      description: Set the bit to 1 to release the RX buffer.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CLR_OVERRUN
      bit_offset: 3
      bit_width: 1
      description: Set the bit to 1 to clear the data overrun status bit.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SELF_RX_REQ
      bit_offset: 4
      bit_width: 1
      description: Self reception request command. Set the bit to 1 to allow a message
        be transmitted and received simultaneously.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3f42b008
    size_bits: 32
    description: Status register
    fields:
    - !Field
      name: RX_BUF_ST
      bit_offset: 0
      bit_width: 1
      description: '1: The data in the RX buffer is not empty, with at least one received
        data packet.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVERRUN_ST
      bit_offset: 1
      bit_width: 1
      description: '1: The RX FIFO is full and data overrun has occurred.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BUF_ST
      bit_offset: 2
      bit_width: 1
      description: '1: The TX buffer is empty, the CPU may write a message into it.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_COMPLETE
      bit_offset: 3
      bit_width: 1
      description: '1: The TWAI controller has successfully received a packet from
        the bus.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_ST
      bit_offset: 4
      bit_width: 1
      description: '1: The TWAI Controller is receiving a message from the bus.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_ST
      bit_offset: 5
      bit_width: 1
      description: '1: The TWAI Controller is transmitting a message to the bus.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_ST
      bit_offset: 6
      bit_width: 1
      description: '1: At least one of the RX/TX error counter has reached or exceeded
        the value set in register TWAI_ERR_WARNING_LIMIT_REG.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_OFF_ST
      bit_offset: 7
      bit_width: 1
      description: '1: In bus-off status, the TWAI Controller is no longer involved
        in bus activities.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: MISS_ST
      bit_offset: 8
      bit_width: 1
      description: 'This bit reflects whether the data packet in the RX FIFO is complete.
        1: The current packet is missing; 0: The current packet is complete'
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_RAW
    addr: 0x3f42b00c
    size_bits: 32
    description: Interrupt Register
    fields:
    - !Field
      name: RX_INT_ST
      bit_offset: 0
      bit_width: 1
      description: Receive interrupt. If this bit is set to 1, it indicates there
        are messages to be handled in the RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_INT_ST
      bit_offset: 1
      bit_width: 1
      description: Transmit interrupt. If this bit is set to 1, it indicates the message
        transmitting mis- sion is finished and a new transmission is able to execute.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_WARN_INT_ST
      bit_offset: 2
      bit_width: 1
      description: Error warning interrupt. If this bit is set to 1, it indicates
        the error status signal and the bus-off status signal of Status register have
        changed (e.g., switched from 0 to 1 or from 1 to 0).
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVERRUN_INT_ST
      bit_offset: 3
      bit_width: 1
      description: Data overrun interrupt. If this bit is set to 1, it indicates a
        data overrun interrupt is generated in the RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR_PASSIVE_INT_ST
      bit_offset: 5
      bit_width: 1
      description: Error passive interrupt. If this bit is set to 1, it indicates
        the TWAI Controller is switched between error active status and error passive
        status due to the change of error counters.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARB_LOST_INT_ST
      bit_offset: 6
      bit_width: 1
      description: Arbitration lost interrupt. If this bit is set to 1, it indicates
        an arbitration lost interrupt is generated.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BUS_ERR_INT_ST
      bit_offset: 7
      bit_width: 1
      description: Error interrupt. If this bit is set to 1, it indicates an error
        is detected on the bus.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f42b010
    size_bits: 32
    description: Interrupt Enable Register
    fields:
    - !Field
      name: RX_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: Set this bit to 1 to enable receive interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: Set this bit to 1 to enable transmit interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WARN_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: Set this bit to 1 to enable error warning interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OVERRUN_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: Set this bit to 1 to enable data overrun interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_PASSIVE_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: Set this bit to 1 to enable error passive interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ARB_LOST_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: Set this bit to 1 to enable arbitration lost interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BUS_ERR_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: Set this bit to 1 to enable error interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: BUS_TIMING_0
    addr: 0x3f42b018
    size_bits: 32
    description: Bus Timing Register 0
    fields:
    - !Field
      name: BAUD_PRESC
      bit_offset: 0
      bit_width: 14
      description: Baud Rate Prescaler, determines the frequency dividing ratio.
    - !Field
      name: SYNC_JUMP_WIDTH
      bit_offset: 14
      bit_width: 2
      description: Synchronization Jump Width (SJW), 1 \verb+~+ 14 Tq wide.
  - !Register
    name: BUS_TIMING_1
    addr: 0x3f42b01c
    size_bits: 32
    description: Bus Timing Register 1
    fields:
    - !Field
      name: TIME_SEG1
      bit_offset: 0
      bit_width: 4
      description: The width of PBS1.
    - !Field
      name: TIME_SEG2
      bit_offset: 4
      bit_width: 3
      description: The width of PBS2.
    - !Field
      name: TIME_SAMP
      bit_offset: 7
      bit_width: 1
      description: 'The number of sample points. 0: the bus is sampled once; 1: the
        bus is sampled three times'
  - !Register
    name: ARB_LOST_CAP
    addr: 0x3f42b02c
    size_bits: 32
    description: Arbitration Lost Capture Register
    fields:
    - !Field
      name: ARB_LOST_CAP
      bit_offset: 0
      bit_width: 5
      description: This register contains information about the bit position of lost
        arbitration.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ERR_CODE_CAP
    addr: 0x3f42b030
    size_bits: 32
    description: Error Code Capture Register
    fields:
    - !Field
      name: ECC_SEGMENT
      bit_offset: 0
      bit_width: 5
      description: This register contains information about the location of errors,
        see Table 181 for details.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ECC_DIRECTION
      bit_offset: 5
      bit_width: 1
      description: 'This register contains information about transmission direction
        of the node when error occurs. 1: Error occurs when receiving a message; 0:
        Error occurs when transmitting a message'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ECC_TYPE
      bit_offset: 6
      bit_width: 2
      description: 'This register contains information about error types: 00: bit
        error; 01: form error; 10: stuff error; 11: other type of error'
      read_allowed: true
      write_allowed: false
  - !Register
    name: ERR_WARNING_LIMIT
    addr: 0x3f42b034
    size_bits: 32
    description: Error Warning Limit Register
    reset_value: 0x60
    fields:
    - !Field
      name: ERR_WARNING_LIMIT
      bit_offset: 0
      bit_width: 8
      description: Error warning threshold. In the case when any of a error counter
        value exceeds the threshold, or all the error counter values are below the
        threshold, an error warning interrupt will be triggered (given the enable
        signal is valid).
  - !Register
    name: RX_ERR_CNT
    addr: 0x3f42b038
    size_bits: 32
    description: Receive Error Counter Register
    fields:
    - !Field
      name: RX_ERR_CNT
      bit_offset: 0
      bit_width: 8
      description: The RX error counter register, reflects value changes under reception
        status.
  - !Register
    name: TX_ERR_CNT
    addr: 0x3f42b03c
    size_bits: 32
    description: Transmit Error Counter Register
    fields:
    - !Field
      name: TX_ERR_CNT
      bit_offset: 0
      bit_width: 8
      description: The TX error counter register, reflects value changes under transmission
        status.
  - !Register
    name: DATA_0
    addr: 0x3f42b040
    size_bits: 32
    description: Data register 0
    fields:
    - !Field
      name: TX_BYTE_0
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance code register 0 with R/W Permission.
        In operation mode, it stores the 0th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_1
    addr: 0x3f42b044
    size_bits: 32
    description: Data register 1
    fields:
    - !Field
      name: TX_BYTE_1
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance code register 1 with R/W Permission.
        In operation mode, it stores the 1st byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_2
    addr: 0x3f42b048
    size_bits: 32
    description: Data register 2
    fields:
    - !Field
      name: TX_BYTE_2
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance code register 2 with R/W Permission.
        In operation mode, it stores the 2nd byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_3
    addr: 0x3f42b04c
    size_bits: 32
    description: Data register 3
    fields:
    - !Field
      name: TX_BYTE_3
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance code register 3 with R/W Permission.
        In operation mode, it stores the 3rd byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_4
    addr: 0x3f42b050
    size_bits: 32
    description: Data register 4
    fields:
    - !Field
      name: TX_BYTE_4
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance mask register 0 with R/W Permission.
        In operation mode, it stores the 4th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_5
    addr: 0x3f42b054
    size_bits: 32
    description: Data register 5
    fields:
    - !Field
      name: TX_BYTE_5
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance mask register 1 with R/W Permission.
        In operation mode, it stores the 5th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_6
    addr: 0x3f42b058
    size_bits: 32
    description: Data register 6
    fields:
    - !Field
      name: TX_BYTE_6
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance mask register 2 with R/W Permission.
        In operation mode, it stores the 6th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_7
    addr: 0x3f42b05c
    size_bits: 32
    description: Data register 7
    fields:
    - !Field
      name: TX_BYTE_7
      bit_offset: 0
      bit_width: 8
      description: In reset mode, it is acceptance mask register 3 with R/W Permission.
        In operation mode, it stores the 7th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_8
    addr: 0x3f42b060
    size_bits: 32
    description: Data register 8
    fields:
    - !Field
      name: TX_BYTE_8
      bit_offset: 0
      bit_width: 8
      description: Stored the 8th byte information of the data to be transmitted under
        operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_9
    addr: 0x3f42b064
    size_bits: 32
    description: Data register 9
    fields:
    - !Field
      name: TX_BYTE_9
      bit_offset: 0
      bit_width: 8
      description: Stored the 9th byte information of the data to be transmitted under
        operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_10
    addr: 0x3f42b068
    size_bits: 32
    description: Data register 10
    fields:
    - !Field
      name: TX_BYTE_10
      bit_offset: 0
      bit_width: 8
      description: Stored the 10th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_11
    addr: 0x3f42b06c
    size_bits: 32
    description: Data register 11
    fields:
    - !Field
      name: TX_BYTE_11
      bit_offset: 0
      bit_width: 8
      description: Stored the 11th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DATA_12
    addr: 0x3f42b070
    size_bits: 32
    description: Data register 12
    fields:
    - !Field
      name: TX_BYTE_12
      bit_offset: 0
      bit_width: 8
      description: Stored the 12th byte information of the data to be transmitted
        under operating mode.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RX_MESSAGE_CNT
    addr: 0x3f42b074
    size_bits: 32
    description: Receive Message Counter Register
    fields:
    - !Field
      name: RX_MESSAGE_COUNTER
      bit_offset: 0
      bit_width: 7
      description: This register reflects the number of messages available within
        the RX FIFO.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CLOCK_DIVIDER
    addr: 0x3f42b07c
    size_bits: 32
    description: Clock Divider register
    fields:
    - !Field
      name: CD
      bit_offset: 0
      bit_width: 8
      description: These bits are used to configure frequency dividing coefficients
        of the external CLKOUT pin.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLOCK_OFF
      bit_offset: 8
      bit_width: 1
      description: 'This bit can be configured under reset mode. 1: Disable the external
        CLKOUT pin; 0: Enable the external CLKOUT pin'
- !Module
  name: UART0
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x3f400000
  size: 0x7c
  registers:
  - !Register
    name: FIFO
    addr: 0x3f400000
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f400004
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        more data than what UART_RXFIFO_FULL_THRHD specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in TX FIFO is less than what UART_TXFIFO_EMPTY_THRHD specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a data frame error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        more data than the capacity of RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver takes
        more time than UART_RX_TOUT_THRHD to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        an XON character and UART_SW_FLOW_CON_EN is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        an XOFF character and UART_SW_FLOW_CON_EN is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        completes  sending  NULL characters, after all data in TX FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        has kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        has sent out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a parity error from the echo of the transmitter in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a data frame error from the echo of the transmitter in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when a collision is
        detected between the transmitter and the receiver in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the configured UART_AT_CMD CHAR.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input RXD edge
        changes more times than what UART_ACTIVE_THRESHOLD specifies in Light-sleep
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f400008
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_FULL_INT when UART_RXFIFO_FULL_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for UART_TXFIFO_EMPTY_INT when UART_TXFIFO_EMPTY_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for UART_PARITY_ERR_INT when UART_PARITY_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for UART_FRM_ERR_INT when UART_FRM_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_OVF_INT when UART_RXFIFO_OVF_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for UART_DSR_CHG_INT when UART_DSR_CHG_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for UART_CTS_CHG_INT when UART_CTS_CHG_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for UART_BRK_DET_INT when UART_BRK_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_TOUT_INT when UART_RXFIFO_TOUT_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for UART_SW_XON_INT when UART_SW_XON_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for UART_SW_XOFF_INT when UART_SW_XOFF_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for UART_GLITCH_DET_INT when UART_GLITCH_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for UART_TX_BRK_DONE_INT when UART_TX_BRK_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the status bit for UART_TX_BRK_IDLE_DONE_INT when UART_TX_BRK_IDLE_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for UART_TX_DONE_INT when UART_TX_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for UART_RS485_PARITY_ERR_INT when UART_RS485_PARITY_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for UART_RS485_FRM_ERR_INT when UART_RS485_FRM_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for UART_RS485_CLASH_INT when UART_RS485_CLASH_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for UART_AT_CMD_CHAR_DET_INT when UART_AT_CMD_CHAR_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for UART_WAKEUP_INT when UART_WAKEUP_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f40000c
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_FULL_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for UART_TXFIFO_EMPTY_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for UART_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for UART_FRM_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_OVF_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for UART_DSR_CHG_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for UART_CTS_CHG_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for UART_BRK_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_TOUT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for UART_SW_XON_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for UART_SW_XOFF_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for UART_GLITCH_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for UART_TX_BRK_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for UART_TX_BRK_IDLE_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for UART_TX_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for UART_RS485_CLASH_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for UART_AT_CMD_CHAR_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for UART_WAKEUP_INT.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f400010
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear UART_THE RXFIFO_FULL_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear UART_TXFIFO_EMPTY_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear UART_PARITY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear UART_FRM_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear UART_UART_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear UART_DSR_CHG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear UART_CTS_CHG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear UART_BRK_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear UART_RXFIFO_TOUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear UART_SW_XON_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear UART_SW_XOFF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear UART_GLITCH_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear UART_TX_BRK_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear UART_TX_BRK_IDLE_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear UART_TX_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear UART_RS485_PARITY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear UART_RS485_FRM_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear UART_RS485_CLASH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear UART_AT_CMD_CHAR_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear UART_WAKEUP_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x3f400014
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 20
      description: The integral part of the frequency divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The fractional part of the frequency divisor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AUTOBAUD
    addr: 0x3f400018
    size_bits: 32
    description: Autobaud configuration register
    reset_value: 0x1000
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for baud rate detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT
      bit_offset: 8
      bit_width: 8
      description: 'When input pulse width is lower than this value, the pulse is
        ignored.

        This register is used in autobaud detection.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3f40001c
    size_bits: 32
    description: UART status register
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the number of valid data bytes in RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: This register represents the level of the internal UART DSR signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represents the level of the internal UART CTS signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represents the level of the internal UART RXD signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the number of data bytes in TX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal UART DTR signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal UART RTS signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the level of the internal UART TXD signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x3f400020
    size_bits: 32
    description: Configuration register 0
    reset_value: 0x1800001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: 'This register is used to configure the parity check mode.

        0: even. 1: odd.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable UART parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: 'This register is used to set the length of data.

        0: 5 bits. 1: 6 bits. 2: 7 bits. 3: 8 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: 'This register is used to set the length of  stop bit.

        1: 1 bit. 2: 1.5 bits. 3: 2 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software RTS signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software DTR signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable the transmitter to send NULL characters
        when the process of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1: The IrDA transmitter''s 11th bit is the same as 10th bit. 0:
        Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable UART loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for the transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the UART RX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the UART TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to invert the level of UART RXD signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to invert the level of UART CTS signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to invert the level of UART DSR signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to invert the level of UART TXD signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to invert the level of UART RTS signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to invert the level of UART DTR signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1: Force clock on for registers. 0: Support clock only when application
        writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1: The receiver stops storing data into FIFO when data is wrong.
        0: The receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_REF_ALWAYS_ON
      bit_offset: 27
      bit_width: 1
      description: "This register is used to select the clock. \n1: APB_CLK. \n0:
        REF_TICK."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: 'The signal to enable UART RAM clock gating.

        1: UART RAM powers on, the data of which can be read and written.

        0: UART RAM powers down.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x3f400024
    size_bits: 32
    description: Configuration register 1
    reset_value: 0xc060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 9
      description: "An UART_RXFIFO_FULL_INT interrupt is generated when the receiver
        receives more data than this register\u2019s value."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 9
      bit_width: 9
      description: An UART_TXFIFO_EMPTY_INT interrupt is generated when the number
        of data bytes in TX FIFO is less than this register's value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 29
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 30
      bit_width: 1
      description: 'This is the flow enable bit for UART receiver.

        1: Choose software flow control with configuring sw_rts signal. 0: Disable
        software flow control.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 31
      bit_width: 1
      description: This is the enable bit for UART receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x3f400028
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x3f40002c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores  the value of the maximum duration time for
        the high level pulse. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x3f400030
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of RXD edge change.  It is used
        in baud rate detection. As baud rate registers UART_REG_LOWPULSE_MIN_CNT,
        UART_REG_HIGHPULSE_MIN_CNT, UART_REG_POSEDGE_MIN_CNT, and UART_REG_NEGEDGE_MIN_CNT
        always record the minimal value, UART_REG_RXD_EDGE_CNT indicates the statistic
        number of RXD edge to find out the minimal value for these baud rate registers.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x3f400034
    size_bits: 32
    description: Software flow control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. When UART receives
        flow control characters XON or XOFF, which can be configured by UART_XON_CHAR
        or UART_XOFF_CHAR respectively, UART_SW_XON_INT or UART_SW_XOFF_INT interrupts
        can be triggered if enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control characters from the received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to force the transmitter to send data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send an XON character. This bit is cleared by hardware
        automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send an XOFF character. This bit is cleared by
        hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x3f400038
    size_bits: 32
    description: Sleep mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The UART is activated from Light-sleep mode when the input RXD
        edge changes more times than this register's value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3f40003c
    size_bits: 32
    description: Software flow control character configuration
    reset_value: 0x26e0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the number of data bytes in RX FIFO is more than this register's
        value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XOFF character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the XOFF flow control character.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x3f400040
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x2200
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the number of data bytes in RX FIFO is less than this register's
        value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XON character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the XON flow control character.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x3f400044
    size_bits: 32
    description: Frame end idle time configuration
    reset_value: 0xa40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: A frame end signal is generated when the receiver takes more time
        to receive one byte data than this register's value, in the unit of bit time
        (the time it takes to transfer one bit).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers,
        in the unit of bit time (the time it takes to transfer one bit).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_NUM
      bit_offset: 20
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when UART_TXD_BRK is set
        to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x3f400048
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose RS485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable the receiver could receive data when the
        transmitter is transmitting data in RS485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: "1: enable RS485 transmitter to send data when RS485 receiver line
        is busy. \n0: RS485 transmitter should not send data when its receiver is
        busy."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x3f40004c
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: "This register is used to configure the idle duration time before
        the first AT_CMD is received by the receiver. \nIt will not take the next
        data received as AT_CMD character when the duration is less than this register's
        value."
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x3f400050
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: 'This register is used to configure the duration time between the
        last AT_CMD and the next data.

        It will not take the previous data as AT_CMD character when the duration is
        less than this register''s value.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x3f400054
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: 'This register is used to configure the duration time between the
        AT_CMD characters.

        It will not take the data as continuous AT_CMD characters when the duration
        time is less than this register''s value.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x3f400058
    size_bits: 32
    description: AT escape sequence selection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of AT_CMD character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the number of continuous AT_CMD
        characters received by the receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x3f40005c
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0xa0012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of RAM allocated
        for RX FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of RAM allocated
        for TX FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 9
      description: This register is used to configure the maximum amount of data bytes
        that can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 16
      bit_width: 10
      description: 'This register is used to configure the threshold time that the
        receiver takes to receive one byte, in the unit of bit time (the time it takes
        to transfer one bit).

        The UART_RXFIFO_TOUT_INT interrupt will be triggered when the receiver takes
        more time to receive one byte with UART RX_TOUT_EN set to 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 26
      bit_width: 1
      description: Set this bit to force power down UART RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power up UART RAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x3f400060
    size_bits: 32
    description: TX FIFO write and read offset address
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in TX FIFO when software
        writes TX FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in TX FIFO when TX FSM
        reads data via Tx_FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x3f400064
    size_bits: 32
    description: RX FIFO write and read offset address
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX_FIFO when software
        reads data from RX FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in RX FIFO when Rx_FIFO_Ctrl
        writes RX FIFO.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x3f400068
    size_bits: 32
    description: UART transmitter and receiver status
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of the receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of the transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x3f40006c
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfffff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the minimal input clock count between two
        positive edges. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x3f400070
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfffff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the minimal input clock count between two
        negative edges. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3f400074
    size_bits: 32
    description: UART version control register
    reset_value: 0x18082800
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x3f400078
    size_bits: 32
    description: UART ID register
    reset_value: 0x500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      description: This register is used to configure the UART_ID.
      read_allowed: true
      write_allowed: true
- !Module
  name: UART1
  description: UART (Universal Asynchronous Receiver-Transmitter) Controller
  base_addr: 0x3f410000
  size: 0x7c
  registers:
  - !Register
    name: FIFO
    addr: 0x3f410000
    size_bits: 32
    description: FIFO data register
    fields:
    - !Field
      name: RXFIFO_RD_BYTE
      bit_offset: 0
      bit_width: 8
      description: UART 0 accesses FIFO via this register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f410004
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        more data than what UART_RXFIFO_FULL_THRHD specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This interrupt raw bit turns to high level when the amount of data
        in TX FIFO is less than what UART_TXFIFO_EMPTY_THRHD specifies.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a parity error in the data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a data frame error.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        more data than the capacity of RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the edge change of DSRn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the edge change of CTSn signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a 0 after the stop bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver takes
        more time than UART_RX_TOUT_THRHD to receive a byte.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        an XON character and UART_SW_FLOW_CON_EN is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver receives
        an XOFF character and UART_SW_FLOW_CON_EN is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a glitch in the middle of a start bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        completes  sending  NULL characters, after all data in TX FIFO are sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        has kept the shortest duration after sending the  last data.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This interrupt raw bit turns to high level when the transmitter
        has sent out all data in FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a parity error from the echo of the transmitter in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        a data frame error from the echo of the transmitter in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_RAW
      bit_offset: 17
      bit_width: 1
      description: This interrupt raw bit turns to high level when a collision is
        detected between the transmitter and the receiver in RS485 mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_RAW
      bit_offset: 18
      bit_width: 1
      description: This interrupt raw bit turns to high level when the receiver detects
        the configured UART_AT_CMD CHAR.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_RAW
      bit_offset: 19
      bit_width: 1
      description: This interrupt raw bit turns to high level when input RXD edge
        changes more times than what UART_ACTIVE_THRESHOLD specifies in Light-sleep
        mode.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f410008
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_FULL_INT when UART_RXFIFO_FULL_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_EMPTY_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the status bit for UART_TXFIFO_EMPTY_INT when UART_TXFIFO_EMPTY_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARITY_ERR_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the status bit for UART_PARITY_ERR_INT when UART_PARITY_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: FRM_ERR_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the status bit for UART_FRM_ERR_INT when UART_FRM_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_OVF_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_OVF_INT when UART_RXFIFO_OVF_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSR_CHG_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the status bit for UART_DSR_CHG_INT when UART_DSR_CHG_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTS_CHG_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the status bit for UART_CTS_CHG_INT when UART_CTS_CHG_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BRK_DET_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the status bit for UART_BRK_DET_INT when UART_BRK_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXFIFO_TOUT_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the status bit for UART_RXFIFO_TOUT_INT when UART_RXFIFO_TOUT_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XON_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the status bit for UART_SW_XON_INT when UART_SW_XON_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_XOFF_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the status bit for UART_SW_XOFF_INT when UART_SW_XOFF_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: GLITCH_DET_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the status bit for UART_GLITCH_DET_INT when UART_GLITCH_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_DONE_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the status bit for UART_TX_BRK_DONE_INT when UART_TX_BRK_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the status bit for UART_TX_BRK_IDLE_DONE_INT when UART_TX_BRK_IDLE_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_DONE_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the status bit for UART_TX_DONE_INT when UART_TX_DONE_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_PARITY_ERR_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the status bit for UART_RS485_PARITY_ERR_INT when UART_RS485_PARITY_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_FRM_ERR_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the status bit for UART_RS485_FRM_ERR_INT when UART_RS485_FRM_ERR_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RS485_CLASH_INT_ST
      bit_offset: 17
      bit_width: 1
      description: This is the status bit for UART_RS485_CLASH_INT when UART_RS485_CLASH_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: AT_CMD_CHAR_DET_INT_ST
      bit_offset: 18
      bit_width: 1
      description: This is the status bit for UART_AT_CMD_CHAR_DET_INT when UART_AT_CMD_CHAR_DET_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKEUP_INT_ST
      bit_offset: 19
      bit_width: 1
      description: This is the status bit for UART_WAKEUP_INT when UART_WAKEUP_INT_ENA
        is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f41000c
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_FULL_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit for UART_TXFIFO_EMPTY_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the enable bit for UART_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the enable bit for UART_FRM_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_OVF_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the enable bit for UART_DSR_CHG_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the enable bit for UART_CTS_CHG_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BRK_DET_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the enable bit for UART_BRK_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the enable bit for UART_RXFIFO_TOUT_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XON_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the enable bit for UART_SW_XON_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the enable bit for UART_SW_XOFF_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for UART_GLITCH_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the enable bit for UART_TX_BRK_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the enable bit for UART_TX_BRK_IDLE_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DONE_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the enable bit for UART_TX_DONE_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the enable bit for UART_RS485_PARITY_ERR_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_ENA
      bit_offset: 17
      bit_width: 1
      description: This is the enable bit for UART_RS485_CLASH_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_ENA
      bit_offset: 18
      bit_width: 1
      description: This is the enable bit for UART_AT_CMD_CHAR_DET_INT.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAKEUP_INT_ENA
      bit_offset: 19
      bit_width: 1
      description: This is the enable bit for UART_WAKEUP_INT.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f410010
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RXFIFO_FULL_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear UART_THE RXFIFO_FULL_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear UART_TXFIFO_EMPTY_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: PARITY_ERR_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear UART_PARITY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: FRM_ERR_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear UART_FRM_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_OVF_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear UART_UART_RXFIFO_OVF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DSR_CHG_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear UART_DSR_CHG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: CTS_CHG_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear UART_CTS_CHG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: BRK_DET_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear UART_BRK_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFIFO_TOUT_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear UART_RXFIFO_TOUT_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XON_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear UART_SW_XON_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SW_XOFF_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear UART_SW_XOFF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: GLITCH_DET_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear UART_GLITCH_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_DONE_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear UART_TX_BRK_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_BRK_IDLE_DONE_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear UART_TX_BRK_IDLE_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_DONE_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear UART_TX_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_PARITY_ERR_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear UART_RS485_PARITY_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_FRM_ERR_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear UART_RS485_FRM_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RS485_CLASH_INT_CLR
      bit_offset: 17
      bit_width: 1
      description: Set this bit to clear UART_RS485_CLASH_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: AT_CMD_CHAR_DET_INT_CLR
      bit_offset: 18
      bit_width: 1
      description: Set this bit to clear UART_AT_CMD_CHAR_DET_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: WAKEUP_INT_CLR
      bit_offset: 19
      bit_width: 1
      description: Set this bit to clear UART_WAKEUP_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CLKDIV
    addr: 0x3f410014
    size_bits: 32
    description: Clock divider configuration
    reset_value: 0x2b6
    fields:
    - !Field
      name: CLKDIV
      bit_offset: 0
      bit_width: 20
      description: The integral part of the frequency divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FRAG
      bit_offset: 20
      bit_width: 4
      description: The fractional part of the frequency divisor.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AUTOBAUD
    addr: 0x3f410018
    size_bits: 32
    description: Autobaud configuration register
    reset_value: 0x1000
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit for baud rate detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: GLITCH_FILT
      bit_offset: 8
      bit_width: 8
      description: 'When input pulse width is lower than this value, the pulse is
        ignored.

        This register is used in autobaud detection.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x3f41001c
    size_bits: 32
    description: UART status register
    fields:
    - !Field
      name: RXFIFO_CNT
      bit_offset: 0
      bit_width: 10
      description: Stores the number of valid data bytes in RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSRN
      bit_offset: 13
      bit_width: 1
      description: This register represents the level of the internal UART DSR signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTSN
      bit_offset: 14
      bit_width: 1
      description: This register represents the level of the internal UART CTS signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXD
      bit_offset: 15
      bit_width: 1
      description: This register represents the level of the internal UART RXD signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXFIFO_CNT
      bit_offset: 16
      bit_width: 10
      description: Stores the number of data bytes in TX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DTRN
      bit_offset: 29
      bit_width: 1
      description: This bit represents the level of the internal UART DTR signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RTSN
      bit_offset: 30
      bit_width: 1
      description: This bit represents the level of the internal UART RTS signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXD
      bit_offset: 31
      bit_width: 1
      description: This bit represents the level of the internal UART TXD signal.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF0
    addr: 0x3f410020
    size_bits: 32
    description: Configuration register 0
    reset_value: 0x1800001c
    fields:
    - !Field
      name: PARITY
      bit_offset: 0
      bit_width: 1
      description: 'This register is used to configure the parity check mode.

        0: even. 1: odd.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: PARITY_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to enable UART parity check.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BIT_NUM
      bit_offset: 2
      bit_width: 2
      description: 'This register is used to set the length of data.

        0: 5 bits. 1: 6 bits. 2: 7 bits. 3: 8 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: STOP_BIT_NUM
      bit_offset: 4
      bit_width: 2
      description: 'This register is used to set the length of  stop bit.

        1: 1 bit. 2: 1.5 bits. 3: 2 bits.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_RTS
      bit_offset: 6
      bit_width: 1
      description: This register is used to configure the software RTS signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_DTR
      bit_offset: 7
      bit_width: 1
      description: This register is used to configure the software DTR signal which
        is used in software flow control.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_BRK
      bit_offset: 8
      bit_width: 1
      description: Set this bit to enable the transmitter to send NULL characters
        when the process of sending data is done.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_DPLX
      bit_offset: 9
      bit_width: 1
      description: Set this bit to enable IrDA loopback mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_EN
      bit_offset: 10
      bit_width: 1
      description: This is the start enable bit for IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_WCTL
      bit_offset: 11
      bit_width: 1
      description: '1: The IrDA transmitter''s 11th bit is the same as 10th bit. 0:
        Set IrDA transmitter''s 11th bit to 0.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_TX_INV
      bit_offset: 12
      bit_width: 1
      description: Set this bit to invert the level of IrDA transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_RX_INV
      bit_offset: 13
      bit_width: 1
      description: Set this bit to invert the level of IrDA receiver.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOOPBACK
      bit_offset: 14
      bit_width: 1
      description: Set this bit to enable UART loopback test mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_FLOW_EN
      bit_offset: 15
      bit_width: 1
      description: Set this bit to enable flow control function for the transmitter.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IRDA_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to enable IrDA protocol.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_RST
      bit_offset: 17
      bit_width: 1
      description: Set this bit to reset the UART RX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_RST
      bit_offset: 18
      bit_width: 1
      description: Set this bit to reset the UART TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXD_INV
      bit_offset: 19
      bit_width: 1
      description: Set this bit to invert the level of UART RXD signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTS_INV
      bit_offset: 20
      bit_width: 1
      description: Set this bit to invert the level of UART CTS signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSR_INV
      bit_offset: 21
      bit_width: 1
      description: Set this bit to invert the level of UART DSR signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXD_INV
      bit_offset: 22
      bit_width: 1
      description: Set this bit to invert the level of UART TXD signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTS_INV
      bit_offset: 23
      bit_width: 1
      description: Set this bit to invert the level of UART RTS signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTR_INV
      bit_offset: 24
      bit_width: 1
      description: Set this bit to invert the level of UART DTR signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 25
      bit_width: 1
      description: '1: Force clock on for registers. 0: Support clock only when application
        writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: ERR_WR_MASK
      bit_offset: 26
      bit_width: 1
      description: '1: The receiver stops storing data into FIFO when data is wrong.
        0: The receiver stores the data even if the  received data is wrong.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TICK_REF_ALWAYS_ON
      bit_offset: 27
      bit_width: 1
      description: "This register is used to select the clock. \n1: APB_CLK. \n0:
        REF_TICK."
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_CLK_EN
      bit_offset: 28
      bit_width: 1
      description: 'The signal to enable UART RAM clock gating.

        1: UART RAM powers on, the data of which can be read and written.

        0: UART RAM powers down.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: CONF1
    addr: 0x3f410024
    size_bits: 32
    description: Configuration register 1
    reset_value: 0xc060
    fields:
    - !Field
      name: RXFIFO_FULL_THRHD
      bit_offset: 0
      bit_width: 9
      description: "An UART_RXFIFO_FULL_INT interrupt is generated when the receiver
        receives more data than this register\u2019s value."
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_EMPTY_THRHD
      bit_offset: 9
      bit_width: 9
      description: An UART_TXFIFO_EMPTY_INT interrupt is generated when the number
        of data bytes in TX FIFO is less than this register's value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_FLOW_DIS
      bit_offset: 29
      bit_width: 1
      description: Set this bit to stop accumulating idle_cnt when hardware flow control
        works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_EN
      bit_offset: 30
      bit_width: 1
      description: 'This is the flow enable bit for UART receiver.

        1: Choose software flow control with configuring sw_rts signal. 0: Disable
        software flow control.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_EN
      bit_offset: 31
      bit_width: 1
      description: This is the enable bit for UART receiver's timeout function.
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOWPULSE
    addr: 0x3f410028
    size_bits: 32
    description: Autobaud minimum low pulse duration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the value of the minimum duration time of
        the low level pulse. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: HIGHPULSE
    addr: 0x3f41002c
    size_bits: 32
    description: Autobaud minimum high pulse duration register
    reset_value: 0xfffff
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores  the value of the maximum duration time for
        the high level pulse. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXD_CNT
    addr: 0x3f410030
    size_bits: 32
    description: Autobaud edge change count register
    fields:
    - !Field
      name: RXD_EDGE_CNT
      bit_offset: 0
      bit_width: 10
      description: This register stores the count of RXD edge change.  It is used
        in baud rate detection. As baud rate registers UART_REG_LOWPULSE_MIN_CNT,
        UART_REG_HIGHPULSE_MIN_CNT, UART_REG_POSEDGE_MIN_CNT, and UART_REG_NEGEDGE_MIN_CNT
        always record the minimal value, UART_REG_RXD_EDGE_CNT indicates the statistic
        number of RXD edge to find out the minimal value for these baud rate registers.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FLOW_CONF
    addr: 0x3f410034
    size_bits: 32
    description: Software flow control configuration
    fields:
    - !Field
      name: SW_FLOW_CON_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to enable software flow control. When UART receives
        flow control characters XON or XOFF, which can be configured by UART_XON_CHAR
        or UART_XOFF_CHAR respectively, UART_SW_XON_INT or UART_SW_XOFF_INT interrupts
        can be triggered if enabled.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XONOFF_DEL
      bit_offset: 1
      bit_width: 1
      description: Set this bit to remove flow control characters from the received
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XON
      bit_offset: 2
      bit_width: 1
      description: Set this bit to force the transmitter to send data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_XOFF
      bit_offset: 3
      bit_width: 1
      description: Set this bit to stop the transmitter from sending data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XON
      bit_offset: 4
      bit_width: 1
      description: Set this bit to send an XON character. This bit is cleared by hardware
        automatically.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_XOFF
      bit_offset: 5
      bit_width: 1
      description: Set this bit to send an XOFF character. This bit is cleared by
        hardware automatically.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLEEP_CONF
    addr: 0x3f410038
    size_bits: 32
    description: Sleep mode configuration
    reset_value: 0xf0
    fields:
    - !Field
      name: ACTIVE_THRESHOLD
      bit_offset: 0
      bit_width: 10
      description: The UART is activated from Light-sleep mode when the input RXD
        edge changes more times than this register's value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF0
    addr: 0x3f41003c
    size_bits: 32
    description: Software flow control character configuration
    reset_value: 0x26e0
    fields:
    - !Field
      name: XOFF_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the number of data bytes in RX FIFO is more than this register's
        value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XOFF character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XOFF_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the XOFF flow control character.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SWFC_CONF1
    addr: 0x3f410040
    size_bits: 32
    description: Software flow-control character configuration
    reset_value: 0x2200
    fields:
    - !Field
      name: XON_THRESHOLD
      bit_offset: 0
      bit_width: 9
      description: When the number of data bytes in RX FIFO is less than this register's
        value with UART_SW_FLOW_CON_EN set to 1, the transmitter sends an XON character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: XON_CHAR
      bit_offset: 9
      bit_width: 8
      description: This register stores the XON flow control character.
      read_allowed: true
      write_allowed: true
  - !Register
    name: IDLE_CONF
    addr: 0x3f410044
    size_bits: 32
    description: Frame end idle time configuration
    reset_value: 0xa40100
    fields:
    - !Field
      name: RX_IDLE_THRHD
      bit_offset: 0
      bit_width: 10
      description: A frame end signal is generated when the receiver takes more time
        to receive one byte data than this register's value, in the unit of bit time
        (the time it takes to transfer one bit).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IDLE_NUM
      bit_offset: 10
      bit_width: 10
      description: This register is used to configure the duration time between transfers,
        in the unit of bit time (the time it takes to transfer one bit).
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_BRK_NUM
      bit_offset: 20
      bit_width: 8
      description: This register is used to configure the number of 0 to be sent after
        the process of sending data is done. It is active when UART_TXD_BRK is set
        to 1.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RS485_CONF
    addr: 0x3f410048
    size_bits: 32
    description: RS485 mode configuration
    fields:
    - !Field
      name: RS485_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to choose RS485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL0_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DL1_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to delay the stop bit by 1 bit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485TX_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable the receiver could receive data when the
        transmitter is transmitting data in RS485 mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485RXBY_TX_EN
      bit_offset: 4
      bit_width: 1
      description: "1: enable RS485 transmitter to send data when RS485 receiver line
        is busy. \n0: RS485 transmitter should not send data when its receiver is
        busy."
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_RX_DLY_NUM
      bit_offset: 5
      bit_width: 1
      description: This register is used to delay the receiver's internal data signal.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RS485_TX_DLY_NUM
      bit_offset: 6
      bit_width: 4
      description: This register is used to delay the transmitter's internal data
        signal.
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_PRECNT
    addr: 0x3f41004c
    size_bits: 32
    description: Pre-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: PRE_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: "This register is used to configure the idle duration time before
        the first AT_CMD is received by the receiver. \nIt will not take the next
        data received as AT_CMD character when the duration is less than this register's
        value."
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_POSTCNT
    addr: 0x3f410050
    size_bits: 32
    description: Post-sequence timing configuration
    reset_value: 0x901
    fields:
    - !Field
      name: POST_IDLE_NUM
      bit_offset: 0
      bit_width: 16
      description: 'This register is used to configure the duration time between the
        last AT_CMD and the next data.

        It will not take the previous data as AT_CMD character when the duration is
        less than this register''s value.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_GAPTOUT
    addr: 0x3f410054
    size_bits: 32
    description: Timeout configuration
    reset_value: 0xb
    fields:
    - !Field
      name: RX_GAP_TOUT
      bit_offset: 0
      bit_width: 16
      description: 'This register is used to configure the duration time between the
        AT_CMD characters.

        It will not take the data as continuous AT_CMD characters when the duration
        time is less than this register''s value.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: AT_CMD_CHAR
    addr: 0x3f410058
    size_bits: 32
    description: AT escape sequence selection configuration
    reset_value: 0x32b
    fields:
    - !Field
      name: AT_CMD_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to configure the content of AT_CMD character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHAR_NUM
      bit_offset: 8
      bit_width: 8
      description: This register is used to configure the number of continuous AT_CMD
        characters received by the receiver.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_CONF
    addr: 0x3f41005c
    size_bits: 32
    description: UART threshold and allocation configuration
    reset_value: 0xa0012
    fields:
    - !Field
      name: RX_SIZE
      bit_offset: 1
      bit_width: 3
      description: This register is used to configure the amount of RAM allocated
        for RX FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_SIZE
      bit_offset: 4
      bit_width: 3
      description: This register is used to configure the amount of RAM allocated
        for TX FIFO. The default number is 128 bytes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_FLOW_THRHD
      bit_offset: 7
      bit_width: 9
      description: This register is used to configure the maximum amount of data bytes
        that can be received  when hardware flow control works.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TOUT_THRHD
      bit_offset: 16
      bit_width: 10
      description: 'This register is used to configure the threshold time that the
        receiver takes to receive one byte, in the unit of bit time (the time it takes
        to transfer one bit).

        The UART_RXFIFO_TOUT_INT interrupt will be triggered when the receiver takes
        more time to receive one byte with UART RX_TOUT_EN set to 1.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PD
      bit_offset: 26
      bit_width: 1
      description: Set this bit to force power down UART RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_FORCE_PU
      bit_offset: 27
      bit_width: 1
      description: Set this bit to force power up UART RAM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: MEM_TX_STATUS
    addr: 0x3f410060
    size_bits: 32
    description: TX FIFO write and read offset address
    fields:
    - !Field
      name: APB_TX_WADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in TX FIFO when software
        writes TX FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_RADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in TX FIFO when TX FSM
        reads data via Tx_FIFO_Ctrl.
      read_allowed: true
      write_allowed: false
  - !Register
    name: MEM_RX_STATUS
    addr: 0x3f410064
    size_bits: 32
    description: RX FIFO write and read offset address
    fields:
    - !Field
      name: APB_RX_RADDR
      bit_offset: 0
      bit_width: 10
      description: This register stores the offset address in RX_FIFO when software
        reads data from RX FIFO via APB.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WADDR
      bit_offset: 11
      bit_width: 10
      description: This register stores the offset address in RX FIFO when Rx_FIFO_Ctrl
        writes RX FIFO.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSM_STATUS
    addr: 0x3f410068
    size_bits: 32
    description: UART transmitter and receiver status
    fields:
    - !Field
      name: ST_URX_OUT
      bit_offset: 0
      bit_width: 4
      description: This is the status register of the receiver.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ST_UTX_OUT
      bit_offset: 4
      bit_width: 4
      description: This is the status register of the transmitter.
      read_allowed: true
      write_allowed: false
  - !Register
    name: POSPULSE
    addr: 0x3f41006c
    size_bits: 32
    description: Autobaud high pulse register
    reset_value: 0xfffff
    fields:
    - !Field
      name: POSEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the minimal input clock count between two
        positive edges. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: NEGPULSE
    addr: 0x3f410070
    size_bits: 32
    description: Autobaud low pulse register
    reset_value: 0xfffff
    fields:
    - !Field
      name: NEGEDGE_MIN_CNT
      bit_offset: 0
      bit_width: 20
      description: This register stores the minimal input clock count between two
        negative edges. It is used in baud rate detection.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x3f410074
    size_bits: 32
    description: UART version control register
    reset_value: 0x18082800
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ID
    addr: 0x3f410078
    size_bits: 32
    description: UART ID register
    reset_value: 0x500
    fields:
    - !Field
      name: ID
      bit_offset: 0
      bit_width: 32
      description: This register is used to configure the UART_ID.
      read_allowed: true
      write_allowed: true
- !Module
  name: UHCI0
  description: Universal Host Controller Interface
  base_addr: 0x3f414000
  size: 0x100
  registers:
  - !Register
    name: CONF0
    addr: 0x3f414000
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x370100
    fields:
    - !Field
      name: IN_RST
      bit_offset: 0
      bit_width: 1
      description: Set this bit to reset in DMA FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_RST
      bit_offset: 1
      bit_width: 1
      description: Set this bit to reset out DMA FSM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_FIFO_RST
      bit_offset: 2
      bit_width: 1
      description: Set this bit to reset AHB interface cmdFIFO of DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHBM_RST
      bit_offset: 3
      bit_width: 1
      description: Set this bit to reset AHB interface of DMA.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_LOOP_TEST
      bit_offset: 4
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_LOOP_TEST
      bit_offset: 5
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_AUTO_WRBACK
      bit_offset: 6
      bit_width: 1
      description: Set this bit to enable automatic outlink writeback when all the
        data in TX FIFO has been transmitted.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_NO_RESTART_CLR
      bit_offset: 7
      bit_width: 1
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_MODE
      bit_offset: 8
      bit_width: 1
      description: "This register is used to specify the generation mode of UHCI_OUT_EOF_INT
        interrupt. \n1: When DMA has popped all data from FIFO.\n0: When AHB has pushed
        all data to FIFO."
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART0_CE
      bit_offset: 9
      bit_width: 1
      description: Set this bit to link up UHCI and UART0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART1_CE
      bit_offset: 10
      bit_width: 1
      description: Set this bit to link up UHCI and UART1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTDSCR_BURST_EN
      bit_offset: 12
      bit_width: 1
      description: 'This register is used to specify DMA transmit descriptor transfer
        mode.

        1: burst mode.

        0: byte mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: INDSCR_BURST_EN
      bit_offset: 13
      bit_width: 1
      description: 'This register is used to specify DMA receive descriptor transfer
        mode.

        1: burst mode.

        0: byte mode.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: MEM_TRANS_EN
      bit_offset: 15
      bit_width: 1
      description: '1: UHCI transmitted data would be write back into DMA INFIFO.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_EN
      bit_offset: 16
      bit_width: 1
      description: Set this bit to separate the data frame using a special character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HEAD_EN
      bit_offset: 17
      bit_width: 1
      description: Set this bit to encode the data packet with a formatting header.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REC_EN
      bit_offset: 18
      bit_width: 1
      description: Set this bit to enable UHCI to receive the 16 bit CRC.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_IDLE_EOF_EN
      bit_offset: 19
      bit_width: 1
      description: If this bit is set to 1, UHCI will end the payload receiving process
        when UART has been in idle state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: LEN_EOF_EN
      bit_offset: 20
      bit_width: 1
      description: "If this bit is set to 1, UHCI decoder stops receiving payload
        data when the number of received data bytes has reached the specified value.
        \nThe value is payload length indicated by UCHI packet header when UHCI_HEAD_EN
        is 1 or the value is a configuration value when UHCI_HEAD_EN is 0. \nIf this
        bit is set to 0, UHCI decoder stops receiving payload data  upon receiving
        0xC0."
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENCODE_CRC_EN
      bit_offset: 21
      bit_width: 1
      description: Set this bit to enable data integrity checking by appending a 16
        bit CCITT-CRC to the end of the payload.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CLK_EN
      bit_offset: 22
      bit_width: 1
      description: '1: Force clock on for registers. 0: Support clock only when application
        writes registers.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: UART_RX_BRK_EOF_EN
      bit_offset: 23
      bit_width: 1
      description: If this bit is set to 1, UHCI stops receiving payload data when
        a NULL frame is received by UART.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_RAW
    addr: 0x3f414004
    size_bits: 32
    description: Raw interrupt status
    fields:
    - !Field
      name: RX_START_INT_RAW
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_RX_START_INT interrupt.
        The interrupt is triggered when a separator has been sent.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_RAW
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_TX_START_INT  interrupt.
        The interrupt is triggered when DMA detects a separator.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_RAW
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_RX_HUNG_INT interrupt. The
        interrupt is triggered when DMA takes more time to receive data than the configure
        value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_RAW
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_TX_HUNG_INT  interrupt.
        The interrupt is triggered when DMA takes more time to read data from RAM
        than the configured value.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_RAW
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_IN_DONE_INT  interrupt.
        The interrupt is triggered when an receive descriptor is completed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_RAW
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_IN_SUC_EOF_INT interrupt.
        The interrupt is triggered when a data packet has been received successfully.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_RAW
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_IN_ERR_EOF_INT interrupt.
        The interrupt is triggered when there are some errors in EOF in the receive
        descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_RAW
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_OUT_DONE_INT interrupt.
        The interrupt is triggered when an transmit descriptor is completed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_RAW
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_OUT_EOF_INT interrupt. The
        interrupt is triggered when the current descriptor's EOF bit is 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_RAW
      bit_offset: 9
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_IN_DSCR_ERR_INT interrupt.
        The interrupt is triggered when there are some errors in the receive descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_RAW
      bit_offset: 10
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_OUT_DSCR_ERR_INT interrupt.
        The interrupt is triggered when there are some errors in the transmit descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_RAW
      bit_offset: 11
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_IN_DSCR_EMPTY_INT interrupt.
        The interrupt is triggered when there are not enough inlinks for DMA.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_RAW
      bit_offset: 12
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
        The interrupt is triggered when there are some errors in EOF in the transmit
        descriptor.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_RAW
      bit_offset: 13
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_OUT_TOTAL_EOF_INT interrupt.
        The interrupt is triggered when all data in the last buffer address has been
        sent out.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_RAW
      bit_offset: 14
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_SEND_S_REG_Q_INT interrupt.
        The interrupt is triggered when DMA has sent out a short packet using single_send
        mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_RAW
      bit_offset: 15
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_SEND_A_REG_Q_INT interrupt.
        The interrupt is triggered when DMA has sent out a short packet using always_send
        mode.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_RAW
      bit_offset: 16
      bit_width: 1
      description: This is the interrupt raw bit for UHCI_DMA_INFIFO_FULL_WM_INT interrupt.
        The interrupt is triggered when the number of data bytes in DMA RX FIFO has
        reached the configured threshold value.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ST
    addr: 0x3f414008
    size_bits: 32
    description: Masked interrupt status
    fields:
    - !Field
      name: RX_START_INT_ST
      bit_offset: 0
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_START_INT interrupt
        when UHCI_RX_START_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_INT_ST
      bit_offset: 1
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_START_INT interrupt
        when UHCI_TX_START_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_HUNG_INT_ST
      bit_offset: 2
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_RX_HUNG_INT interrupt
        when UHCI_RX_HUNG_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_HUNG_INT_ST
      bit_offset: 3
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_TX_HUNG_INT interrupt
        when UHCI_TX_HUNG_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DONE_INT_ST
      bit_offset: 4
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_IN_DONE_INT interrupt
        when UHCI_IN_DONE_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_SUC_EOF_INT_ST
      bit_offset: 5
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_IN_SUC_EOF_INT interrupt
        when UHCI_IN_SUC_EOF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_ERR_EOF_INT_ST
      bit_offset: 6
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_IN_ERR_EOF_INT interrupt
        when UHCI_IN_ERR_EOF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DONE_INT_ST
      bit_offset: 7
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_OUT_DONE_INT interrupt
        when UHCI_OUT_DONE_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EOF_INT_ST
      bit_offset: 8
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_OUT_EOF_INT interrupt
        when UHCI_OUT_EOF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_ERR_INT_ST
      bit_offset: 9
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_IN_DSCR_ERR_INT interrupt
        when UHCI_IN_DSCR_ERR_INT is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_ERR_INT_ST
      bit_offset: 10
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_OUT_DSCR_ERR_INT interrupt
        when UHCI_OUT_DSCR_ERR_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_EMPTY_INT_ST
      bit_offset: 11
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_IN_DSCR_EMPTY_INT interrupt
        when UHCI_IN_DSCR_EMPTY_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTLINK_EOF_ERR_INT_ST
      bit_offset: 12
      bit_width: 1
      description: This is the masked interrupt bit for  UHCI_OUTLINK_EOF_ERR_INT
        interrupt when UHCI_OUTLINK_EOF_ERR_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_TOTAL_EOF_INT_ST
      bit_offset: 13
      bit_width: 1
      description: This is the masked interrupt bit for  UHCI_OUT_TOTAL_EOF_INT interrupt
        when UHCI_OUT_TOTAL_EOF_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_S_REG_Q_INT_ST
      bit_offset: 14
      bit_width: 1
      description: This is the masked interrupt bit for  UHCI_SEND_S_REG_Q_INT interrupt
        when UHCI_SEND_S_REG_Q_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEND_A_REG_Q_INT_ST
      bit_offset: 15
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_SEND_A_REG_Q_INT interrupt
        when UHCI_SEND_A_REG_Q_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_ST
      bit_offset: 16
      bit_width: 1
      description: This is the masked interrupt bit for UHCI_DMA_INFIFO_FULL_WM_INT
        INTERRUPT when UHCI_DMA_INFIFO_FULL_WM_INT_ENA is set to 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: INT_ENA
    addr: 0x3f41400c
    size_bits: 32
    description: Interrupt enable bits
    fields:
    - !Field
      name: RX_START_INT_ENA
      bit_offset: 0
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_START_INT_ENA
      bit_offset: 1
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_START_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_ENA
      bit_offset: 2
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_RX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_ENA
      bit_offset: 3
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_TX_HUNG_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DONE_INT_ENA
      bit_offset: 4
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_IN_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_ENA
      bit_offset: 5
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_IN_SUC_EOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_ENA
      bit_offset: 6
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_IN_ERR_EOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_ENA
      bit_offset: 7
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUT_DONE_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_ENA
      bit_offset: 8
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUT_EOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_ENA
      bit_offset: 9
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_IN_DSCR_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_ENA
      bit_offset: 10
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUT_DSCR_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_IN_DSCR_EMPTY_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_ENA
      bit_offset: 12
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_ENA
      bit_offset: 13
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_OUT_TOTAL_EOF_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_ENA
      bit_offset: 14
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_S_REG_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_ENA
      bit_offset: 15
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_SEND_A_REG_Q_INT interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_ENA
      bit_offset: 16
      bit_width: 1
      description: This is the interrupt enable bit for UHCI_DMA_INFIFO_FULL_WM_INT
        interrupt.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_CLR
    addr: 0x3f414010
    size_bits: 32
    description: Interrupt clear bits
    fields:
    - !Field
      name: RX_START_INT_CLR
      bit_offset: 0
      bit_width: 1
      description: Set this bit to clear UHCI_RX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_START_INT_CLR
      bit_offset: 1
      bit_width: 1
      description: Set this bit to clear UHCI_TX_START_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: RX_HUNG_INT_CLR
      bit_offset: 2
      bit_width: 1
      description: Set this bit to clear UHCI_RX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: TX_HUNG_INT_CLR
      bit_offset: 3
      bit_width: 1
      description: Set this bit to clear UHCI_TX_HUNG_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DONE_INT_CLR
      bit_offset: 4
      bit_width: 1
      description: Set this bit to clear UHCI_IN_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_SUC_EOF_INT_CLR
      bit_offset: 5
      bit_width: 1
      description: Set this bit to clear UHCI_IN_SUC_EOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_ERR_EOF_INT_CLR
      bit_offset: 6
      bit_width: 1
      description: Set this bit to clear UHCI_IN_ERR_EOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DONE_INT_CLR
      bit_offset: 7
      bit_width: 1
      description: Set this bit to clear UHCI_OUT_DONE_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_EOF_INT_CLR
      bit_offset: 8
      bit_width: 1
      description: Set this bit to clear UHCI_OUT_EOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_ERR_INT_CLR
      bit_offset: 9
      bit_width: 1
      description: Set this bit to clear UHCI_IN_DSCR_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_DSCR_ERR_INT_CLR
      bit_offset: 10
      bit_width: 1
      description: Set this bit to clear UHCI_OUT_DSCR_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: IN_DSCR_EMPTY_INT_CLR
      bit_offset: 11
      bit_width: 1
      description: Set this bit to clear UHCI_IN_DSCR_EMPTY_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUTLINK_EOF_ERR_INT_CLR
      bit_offset: 12
      bit_width: 1
      description: Set this bit to clear UHCI_OUTLINK_EOF_ERR_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: OUT_TOTAL_EOF_INT_CLR
      bit_offset: 13
      bit_width: 1
      description: Set this bit to clear UHCI_OUT_TOTAL_EOF_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_S_REG_Q_INT_CLR
      bit_offset: 14
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_S_REG_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: SEND_A_REG_Q_INT_CLR
      bit_offset: 15
      bit_width: 1
      description: Set this bit to clear UHCI_SEND_A_REG_Q_INT interrupt.
      read_allowed: false
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_WM_INT_CLR
      bit_offset: 16
      bit_width: 1
      description: Set this bit to clear UHCI_DMA_INFIFO_FULL_WM_INT interrupt.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DMA_OUT_STATUS
    addr: 0x3f414014
    size_bits: 32
    description: DMA data-output status register
    reset_value: 0x2
    fields:
    - !Field
      name: OUT_FULL
      bit_offset: 0
      bit_width: 1
      description: '1: DMA TX FIFO is full.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_EMPTY
      bit_offset: 1
      bit_width: 1
      description: '1: DMA TX FIFO is empty.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_PUSH
    addr: 0x3f414018
    size_bits: 32
    description: Push control register of TX FIFO
    fields:
    - !Field
      name: OUTFIFO_WDATA
      bit_offset: 0
      bit_width: 9
      description: This is the data that need to be pushed into TX FIFO.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTFIFO_PUSH
      bit_offset: 16
      bit_width: 1
      description: Set this bit to push data into TX FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_STATUS
    addr: 0x3f41401c
    size_bits: 32
    description: UHCI data-input status register
    reset_value: 0x2
    fields:
    - !Field
      name: IN_FULL
      bit_offset: 0
      bit_width: 1
      description: Data-input FIFO full signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_EMPTY
      bit_offset: 1
      bit_width: 1
      description: Data-input FIFO empty signal.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_ERR_CAUSE
      bit_offset: 4
      bit_width: 3
      description: "This register indicates the error type when DMA has received a
        packet with error.\n3'b001: Checksum error in the HCI packet; \n3'b010: Sequence
        number error in the HCI packet;\n3'b011: CRC bit error in the HCI packet;\n3'b100:
        0xC0 is found but the received HCI packet is not end;\n3'b101: 0xC0 is not
        found when the HCI packet has been received;\n3'b110: CRC check error."
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_POP
    addr: 0x3f414020
    size_bits: 32
    description: Pop control register of RX FIFO
    fields:
    - !Field
      name: INFIFO_RDATA
      bit_offset: 0
      bit_width: 12
      description: This register stores the data popping from RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_POP
      bit_offset: 16
      bit_width: 1
      description: Set this bit to pop data from  RX FIFO.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_OUT_LINK
    addr: 0x3f414024
    size_bits: 32
    description: Link descriptor address and control
    fields:
    - !Field
      name: OUTLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: This register is used to specify the least significant 20 bits
        of the first transmit descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop dealing with the transmit descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start a new transmit descriptor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to restart the transmit descriptor from the last address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OUTLINK_PARK
      bit_offset: 31
      bit_width: 1
      description: '1: the transmit descriptor''s FSM is in idle state.

        0: the transmit descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_LINK
    addr: 0x3f414028
    size_bits: 32
    description: Link descriptor address and control
    reset_value: 0x100000
    fields:
    - !Field
      name: INLINK_ADDR
      bit_offset: 0
      bit_width: 20
      description: This register is used to specify the least significant 20 bits
        of the first receive descriptor's address.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_AUTO_RET
      bit_offset: 20
      bit_width: 1
      description: This is the enable bit to return to current receive descriptor's
        address, when there are some errors in current packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_STOP
      bit_offset: 28
      bit_width: 1
      description: Set this bit to stop dealing with the receive descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_START
      bit_offset: 29
      bit_width: 1
      description: Set this bit to start dealing with the receive descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_RESTART
      bit_offset: 30
      bit_width: 1
      description: Set this bit to restart new receive descriptors.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INLINK_PARK
      bit_offset: 31
      bit_width: 1
      description: '1: the receive descriptor''s FSM is in idle state.

        0: the receive descriptor''s FSM is working.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: CONF1
    addr: 0x3f41402c
    size_bits: 32
    description: UHCI configuration register
    reset_value: 0x33
    fields:
    - !Field
      name: CHECK_SUM_EN
      bit_offset: 0
      bit_width: 1
      description: This is the enable bit to check header checksum when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_SEQ_EN
      bit_offset: 1
      bit_width: 1
      description: This is the enable bit to check sequence number when UHCI receives
        a data packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_DISABLE
      bit_offset: 2
      bit_width: 1
      description: Set this bit to support CRC calculation. Data Integrity check present
        bit in UHCI packet frame should be 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAVE_HEAD
      bit_offset: 3
      bit_width: 1
      description: Set this bit to save the packet header when UHCI receives a data
        packet.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_CHECK_SUM_RE
      bit_offset: 4
      bit_width: 1
      description: Set this bit to encode the data packet with a checksum.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ACK_NUM_RE
      bit_offset: 5
      bit_width: 1
      description: Set this bit to encode the data packet with an acknowledgement
        when a reliable packet is to be transmit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHECK_OWNER
      bit_offset: 6
      bit_width: 1
      description: '1: Check the link list descriptor when link list owner is DMA
        controller; 0: Always check link list descriptor.'
      read_allowed: true
      write_allowed: true
    - !Field
      name: WAIT_SW_START
      bit_offset: 7
      bit_width: 1
      description: The UHCI encoder will jump to ST_SW_WAIT status if this register
        is set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_START
      bit_offset: 8
      bit_width: 1
      description: If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start
        to send data packet out when this bit is set to 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMA_INFIFO_FULL_THRS
      bit_offset: 9
      bit_width: 12
      description: This field is used to generate the UHCI_DMA_INFIFO_FULL_WM_INT
        interrupt when the counter value of DMA RX FIFO exceeds the value of the register.
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATE0
    addr: 0x3f414030
    size_bits: 32
    description: UHCI decoder status register
    fields:
    - !Field
      name: INLINK_DSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: This register stores the current receive descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_DSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IN_STATE
      bit_offset: 20
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: INFIFO_CNT_DEBUG
      bit_offset: 23
      bit_width: 5
      description: This register stores the number of data bytes in RX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: DECODE_STATE
      bit_offset: 28
      bit_width: 3
      description: UHCI decoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATE1
    addr: 0x3f414034
    size_bits: 32
    description: UHCI encoder status register
    fields:
    - !Field
      name: OUTLINK_DSCR_ADDR
      bit_offset: 0
      bit_width: 18
      description: This register stores the current transmit descriptor's address.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_DSCR_STATE
      bit_offset: 18
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUT_STATE
      bit_offset: 20
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: false
    - !Field
      name: OUTFIFO_CNT
      bit_offset: 23
      bit_width: 5
      description: This register stores the number of data bytes in TX FIFO.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENCODE_STATE
      bit_offset: 28
      bit_width: 3
      description: UHCI encoder status.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_EOF_DES_ADDR
    addr: 0x3f414038
    size_bits: 32
    description: Outlink descriptor address when EOF occurs
    fields:
    - !Field
      name: OUT_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the transmit descriptor when
        the EOF bit in this descriptor is 1.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_SUC_EOF_DES_ADDR
    addr: 0x3f41403c
    size_bits: 32
    description: Inlink descriptor address when EOF occurs
    fields:
    - !Field
      name: IN_SUC_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the receive descriptor when
        received successful EOF.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_ERR_EOF_DES_ADDR
    addr: 0x3f414040
    size_bits: 32
    description: Inlink descriptor address when errors occur
    fields:
    - !Field
      name: IN_ERR_EOF_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the receive descriptor when
        there are some errors in this descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_EOF_BFR_DES_ADDR
    addr: 0x3f414044
    size_bits: 32
    description: Outlink descriptor address before the last transmit descriptor
    fields:
    - !Field
      name: OUT_EOF_BFR_DES_ADDR
      bit_offset: 0
      bit_width: 32
      description: This register stores the address of the transmit descriptor before
        the last transmit descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: AHB_TEST
    addr: 0x3f414048
    size_bits: 32
    description: AHB test register
    fields:
    - !Field
      name: AHB_TESTMODE
      bit_offset: 0
      bit_width: 3
      description: Reserved.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AHB_TESTADDR
      bit_offset: 4
      bit_width: 2
      description: Reserved.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_IN_DSCR
    addr: 0x3f41404c
    size_bits: 32
    description: The third word of the next receive descriptor
    fields:
    - !Field
      name: INLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: This register stores the third word of the next receive descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_IN_DSCR_BF0
    addr: 0x3f414050
    size_bits: 32
    description: The third word of current receive descriptor
    fields:
    - !Field
      name: INLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: This register stores the third word of the current receive descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_DSCR
    addr: 0x3f414058
    size_bits: 32
    description: The third word of the next transmit descriptor
    fields:
    - !Field
      name: OUTLINK_DSCR
      bit_offset: 0
      bit_width: 32
      description: This register stores the third word of the next transmit descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: DMA_OUT_DSCR_BF0
    addr: 0x3f41405c
    size_bits: 32
    description: The third word of current transmit descriptor
    fields:
    - !Field
      name: OUTLINK_DSCR_BF0
      bit_offset: 0
      bit_width: 32
      description: This register stores the third word of the current transmit descriptor.
      read_allowed: true
      write_allowed: false
  - !Register
    name: ESCAPE_CONF
    addr: 0x3f414064
    size_bits: 32
    description: Escape character configuration
    reset_value: 0x33
    fields:
    - !Field
      name: TX_C0_ESC_EN
      bit_offset: 0
      bit_width: 1
      description: Set this bit to decode character 0xC0 when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DB_ESC_EN
      bit_offset: 1
      bit_width: 1
      description: Set this bit to decode character 0xDB when DMA receives data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_11_ESC_EN
      bit_offset: 2
      bit_width: 1
      description: Set this bit to decode flow control character 0x11 when DMA receives
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_13_ESC_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to decode flow control character 0x13 when DMA receives
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_C0_ESC_EN
      bit_offset: 4
      bit_width: 1
      description: Set this bit to replace 0xC0 by special characters when DMA sends
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DB_ESC_EN
      bit_offset: 5
      bit_width: 1
      description: Set this bit to replace 0xDB by special characters when DMA sends
        data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_11_ESC_EN
      bit_offset: 6
      bit_width: 1
      description: Set this bit to replace flow control character 0x11 by special
        characters when DMA sends data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_13_ESC_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to replace flow control character 0x13 by special
        characters when DMA sends data.
      read_allowed: true
      write_allowed: true
  - !Register
    name: HUNG_CONF
    addr: 0x3f414068
    size_bits: 32
    description: Timeout configuration
    reset_value: 0x810810
    fields:
    - !Field
      name: TXFIFO_TIMEOUT
      bit_offset: 0
      bit_width: 8
      description: This register stores the timeout value. UHCI produce the UHCI_TX_HUNG_INT
        interrupt when DMA takes more time to receive data.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_SHIFT
      bit_offset: 8
      bit_width: 3
      description: This register is used to configure the maximum tick count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXFIFO_TIMEOUT_ENA
      bit_offset: 11
      bit_width: 1
      description: This is the enable bit for TX FIFO receive timeout.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT
      bit_offset: 12
      bit_width: 8
      description: This register stores the timeout value. UHCI produce the UHCI_RX_HUNG_INT
        interrupt when DMA takes more time to read data from RAM.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_SHIFT
      bit_offset: 20
      bit_width: 3
      description: This register is used to configure the maximum tick count.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXFIFO_TIMEOUT_ENA
      bit_offset: 23
      bit_width: 1
      description: This is the enable bit for DMA send timeout.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_HEAD
    addr: 0x3f414070
    size_bits: 32
    description: UHCI packet header register
    fields:
    - !Field
      name: RX_HEAD
      bit_offset: 0
      bit_width: 32
      description: This register stores the header of the current received packet.
      read_allowed: true
      write_allowed: false
  - !Register
    name: QUICK_SENT
    addr: 0x3f414074
    size_bits: 32
    description: UHCI quick_sent configuration register
    fields:
    - !Field
      name: SINGLE_SEND_NUM
      bit_offset: 0
      bit_width: 3
      description: This register is used to specify the single_send mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SINGLE_SEND_EN
      bit_offset: 3
      bit_width: 1
      description: Set this bit to enable single_send mode to send short packets.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_NUM
      bit_offset: 4
      bit_width: 3
      description: This register is used to specify the always_send mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALWAYS_SEND_EN
      bit_offset: 7
      bit_width: 1
      description: Set this bit to enable always_send mode to send short packets.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q0_WORD0
    addr: 0x3f414078
    size_bits: 32
    description: Q0_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q0_WORD1
    addr: 0x3f41407c
    size_bits: 32
    description: Q0_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q0_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q1_WORD0
    addr: 0x3f414080
    size_bits: 32
    description: Q1_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q1_WORD1
    addr: 0x3f414084
    size_bits: 32
    description: Q1_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q1_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q2_WORD0
    addr: 0x3f414088
    size_bits: 32
    description: Q2_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q2_WORD1
    addr: 0x3f41408c
    size_bits: 32
    description: Q2_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q2_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q3_WORD0
    addr: 0x3f414090
    size_bits: 32
    description: Q3_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q3_WORD1
    addr: 0x3f414094
    size_bits: 32
    description: Q3_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q3_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q4_WORD0
    addr: 0x3f414098
    size_bits: 32
    description: Q4_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q4_WORD1
    addr: 0x3f41409c
    size_bits: 32
    description: Q4_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q4_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q5_WORD0
    addr: 0x3f4140a0
    size_bits: 32
    description: Q5_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q5_WORD1
    addr: 0x3f4140a4
    size_bits: 32
    description: Q5_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q5_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q6_WORD0
    addr: 0x3f4140a8
    size_bits: 32
    description: Q6_WORD0 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD0
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: Q6_WORD1
    addr: 0x3f4140ac
    size_bits: 32
    description: Q6_WORD1 quick_sent register
    fields:
    - !Field
      name: SEND_Q6_WORD1
      bit_offset: 0
      bit_width: 32
      description: This register is used as a quick_sent register when mode is specified
        by UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF0
    addr: 0x3f4140b0
    size_bits: 32
    description: Escape sequence configuration register 0
    reset_value: 0xdcdbc0
    fields:
    - !Field
      name: SEPER_CHAR
      bit_offset: 0
      bit_width: 8
      description: This register is used to define separators to encode data packets.
        The default value is 0xC0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first character of SLIP escape
        sequence. The default value is 0xDB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SEPER_ESC_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second character of SLIP escape
        sequence. The default value is 0xDC.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF1
    addr: 0x3f4140b4
    size_bits: 32
    description: Escape sequence configuration register 1
    reset_value: 0xdddbdb
    fields:
    - !Field
      name: ESC_SEQ0
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a character that need to be encoded.
        The default value is 0xDB that used as the first character of SLIP escape
        sequence.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first character of SLIP escape
        sequence. The default value is 0xDB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ0_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second character of SLIP escape
        sequence. The default value is 0xDD.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF2
    addr: 0x3f4140b8
    size_bits: 32
    description: Escape sequence configuration register 2
    reset_value: 0xdedb11
    fields:
    - !Field
      name: ESC_SEQ1
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a character that need to be encoded.
        The default value is 0x11 that used as a flow control character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first character of SLIP escape
        sequence. The default value is 0xDB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ1_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second character of SLIP escape
        sequence. The default value is 0xDE.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ESC_CONF3
    addr: 0x3f4140bc
    size_bits: 32
    description: Escape sequence configuration register 3
    reset_value: 0xdfdb13
    fields:
    - !Field
      name: ESC_SEQ2
      bit_offset: 0
      bit_width: 8
      description: This register is used to define a character that need to be decoded.
        The default value is 0x13 that used as a flow control character.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR0
      bit_offset: 8
      bit_width: 8
      description: This register is used to define the first character of SLIP escape
        sequence. The default value is 0xDB.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ESC_SEQ2_CHAR1
      bit_offset: 16
      bit_width: 8
      description: This register is used to define the second character of SLIP escape
        sequence. The default value is 0xDF.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_THRES
    addr: 0x3f4140c0
    size_bits: 32
    description: Configure register for packet length
    reset_value: 0x80
    fields:
    - !Field
      name: PKT_THRS
      bit_offset: 0
      bit_width: 13
      description: This register is used to configure the maximum value of the packet
        length when UHCI_HEAD_EN is 0.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATE
    addr: 0x3f4140fc
    size_bits: 32
    description: UHCI version  control register
    reset_value: 0x18073001
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 32
      description: This is the version control register.
      read_allowed: true
      write_allowed: true
- !Module
  name: XTS_AES
  description: XTS-AES-128 Flash Encryption
  base_addr: 0x6003a100
  size: 0x160
  registers:
  - !Register
    name: LINESIZE
    addr: 0x6003a240
    size_bits: 32
    description: Configures the size of target memory space
    fields:
    - !Field
      name: LINESIZE
      bit_offset: 0
      bit_width: 2
      description: 'Configures the data size of a single encryption. 0: 128 bits.
        1: 256 bits. 2: 512 bits.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: DESTINATION
    addr: 0x6003a244
    size_bits: 32
    description: Configures the type of the external memory
    fields:
    - !Field
      name: DESTINATION
      bit_offset: 0
      bit_width: 1
      description: 'Configures the type of the external memory. Currently, it must
        be set to 0, as the Manual Encryption block only supports flash encryption.
        Errors may occur if users write 1. 0: flash. 1: external RAM.'
      read_allowed: true
      write_allowed: true
  - !Register
    name: PHYSICAL_ADDRESS
    addr: 0x6003a248
    size_bits: 32
    description: Physical address
    fields:
    - !Field
      name: PHYSICAL_ADDRESS
      bit_offset: 0
      bit_width: 30
      description: Physical address.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TRIGGER
    addr: 0x6003a24c
    size_bits: 32
    description: Activates AES algorithm
    fields:
    - !Field
      name: TRIGGER
      bit_offset: 0
      bit_width: 1
      description: Set to enable manual encryption.
      read_allowed: false
      write_allowed: true
  - !Register
    name: RELEASE
    addr: 0x6003a250
    size_bits: 32
    description: Release control
    fields:
    - !Field
      name: RELEASE
      bit_offset: 0
      bit_width: 1
      description: Set to grant SPI1 access to encrypted result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: DESTROY
    addr: 0x6003a254
    size_bits: 32
    description: Destroys control
    fields:
    - !Field
      name: DESTROY
      bit_offset: 0
      bit_width: 1
      description: Set to destroy encrypted result.
      read_allowed: false
      write_allowed: true
  - !Register
    name: STATE
    addr: 0x6003a258
    size_bits: 32
    description: Status register
    fields:
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 2
      description: 'Indicates the status of the Manual Encryption block. 0x0 (XTS_AES_IDLE):
        idle. 0x1 (XTS_AES_BUSY): busy with encryption. 0x2 (XTS_AES_DONE): encryption
        is completed, but the encrypted result is not accessible to SPI. 0X3 (XTS_AES_RELEASE):
        encrypted result is accessible to SPI.'
      read_allowed: true
      write_allowed: false
  - !Register
    name: DATE
    addr: 0x6003a25c
    size_bits: 32
    description: Version control register
    reset_value: 0x20190514
    fields:
    - !Field
      name: DATE
      bit_offset: 0
      bit_width: 30
      description: Version control register.
      read_allowed: true
      write_allowed: false
  - !Register
    name: PLAIN_0
    addr: 0x6003a200
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_1
    addr: 0x6003a204
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_2
    addr: 0x6003a208
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_3
    addr: 0x6003a20c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_4
    addr: 0x6003a210
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_5
    addr: 0x6003a214
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_6
    addr: 0x6003a218
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_7
    addr: 0x6003a21c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_8
    addr: 0x6003a220
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_9
    addr: 0x6003a224
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_10
    addr: 0x6003a228
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_11
    addr: 0x6003a22c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_12
    addr: 0x6003a230
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_13
    addr: 0x6003a234
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_14
    addr: 0x6003a238
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
  - !Register
    name: PLAIN_15
    addr: 0x6003a23c
    size_bits: 32
    description: Plaintext register %s
    fields:
    - !Field
      name: PLAIN_0
      bit_offset: 0
      bit_width: 32
      description: This register stores %sth 32-bit piece of plaintext.
      read_allowed: true
      write_allowed: true
