// Seed: 163881629
module module_0 ();
  tri id_1;
  assign id_1 = 1;
  wire [1 'b0 !=  -1 : -1] id_2;
  wire id_3;
endmodule
module module_1 (
    input  supply0 id_0,
    output logic   id_1,
    output logic   id_2,
    input  uwire   id_3
);
  always_ff @(posedge -1) begin : LABEL_0
    wait (-1);
  end
  always @(posedge -1) begin : LABEL_1
    id_1 = 1;
    id_1 <= id_0;
    id_1 <= id_3;
    if (-1) begin : LABEL_2
      if (-1) assign id_2 = 1'b0 < id_0;
    end
    id_2 = id_3;
  end
  module_0 modCall_1 ();
  integer [~  -1 'b0 - "" : 1] id_5;
  assign id_2 = id_3 && -1;
endmodule
