<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVHPS—Move High Packed Single-Precision Floating-Point Values</title>
</head>
<body>
<h1 id="movhps-move-high-packed-single-precision-floating-point-values">MOVHPS—Move High Packed Single-Precision Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 16 /<em>r</em> MOVHPS <em>xmm</em>, <em>m64</em></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Move two packed single-precision floatingpoint values from <em>m64</em> to high quadword of <em>xmm.</em></td>
</tr>
<tr>
	<td>0F 17 /<em>r</em> MOVHPS <em>m64</em>, <em>xmm</em></td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Move two packed single-precision floatingpoint values from high quadword of <em>xmm</em> to <em>m64.</em></td>
</tr>
<tr>
	<td>VEX.NDS.128.0F.WIG 16 /r VMOVHPS <em>xmm2, xmm1, m64</em></td>
	<td>RVM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Merge two packed single-precision floatingpoint values from <em>m64</em> and the low quadword of <em>xmm1</em>.</td>
</tr>
<tr>
	<td>VEX.128.0F.WIG 17/r VMOVHPS <em>m64, xmm1</em></td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move two packed single-precision floatingpoint values from high quadword of <em>xmm1</em>to <em>m64.</em></td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (r, w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>RVM</td>
	<td>ModRM:reg (w)</td>
	<td>VEX.vvvv (r)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>This instruction cannot be used for register to register or memory to memory moves. <strong>128-bit Legacy SSE load:</strong> Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). <strong>VEX.128 encoded load:</strong> Loads two single-precision floating-point values from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand) are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed. <strong>128-bit store:</strong> Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand). Note: VMOVHPS (store) (VEX.NDS.128.0F 17 /r) is legal and has the same behavior as the existing 0F 17 store. For VMOVHPS (store) (VEX.NDS.128.0F 17 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD. If VMOVHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.</p>
<h2 id="operation">Operation</h2>
<pre>MOVHPS (128-bit Legacy SSE load)
DEST[63:0] (Unmodified)
DEST[127:64] ← SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)
VMOVHPS (VEX.128 encoded load)
DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]
DEST[VLMAX-1:128] ← 0
VMOVHPS (store)
DEST[63:0] ← SRC[127:64]
</pre>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVHPS:</td>
	<td>__m128d _mm_loadh_pi ( __m128d a, __m64 *p)</td>
</tr>
<tr>
	<td>MOVHPS:</td>
	<td>void _mm_storeh_pi (__m64 *p, __m128d a)</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 5; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L= 1.</td>
</tr>
</table>
</body>
</html>
