{
  "module_name": "tlv320dac33.h",
  "hash_id": "94cdaf31b33d3aeabdf532a8d559e11c2387f3670dbc19fabf5621777791893a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tlv320dac33.h",
  "human_readable_source": " \n \n\n#ifndef __TLV320DAC33_H\n#define __TLV320DAC33_H\n\n#define DAC33_PAGE_SELECT\t\t0x00\n#define DAC33_PWR_CTRL\t\t\t0x01\n#define DAC33_PLL_CTRL_A\t\t0x02\n#define DAC33_PLL_CTRL_B\t\t0x03\n#define DAC33_PLL_CTRL_C\t\t0x04\n#define DAC33_PLL_CTRL_D\t\t0x05\n#define DAC33_PLL_CTRL_E\t\t0x06\n#define DAC33_INT_OSC_CTRL\t\t0x07\n#define DAC33_INT_OSC_FREQ_RAT_A\t0x08\n#define DAC33_INT_OSC_FREQ_RAT_B\t0x09\n#define DAC33_INT_OSC_DAC_RATIO_SET\t0x0A\n#define DAC33_CALIB_TIME\t\t0x0B\n#define DAC33_INT_OSC_CTRL_B\t\t0x0C\n#define DAC33_INT_OSC_CTRL_C\t\t0x0D\n#define DAC33_INT_OSC_STATUS\t\t0x0E\n#define DAC33_INT_OSC_DAC_RATIO_READ\t0x0F\n#define DAC33_INT_OSC_FREQ_RAT_READ_A\t0x10\n#define DAC33_INT_OSC_FREQ_RAT_READ_B\t0x11\n#define DAC33_SER_AUDIOIF_CTRL_A\t0x12\n#define DAC33_SER_AUDIOIF_CTRL_B\t0x13\n#define DAC33_SER_AUDIOIF_CTRL_C\t0x14\n#define DAC33_FIFO_CTRL_A\t\t0x15\n#define DAC33_UTHR_MSB\t\t\t0x16\n#define DAC33_UTHR_LSB\t\t\t0x17\n#define DAC33_ATHR_MSB\t\t\t0x18\n#define DAC33_ATHR_LSB\t\t\t0x19\n#define DAC33_LTHR_MSB\t\t\t0x1A\n#define DAC33_LTHR_LSB\t\t\t0x1B\n#define DAC33_PREFILL_MSB\t\t0x1C\n#define DAC33_PREFILL_LSB\t\t0x1D\n#define DAC33_NSAMPLE_MSB\t\t0x1E\n#define DAC33_NSAMPLE_LSB\t\t0x1F\n#define DAC33_FIFO_WPTR_MSB\t\t0x20\n#define DAC33_FIFO_WPTR_LSB\t\t0x21\n#define DAC33_FIFO_RPTR_MSB\t\t0x22\n#define DAC33_FIFO_RPTR_LSB\t\t0x23\n#define DAC33_FIFO_DEPTH_MSB\t\t0x24\n#define DAC33_FIFO_DEPTH_LSB\t\t0x25\n#define DAC33_SAMPLES_REMAINING_MSB\t0x26\n#define DAC33_SAMPLES_REMAINING_LSB\t0x27\n#define DAC33_FIFO_IRQ_FLAG\t\t0x28\n#define DAC33_FIFO_IRQ_MASK\t\t0x29\n#define DAC33_FIFO_IRQ_MODE_A\t\t0x2A\n#define DAC33_FIFO_IRQ_MODE_B\t\t0x2B\n#define DAC33_DAC_CTRL_A\t\t0x2C\n#define DAC33_DAC_CTRL_B\t\t0x2D\n#define DAC33_DAC_CTRL_C\t\t0x2E\n#define DAC33_LDAC_DIG_VOL_CTRL\t\t0x2F\n#define DAC33_RDAC_DIG_VOL_CTRL\t\t0x30\n#define DAC33_DAC_STATUS_FLAGS\t\t0x31\n#define DAC33_ASRC_CTRL_A\t\t0x32\n#define DAC33_ASRC_CTRL_B\t\t0x33\n#define DAC33_SRC_REF_CLK_RATIO_A\t0x34\n#define DAC33_SRC_REF_CLK_RATIO_B\t0x35\n#define DAC33_SRC_EST_REF_CLK_RATIO_A\t0x36\n#define DAC33_SRC_EST_REF_CLK_RATIO_B\t0x37\n#define DAC33_INTP_CTRL_A\t\t0x38\n#define DAC33_INTP_CTRL_B\t\t0x39\n \n#define DAC33_LDAC_PWR_CTRL\t\t0x40\n#define DAC33_RDAC_PWR_CTRL\t\t0x41\n#define DAC33_OUT_AMP_CM_CTRL\t\t0x42\n#define DAC33_OUT_AMP_PWR_CTRL\t\t0x43\n#define DAC33_OUT_AMP_CTRL\t\t0x44\n#define DAC33_LINEL_TO_LLO_VOL\t\t0x45\n \n#define DAC33_LINER_TO_RLO_VOL\t\t0x48\n#define DAC33_ANA_VOL_SOFT_STEP_CTRL\t0x49\n#define DAC33_OSC_TRIM\t\t\t0x4A\n \n#define DAC33_DEVICE_ID_MSB\t\t0x7D\n#define DAC33_DEVICE_ID_LSB\t\t0x7E\n#define DAC33_DEVICE_REV_ID\t\t0x7F\n\n#define DAC33_CACHEREGNUM               128\n\n \n\n \n#define DAC33_DACRPDNB\t\t\t(0x01 << 0)\n#define DAC33_DACLPDNB\t\t\t(0x01 << 1)\n#define DAC33_OSCPDNB\t\t\t(0x01 << 2)\n#define DAC33_PLLPDNB\t\t\t(0x01 << 3)\n#define DAC33_PDNALLB\t\t\t(0x01 << 4)\n#define DAC33_SOFT_RESET\t\t(0x01 << 7)\n\n \n#define DAC33_REFSEL\t\t\t(0x01 << 1)\n\n \n#define DAC33_ADJSTEP(x)\t\t(x << 0)\n#define DAC33_ADJTHRSHLD(x)\t\t(x << 4)\n\n \n#define DAC33_REFDIV(x)\t\t\t(x << 4)\n\n \n#define DAC33_OSCSTATUS_IDLE_CALIB\t(0x00)\n#define DAC33_OSCSTATUS_NORMAL\t\t(0x01)\n#define DAC33_OSCSTATUS_ADJUSTMENT\t(0x03)\n#define DAC33_OSCSTATUS_NOT_USED\t(0x02)\n\n \n#define DAC33_MSWCLK\t\t\t(0x01 << 0)\n#define DAC33_MSBCLK\t\t\t(0x01 << 1)\n#define DAC33_AFMT_MASK\t\t\t(0x03 << 2)\n#define DAC33_AFMT_I2S\t\t\t(0x00 << 2)\n#define DAC33_AFMT_DSP\t\t\t(0x01 << 2)\n#define DAC33_AFMT_RIGHT_J\t\t(0x02 << 2)\n#define DAC33_AFMT_LEFT_J\t\t(0x03 << 2)\n#define DAC33_WLEN_MASK\t\t\t(0x03 << 4)\n#define DAC33_WLEN_16\t\t\t(0x00 << 4)\n#define DAC33_WLEN_20\t\t\t(0x01 << 4)\n#define DAC33_WLEN_24\t\t\t(0x02 << 4)\n#define DAC33_WLEN_32\t\t\t(0x03 << 4)\n#define DAC33_NCYCL_MASK\t\t(0x03 << 6)\n#define DAC33_NCYCL_16\t\t\t(0x00 << 6)\n#define DAC33_NCYCL_20\t\t\t(0x01 << 6)\n#define DAC33_NCYCL_24\t\t\t(0x02 << 6)\n#define DAC33_NCYCL_32\t\t\t(0x03 << 6)\n\n \n#define DAC33_DATA_DELAY_MASK\t\t(0x03 << 2)\n#define DAC33_DATA_DELAY(x)\t\t(x << 2)\n#define DAC33_BCLKON\t\t\t(0x01 << 5)\n\n \n#define DAC33_WIDTH\t\t\t\t(0x01 << 0)\n#define DAC33_FBYPAS\t\t\t\t(0x01 << 1)\n#define DAC33_FAUTO\t\t\t\t(0x01 << 2)\n#define DAC33_FIFOFLUSH\t\t\t(0x01 << 3)\n\n \n#define DAC33_THRREG(x)\t\t\t(((x) & 0x1FFF) << 3)\n\n \n#define DAC33_MNS\t\t\t(0x01 << 0)\n#define DAC33_MPS\t\t\t(0x01 << 1)\n#define DAC33_MAT\t\t\t(0x01 << 2)\n#define DAC33_MLT\t\t\t(0x01 << 3)\n#define DAC33_MUT\t\t\t(0x01 << 4)\n#define DAC33_MUF\t\t\t(0x01 << 5)\n#define DAC33_MOF\t\t\t(0x01 << 6)\n\n#define DAC33_FIFO_IRQ_MODE_MASK\t(0x03)\n#define DAC33_FIFO_IRQ_MODE_RISING\t(0x00)\n#define DAC33_FIFO_IRQ_MODE_FALLING\t(0x01)\n#define DAC33_FIFO_IRQ_MODE_LEVEL\t(0x02)\n#define DAC33_FIFO_IRQ_MODE_EDGE\t(0x03)\n\n \n#define DAC33_UTM(x)\t\t\t(x << 0)\n#define DAC33_UFM(x)\t\t\t(x << 2)\n#define DAC33_OFM(x)\t\t\t(x << 4)\n\n \n#define DAC33_NSM(x)\t\t\t(x << 0)\n#define DAC33_PSM(x)\t\t\t(x << 2)\n#define DAC33_ATM(x)\t\t\t(x << 4)\n#define DAC33_LTM(x)\t\t\t(x << 6)\n\n \n#define DAC33_DACRATE(x)\t\t(x << 0)\n#define DAC33_DACDUAL\t\t\t(0x01 << 4)\n#define DAC33_DACLKSEL_MASK\t\t(0x03 << 5)\n#define DAC33_DACLKSEL_INTSOC\t\t(0x00 << 5)\n#define DAC33_DACLKSEL_PLL\t\t(0x01 << 5)\n#define DAC33_DACLKSEL_MCLK\t\t(0x02 << 5)\n#define DAC33_DACLKSEL_BCLK\t\t(0x03 << 5)\n\n \n#define DAC33_DACSRCR_MASK\t\t(0x03 << 0)\n#define DAC33_DACSRCR_MUTE\t\t(0x00 << 0)\n#define DAC33_DACSRCR_RIGHT\t\t(0x01 << 0)\n#define DAC33_DACSRCR_LEFT\t\t(0x02 << 0)\n#define DAC33_DACSRCR_MONOMIX\t\t(0x03 << 0)\n#define DAC33_DACSRCL_MASK\t\t(0x03 << 2)\n#define DAC33_DACSRCL_MUTE\t\t(0x00 << 2)\n#define DAC33_DACSRCL_LEFT\t\t(0x01 << 2)\n#define DAC33_DACSRCL_RIGHT\t\t(0x02 << 2)\n#define DAC33_DACSRCL_MONOMIX\t\t(0x03 << 2)\n#define DAC33_DVOLSTEP_MASK\t\t(0x03 << 4)\n#define DAC33_DVOLSTEP_SS_PERFS\t\t(0x00 << 4)\n#define DAC33_DVOLSTEP_SS_PER2FS\t(0x01 << 4)\n#define DAC33_DVOLSTEP_SS_DISABLED\t(0x02 << 4)\n#define DAC33_DVOLCTRL_MASK\t\t(0x03 << 6)\n#define DAC33_DVOLCTRL_LR_INDEPENDENT1\t(0x00 << 6)\n#define DAC33_DVOLCTRL_LR_RIGHT_CONTROL\t(0x01 << 6)\n#define DAC33_DVOLCTRL_LR_LEFT_CONTROL\t(0x02 << 6)\n#define DAC33_DVOLCTRL_LR_INDEPENDENT2\t(0x03 << 6)\n\n \n#define DAC33_DEEMENR\t\t\t(0x01 << 0)\n#define DAC33_EFFENR\t\t\t(0x01 << 1)\n#define DAC33_DEEMENL\t\t\t(0x01 << 2)\n#define DAC33_EFFENL\t\t\t(0x01 << 3)\n#define DAC33_EN3D\t\t\t(0x01 << 4)\n#define DAC33_RESYNMUTE\t\t\t(0x01 << 5)\n#define DAC33_RESYNEN\t\t\t(0x01 << 6)\n\n \n#define DAC33_SRCBYP\t\t\t(0x01 << 0)\n#define DAC33_SRCLKSEL_MASK\t\t(0x03 << 1)\n#define DAC33_SRCLKSEL_INTSOC\t\t(0x00 << 1)\n#define DAC33_SRCLKSEL_PLL\t\t(0x01 << 1)\n#define DAC33_SRCLKSEL_MCLK\t\t(0x02 << 1)\n#define DAC33_SRCLKSEL_BCLK\t\t(0x03 << 1)\n#define DAC33_SRCLKDIV(x)\t\t(x << 3)\n\n \n#define DAC33_SRCSETUP(x)\t\t(x << 0)\n#define DAC33_SRCREFSEL\t\t\t(0x01 << 4)\n#define DAC33_SRCREFDIV(x)\t\t(x << 5)\n\n \n#define DAC33_INTPSEL\t\t\t(0x01 << 0)\n#define DAC33_INTPM_MASK\t\t(0x03 << 1)\n#define DAC33_INTPM_ALOW_OPENDRAIN\t(0x00 << 1)\n#define DAC33_INTPM_ALOW\t\t(0x01 << 1)\n#define DAC33_INTPM_AHIGH\t\t(0x02 << 1)\n\n \n \n#define DAC33_DACLRNUM\t\t\t(0x01 << 2)\n#define DAC33_LROUT_GAIN(x)\t\t(x << 0)\n\n \n#define DAC33_VOLCLKSEL\t\t\t(0x01 << 0)\n#define DAC33_VOLCLKEN\t\t\t(0x01 << 1)\n#define DAC33_VOLBYPASS\t\t\t(0x01 << 2)\n\n#define TLV320DAC33_MCLK\t\t0\n#define TLV320DAC33_SLEEPCLK\t\t1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}