#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb  6 17:16:40 2023
# Process ID: 38039
# Current directory: /home/matheus/group11_8051
# Command line: vivado
# Log file: /home/matheus/group11_8051/vivado.log
# Journal file: /home/matheus/group11_8051/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
ERROR: [VRFC 10-2989] 'branch' is not declared [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:58]
ERROR: [VRFC 10-2865] module 'tb_tob_1' ignored due to previous errors [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'op_call' is not connected on this instance [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb  6 17:30:24 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  6 17:30:24 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6905.180 ; gain = 0.000 ; free physical = 5978 ; free virtual = 16205
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -view {/home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg
WARNING: Simulation object /tb_tob_1/branch was not found in the design.
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7052.012 ; gain = 146.832 ; free physical = 5937 ; free virtual = 16173
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 71
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 74
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 75
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 76
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 235 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 87
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 93
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 93
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 87
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 96
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 102
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 71
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 74
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 75
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 76
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 73
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 77
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 73
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 77
step
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 160 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
step
Stopped at time : 160 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 109
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 110
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 111
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
step
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 30
step
Stopped at time : 170 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
step
Stopped at time : 170 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 71
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 87
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 93
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 94
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 109
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 110
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 111
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 73
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 77
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 30
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 7098.766 ; gain = 0.000 ; free physical = 5570 ; free virtual = 15893
close_project
open_project /home/matheus/group11_8051/8051_project/8051_project.xpr
INFO: [Project 1-313] Project file moved from '/home/marco/8051_micro/group11_8051/8051_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_bus_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v:188]
ERROR: [VRFC 10-2865] module 'RAM' ignored due to previous errors [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_bus_out is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v:188]
ERROR: [VRFC 10-2865] module 'RAM' ignored due to previous errors [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol x, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ALU.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol bit_address, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:241]
INFO: [VRFC 10-2458] undeclared symbol data_bus, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:242]
INFO: [VRFC 10-2458] undeclared symbol R0, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R1, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R2, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R3, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R4, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R5, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R6, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
INFO: [VRFC 10-2458] undeclared symbol R7, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:244]
WARNING: [VRFC 10-3248] data object 'cpl_b' is already declared [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:249]
WARNING: [VRFC 10-3703] second declaration of 'cpl_b' ignored [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:249]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:252]
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:315]
INFO: [VRFC 10-2458] undeclared symbol endOp, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:317]
INFO: [VRFC 10-2458] undeclared symbol PC_load, assumed default net type wire [/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/datapath.v:317]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/ctrlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/RlRr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RlRr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/addSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addSub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/xorAndOr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xorAndOr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sources_1/new/clrSet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clrSet
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project/8051_project.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [/home/matheus/group11_8051/8051_project/8051_project.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:27]
ERROR: [VRFC 10-2865] module 'tb_tob_1' ignored due to previous errors [/home/matheus/group11_8051/8051_project/8051_project.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project/8051_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
