// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "10/26/2018 16:04:34"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mem_test (
	clock,
	saida1,
	saida2,
	endereco);
input 	clock;
output 	[6:0] saida1;
output 	[6:0] saida2;
input 	[7:0] endereco;

// Design Ports Information
// saida1[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[1]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[2]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[4]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[5]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida1[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[0]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[1]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[2]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[4]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[5]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida2[6]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// endereco[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \endereco[0]~input_o ;
wire \endereco[1]~input_o ;
wire \endereco[2]~input_o ;
wire \endereco[3]~input_o ;
wire \endereco[4]~input_o ;
wire \endereco[5]~input_o ;
wire \endereco[6]~input_o ;
wire \endereco[7]~input_o ;
wire \dec1|WideOr6~0_combout ;
wire \dec1|WideOr5~0_combout ;
wire \dec1|WideOr4~0_combout ;
wire \dec1|WideOr3~0_combout ;
wire \dec1|WideOr2~0_combout ;
wire \dec1|WideOr1~0_combout ;
wire \dec1|WideOr0~0_combout ;
wire \dec2|WideOr6~0_combout ;
wire \dec2|WideOr5~0_combout ;
wire \dec2|WideOr4~0_combout ;
wire \dec2|WideOr3~0_combout ;
wire \dec2|WideOr2~0_combout ;
wire \dec2|WideOr1~0_combout ;
wire \dec2|WideOr0~0_combout ;
wire [7:0] \memoria_inst|altsyncram_component|auto_generated|q_a ;

wire [19:0] \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memoria_inst|altsyncram_component|auto_generated|q_a [0] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [1] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [2] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [3] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [4] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [5] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [6] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoria_inst|altsyncram_component|auto_generated|q_a [7] = \memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \saida1[0]~output (
	.i(\dec1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[0]),
	.obar());
// synopsys translate_off
defparam \saida1[0]~output .bus_hold = "false";
defparam \saida1[0]~output .open_drain_output = "false";
defparam \saida1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \saida1[1]~output (
	.i(!\dec1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[1]),
	.obar());
// synopsys translate_off
defparam \saida1[1]~output .bus_hold = "false";
defparam \saida1[1]~output .open_drain_output = "false";
defparam \saida1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \saida1[2]~output (
	.i(!\dec1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[2]),
	.obar());
// synopsys translate_off
defparam \saida1[2]~output .bus_hold = "false";
defparam \saida1[2]~output .open_drain_output = "false";
defparam \saida1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \saida1[3]~output (
	.i(!\dec1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[3]),
	.obar());
// synopsys translate_off
defparam \saida1[3]~output .bus_hold = "false";
defparam \saida1[3]~output .open_drain_output = "false";
defparam \saida1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \saida1[4]~output (
	.i(!\dec1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[4]),
	.obar());
// synopsys translate_off
defparam \saida1[4]~output .bus_hold = "false";
defparam \saida1[4]~output .open_drain_output = "false";
defparam \saida1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \saida1[5]~output (
	.i(!\dec1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[5]),
	.obar());
// synopsys translate_off
defparam \saida1[5]~output .bus_hold = "false";
defparam \saida1[5]~output .open_drain_output = "false";
defparam \saida1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \saida1[6]~output (
	.i(!\dec1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida1[6]),
	.obar());
// synopsys translate_off
defparam \saida1[6]~output .bus_hold = "false";
defparam \saida1[6]~output .open_drain_output = "false";
defparam \saida1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \saida2[0]~output (
	.i(\dec2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[0]),
	.obar());
// synopsys translate_off
defparam \saida2[0]~output .bus_hold = "false";
defparam \saida2[0]~output .open_drain_output = "false";
defparam \saida2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \saida2[1]~output (
	.i(!\dec2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[1]),
	.obar());
// synopsys translate_off
defparam \saida2[1]~output .bus_hold = "false";
defparam \saida2[1]~output .open_drain_output = "false";
defparam \saida2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \saida2[2]~output (
	.i(!\dec2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[2]),
	.obar());
// synopsys translate_off
defparam \saida2[2]~output .bus_hold = "false";
defparam \saida2[2]~output .open_drain_output = "false";
defparam \saida2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \saida2[3]~output (
	.i(!\dec2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[3]),
	.obar());
// synopsys translate_off
defparam \saida2[3]~output .bus_hold = "false";
defparam \saida2[3]~output .open_drain_output = "false";
defparam \saida2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \saida2[4]~output (
	.i(!\dec2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[4]),
	.obar());
// synopsys translate_off
defparam \saida2[4]~output .bus_hold = "false";
defparam \saida2[4]~output .open_drain_output = "false";
defparam \saida2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \saida2[5]~output (
	.i(!\dec2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[5]),
	.obar());
// synopsys translate_off
defparam \saida2[5]~output .bus_hold = "false";
defparam \saida2[5]~output .open_drain_output = "false";
defparam \saida2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \saida2[6]~output (
	.i(!\dec2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida2[6]),
	.obar());
// synopsys translate_off
defparam \saida2[6]~output .bus_hold = "false";
defparam \saida2[6]~output .open_drain_output = "false";
defparam \saida2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \endereco[0]~input (
	.i(endereco[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[0]~input_o ));
// synopsys translate_off
defparam \endereco[0]~input .bus_hold = "false";
defparam \endereco[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \endereco[1]~input (
	.i(endereco[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[1]~input_o ));
// synopsys translate_off
defparam \endereco[1]~input .bus_hold = "false";
defparam \endereco[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \endereco[2]~input (
	.i(endereco[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[2]~input_o ));
// synopsys translate_off
defparam \endereco[2]~input .bus_hold = "false";
defparam \endereco[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \endereco[3]~input (
	.i(endereco[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[3]~input_o ));
// synopsys translate_off
defparam \endereco[3]~input .bus_hold = "false";
defparam \endereco[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \endereco[4]~input (
	.i(endereco[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[4]~input_o ));
// synopsys translate_off
defparam \endereco[4]~input .bus_hold = "false";
defparam \endereco[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \endereco[5]~input (
	.i(endereco[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[5]~input_o ));
// synopsys translate_off
defparam \endereco[5]~input .bus_hold = "false";
defparam \endereco[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \endereco[6]~input (
	.i(endereco[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[6]~input_o ));
// synopsys translate_off
defparam \endereco[6]~input .bus_hold = "false";
defparam \endereco[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \endereco[7]~input (
	.i(endereco[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\endereco[7]~input_o ));
// synopsys translate_off
defparam \endereco[7]~input .bus_hold = "false";
defparam \endereco[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\endereco[7]~input_o ,\endereco[6]~input_o ,\endereco[5]~input_o ,\endereco[4]~input_o ,\endereco[3]~input_o ,\endereco[2]~input_o ,\endereco[1]~input_o ,\endereco[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem_test.mif";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memoria:memoria_inst|altsyncram:altsyncram_component|altsyncram_utn1:auto_generated|ALTSYNCRAM";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000010000000000000000000000000000010000000001000010000000001000000000000000000000000000000000000000000001000000000100000000000000000001000010000100001000280000000014000200000F0000C0000A";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N15
cyclonev_lcell_comb \dec1|WideOr6~0 (
// Equation(s):
// \dec1|WideOr6~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [1]) # 
// (\memoria_inst|altsyncram_component|auto_generated|q_a [0]) ) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [3] ) ) # ( \memoria_inst|altsyncram_component|auto_generated|q_a 
// [2] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [0]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [1] ) ) )

	.dataa(gnd),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr6~0 .extended_lut = "off";
defparam \dec1|WideOr6~0 .lut_mask = 64'h0F0FFCFCFFFF3F3F;
defparam \dec1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \dec1|WideOr5~0 (
// Equation(s):
// \dec1|WideOr5~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [0] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( \memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [0] & 
// \memoria_inst|altsyncram_component|auto_generated|q_a [1]) ) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [1]) 
// # (\memoria_inst|altsyncram_component|auto_generated|q_a [0]) ) ) )

	.dataa(gnd),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr5~0 .extended_lut = "off";
defparam \dec1|WideOr5~0 .lut_mask = 64'h3F3F030300003030;
defparam \dec1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \dec1|WideOr4~0 (
// Equation(s):
// \dec1|WideOr4~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [0] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [0] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [1]) # (!\memoria_inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) 
// # ( \memoria_inst|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [0] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [1] & !\memoria_inst|altsyncram_component|auto_generated|q_a [3]) ) ) 
// )

	.dataa(gnd),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr4~0 .extended_lut = "off";
defparam \dec1|WideOr4~0 .lut_mask = 64'h0000C0C0FCFCF0F0;
defparam \dec1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \dec1|WideOr3~0 (
// Equation(s):
// \dec1|WideOr3~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [1] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [2] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [0] & 
// \memoria_inst|altsyncram_component|auto_generated|q_a [3])) # (\memoria_inst|altsyncram_component|auto_generated|q_a [2] & (\memoria_inst|altsyncram_component|auto_generated|q_a [0])) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [1] & ( 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [3] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [2] $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [0]))) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr3~0 .extended_lut = "off";
defparam \dec1|WideOr3~0 .lut_mask = 64'h6060606019191919;
defparam \dec1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N9
cyclonev_lcell_comb \dec1|WideOr2~0 (
// Equation(s):
// \dec1|WideOr2~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [2] & ((!\memoria_inst|altsyncram_component|auto_generated|q_a [0]) # 
// (\memoria_inst|altsyncram_component|auto_generated|q_a [1]))) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [2] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [0] 
// & \memoria_inst|altsyncram_component|auto_generated|q_a [1])) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr2~0 .extended_lut = "off";
defparam \dec1|WideOr2~0 .lut_mask = 64'h0808080845454545;
defparam \dec1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \dec1|WideOr1~0 (
// Equation(s):
// \dec1|WideOr1~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [1] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [0] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [2]))) # 
// (\memoria_inst|altsyncram_component|auto_generated|q_a [0] & (\memoria_inst|altsyncram_component|auto_generated|q_a [3])) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [1] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [2] & 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [3] $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [0]))) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr1~0 .extended_lut = "off";
defparam \dec1|WideOr1~0 .lut_mask = 64'h060606061D1D1D1D;
defparam \dec1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N27
cyclonev_lcell_comb \dec1|WideOr0~0 (
// Equation(s):
// \dec1|WideOr0~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [0] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [1] $ 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [2]))) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [3] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [1] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [0] 
// $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(gnd),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\memoria_inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec1|WideOr0~0 .extended_lut = "off";
defparam \dec1|WideOr0~0 .lut_mask = 64'h30C030C003300330;
defparam \dec1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \dec2|WideOr6~0 (
// Equation(s):
// \dec2|WideOr6~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [5])) # 
// (\memoria_inst|altsyncram_component|auto_generated|q_a [7]) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] $ (!\memoria_inst|altsyncram_component|auto_generated|q_a [7])) 
// # (\memoria_inst|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr6~0 .extended_lut = "off";
defparam \dec2|WideOr6~0 .lut_mask = 64'h7B7B7B7B6F6F6F6F;
defparam \dec2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N21
cyclonev_lcell_comb \dec2|WideOr5~0 (
// Equation(s):
// \dec2|WideOr5~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [7] $ (((\memoria_inst|altsyncram_component|auto_generated|q_a [6] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [5]))) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (\memoria_inst|altsyncram_component|auto_generated|q_a [5] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr5~0 .extended_lut = "off";
defparam \dec2|WideOr5~0 .lut_mask = 64'h22002200BB44BB44;
defparam \dec2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \dec2|WideOr4~0 (
// Equation(s):
// \dec2|WideOr4~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [7]) # ((!\memoria_inst|altsyncram_component|auto_generated|q_a [6] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [5])) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [5] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr4~0 .extended_lut = "off";
defparam \dec2|WideOr4~0 .lut_mask = 64'h40404040F8F8F8F8;
defparam \dec2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \dec2|WideOr3~0 (
// Equation(s):
// \dec2|WideOr3~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (!\memoria_inst|altsyncram_component|auto_generated|q_a [5] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) # (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (\memoria_inst|altsyncram_component|auto_generated|q_a [5])) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (\memoria_inst|altsyncram_component|auto_generated|q_a [5] & \memoria_inst|altsyncram_component|auto_generated|q_a [7])) # (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [5] & !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr3~0 .extended_lut = "off";
defparam \dec2|WideOr3~0 .lut_mask = 64'h4422442299119911;
defparam \dec2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \dec2|WideOr2~0 (
// Equation(s):
// \dec2|WideOr2~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (\memoria_inst|altsyncram_component|auto_generated|q_a [5] & 
// \memoria_inst|altsyncram_component|auto_generated|q_a [7])) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [6] & (\memoria_inst|altsyncram_component|auto_generated|q_a [5] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) # (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr2~0 .extended_lut = "off";
defparam \dec2|WideOr2~0 .lut_mask = 64'h2525252501010101;
defparam \dec2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \dec2|WideOr1~0 (
// Equation(s):
// \dec2|WideOr1~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_inst|altsyncram_component|auto_generated|q_a [5] & (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [7])) # (\memoria_inst|altsyncram_component|auto_generated|q_a [5] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [7]))) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] & 
// ( (\memoria_inst|altsyncram_component|auto_generated|q_a [6] & ((\memoria_inst|altsyncram_component|auto_generated|q_a [7]) # (\memoria_inst|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr1~0 .extended_lut = "off";
defparam \dec2|WideOr1~0 .lut_mask = 64'h1155115544334433;
defparam \dec2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \dec2|WideOr0~0 (
// Equation(s):
// \dec2|WideOr0~0_combout  = ( \memoria_inst|altsyncram_component|auto_generated|q_a [7] & ( \memoria_inst|altsyncram_component|auto_generated|q_a [5] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [4] & 
// !\memoria_inst|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( \memoria_inst|altsyncram_component|auto_generated|q_a [7] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [5] & ( (\memoria_inst|altsyncram_component|auto_generated|q_a [4] & 
// \memoria_inst|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( !\memoria_inst|altsyncram_component|auto_generated|q_a [7] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_inst|altsyncram_component|auto_generated|q_a [4] $ 
// (!\memoria_inst|altsyncram_component|auto_generated|q_a [6]) ) ) )

	.dataa(gnd),
	.datab(!\memoria_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\memoria_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\memoria_inst|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\memoria_inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dec2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dec2|WideOr0~0 .extended_lut = "off";
defparam \dec2|WideOr0~0 .lut_mask = 64'h3C3C030300003030;
defparam \dec2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

endmodule
