INFO: [VRFC 10-163] Analyzing VHDL file "C:/DC_vivado_projects/de1_projekt_final/de1_projekt/de1_projekt.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
