$date
	Thu Aug 24 18:29:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_alu $end
$var wire 8 ! q [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 3 & sel [2:0] $end
$scope module i1 $end
$var wire 8 ' a [7:0] $end
$var wire 8 ( b [7:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 3 ) sel [2:0] $end
$var reg 8 * q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100100 *
b0 )
b1100100 (
b0 '
b0 &
x%
0$
b1100100 #
b0 "
b1100100 !
$end
#10
1$
#20
b10101011 !
b10101011 *
0$
b1 &
b1 )
b1111 "
b1111 '
#30
1$
#40
b10001000 !
b10001000 *
0$
b10 &
b10 )
b10110010 "
b10110010 '
#50
1$
#60
b1 !
b1 *
0$
b11 &
b11 )
b11100 #
b11100 (
b11001100 "
b11001100 '
#70
1$
#80
0$
b100 &
b100 )
b11101101 #
b11101101 (
b10101010 "
b10101010 '
#90
1$
#100
0$
b101 &
b101 )
b10101111 #
b10101111 (
b11001010 "
b11001010 '
#110
1$
#120
b11000100 !
b11000100 *
0$
b110 &
b110 )
b11000100 #
b11000100 (
b11101110 "
b11101110 '
#130
1$
#140
b11110101 !
b11110101 *
0$
b111 &
b111 )
b10100101 #
b10100101 (
b11110000 "
b11110000 '
#150
1$
#160
b0 !
b0 *
0$
1%
#170
1$
#180
0$
#190
1$
