/// Auto-generated bit field definitions for DMA2
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::dma2 {

using namespace alloy::hal::bitfields;

// ============================================================================
// DMA2 Bit Field Definitions
// ============================================================================

/// LISR - low interrupt status register
namespace lisr {
    /// Stream x FIFO error interrupt flag (x=3..0)
    /// Position: 0, Width: 1
    using FEIF0 = BitField<0, 1>;
    constexpr uint32_t FEIF0_Pos = 0;
    constexpr uint32_t FEIF0_Msk = FEIF0::mask;

    /// Stream x direct mode error interrupt flag (x=3..0)
    /// Position: 2, Width: 1
    using DMEIF0 = BitField<2, 1>;
    constexpr uint32_t DMEIF0_Pos = 2;
    constexpr uint32_t DMEIF0_Msk = DMEIF0::mask;

    /// Stream x transfer error interrupt flag (x=3..0)
    /// Position: 3, Width: 1
    using TEIF0 = BitField<3, 1>;
    constexpr uint32_t TEIF0_Pos = 3;
    constexpr uint32_t TEIF0_Msk = TEIF0::mask;

    /// Stream x half transfer interrupt flag (x=3..0)
    /// Position: 4, Width: 1
    using HTIF0 = BitField<4, 1>;
    constexpr uint32_t HTIF0_Pos = 4;
    constexpr uint32_t HTIF0_Msk = HTIF0::mask;

    /// Stream x transfer complete interrupt flag (x = 3..0)
    /// Position: 5, Width: 1
    using TCIF0 = BitField<5, 1>;
    constexpr uint32_t TCIF0_Pos = 5;
    constexpr uint32_t TCIF0_Msk = TCIF0::mask;

    /// Stream x FIFO error interrupt flag (x=3..0)
    /// Position: 6, Width: 1
    using FEIF1 = BitField<6, 1>;
    constexpr uint32_t FEIF1_Pos = 6;
    constexpr uint32_t FEIF1_Msk = FEIF1::mask;

    /// Stream x direct mode error interrupt flag (x=3..0)
    /// Position: 8, Width: 1
    using DMEIF1 = BitField<8, 1>;
    constexpr uint32_t DMEIF1_Pos = 8;
    constexpr uint32_t DMEIF1_Msk = DMEIF1::mask;

    /// Stream x transfer error interrupt flag (x=3..0)
    /// Position: 9, Width: 1
    using TEIF1 = BitField<9, 1>;
    constexpr uint32_t TEIF1_Pos = 9;
    constexpr uint32_t TEIF1_Msk = TEIF1::mask;

    /// Stream x half transfer interrupt flag (x=3..0)
    /// Position: 10, Width: 1
    using HTIF1 = BitField<10, 1>;
    constexpr uint32_t HTIF1_Pos = 10;
    constexpr uint32_t HTIF1_Msk = HTIF1::mask;

    /// Stream x transfer complete interrupt flag (x = 3..0)
    /// Position: 11, Width: 1
    using TCIF1 = BitField<11, 1>;
    constexpr uint32_t TCIF1_Pos = 11;
    constexpr uint32_t TCIF1_Msk = TCIF1::mask;

    /// Stream x FIFO error interrupt flag (x=3..0)
    /// Position: 16, Width: 1
    using FEIF2 = BitField<16, 1>;
    constexpr uint32_t FEIF2_Pos = 16;
    constexpr uint32_t FEIF2_Msk = FEIF2::mask;

    /// Stream x direct mode error interrupt flag (x=3..0)
    /// Position: 18, Width: 1
    using DMEIF2 = BitField<18, 1>;
    constexpr uint32_t DMEIF2_Pos = 18;
    constexpr uint32_t DMEIF2_Msk = DMEIF2::mask;

    /// Stream x transfer error interrupt flag (x=3..0)
    /// Position: 19, Width: 1
    using TEIF2 = BitField<19, 1>;
    constexpr uint32_t TEIF2_Pos = 19;
    constexpr uint32_t TEIF2_Msk = TEIF2::mask;

    /// Stream x half transfer interrupt flag (x=3..0)
    /// Position: 20, Width: 1
    using HTIF2 = BitField<20, 1>;
    constexpr uint32_t HTIF2_Pos = 20;
    constexpr uint32_t HTIF2_Msk = HTIF2::mask;

    /// Stream x transfer complete interrupt flag (x = 3..0)
    /// Position: 21, Width: 1
    using TCIF2 = BitField<21, 1>;
    constexpr uint32_t TCIF2_Pos = 21;
    constexpr uint32_t TCIF2_Msk = TCIF2::mask;

    /// Stream x FIFO error interrupt flag (x=3..0)
    /// Position: 22, Width: 1
    using FEIF3 = BitField<22, 1>;
    constexpr uint32_t FEIF3_Pos = 22;
    constexpr uint32_t FEIF3_Msk = FEIF3::mask;

    /// Stream x direct mode error interrupt flag (x=3..0)
    /// Position: 24, Width: 1
    using DMEIF3 = BitField<24, 1>;
    constexpr uint32_t DMEIF3_Pos = 24;
    constexpr uint32_t DMEIF3_Msk = DMEIF3::mask;

    /// Stream x transfer error interrupt flag (x=3..0)
    /// Position: 25, Width: 1
    using TEIF3 = BitField<25, 1>;
    constexpr uint32_t TEIF3_Pos = 25;
    constexpr uint32_t TEIF3_Msk = TEIF3::mask;

    /// Stream x half transfer interrupt flag (x=3..0)
    /// Position: 26, Width: 1
    using HTIF3 = BitField<26, 1>;
    constexpr uint32_t HTIF3_Pos = 26;
    constexpr uint32_t HTIF3_Msk = HTIF3::mask;

    /// Stream x transfer complete interrupt flag (x = 3..0)
    /// Position: 27, Width: 1
    using TCIF3 = BitField<27, 1>;
    constexpr uint32_t TCIF3_Pos = 27;
    constexpr uint32_t TCIF3_Msk = TCIF3::mask;

}  // namespace lisr

/// HISR - high interrupt status register
namespace hisr {
    /// Stream x FIFO error interrupt flag (x=7..4)
    /// Position: 0, Width: 1
    using FEIF4 = BitField<0, 1>;
    constexpr uint32_t FEIF4_Pos = 0;
    constexpr uint32_t FEIF4_Msk = FEIF4::mask;

    /// Stream x direct mode error interrupt flag (x=7..4)
    /// Position: 2, Width: 1
    using DMEIF4 = BitField<2, 1>;
    constexpr uint32_t DMEIF4_Pos = 2;
    constexpr uint32_t DMEIF4_Msk = DMEIF4::mask;

    /// Stream x transfer error interrupt flag (x=7..4)
    /// Position: 3, Width: 1
    using TEIF4 = BitField<3, 1>;
    constexpr uint32_t TEIF4_Pos = 3;
    constexpr uint32_t TEIF4_Msk = TEIF4::mask;

    /// Stream x half transfer interrupt flag (x=7..4)
    /// Position: 4, Width: 1
    using HTIF4 = BitField<4, 1>;
    constexpr uint32_t HTIF4_Pos = 4;
    constexpr uint32_t HTIF4_Msk = HTIF4::mask;

    /// Stream x transfer complete interrupt flag (x=7..4)
    /// Position: 5, Width: 1
    using TCIF4 = BitField<5, 1>;
    constexpr uint32_t TCIF4_Pos = 5;
    constexpr uint32_t TCIF4_Msk = TCIF4::mask;

    /// Stream x FIFO error interrupt flag (x=7..4)
    /// Position: 6, Width: 1
    using FEIF5 = BitField<6, 1>;
    constexpr uint32_t FEIF5_Pos = 6;
    constexpr uint32_t FEIF5_Msk = FEIF5::mask;

    /// Stream x direct mode error interrupt flag (x=7..4)
    /// Position: 8, Width: 1
    using DMEIF5 = BitField<8, 1>;
    constexpr uint32_t DMEIF5_Pos = 8;
    constexpr uint32_t DMEIF5_Msk = DMEIF5::mask;

    /// Stream x transfer error interrupt flag (x=7..4)
    /// Position: 9, Width: 1
    using TEIF5 = BitField<9, 1>;
    constexpr uint32_t TEIF5_Pos = 9;
    constexpr uint32_t TEIF5_Msk = TEIF5::mask;

    /// Stream x half transfer interrupt flag (x=7..4)
    /// Position: 10, Width: 1
    using HTIF5 = BitField<10, 1>;
    constexpr uint32_t HTIF5_Pos = 10;
    constexpr uint32_t HTIF5_Msk = HTIF5::mask;

    /// Stream x transfer complete interrupt flag (x=7..4)
    /// Position: 11, Width: 1
    using TCIF5 = BitField<11, 1>;
    constexpr uint32_t TCIF5_Pos = 11;
    constexpr uint32_t TCIF5_Msk = TCIF5::mask;

    /// Stream x FIFO error interrupt flag (x=7..4)
    /// Position: 16, Width: 1
    using FEIF6 = BitField<16, 1>;
    constexpr uint32_t FEIF6_Pos = 16;
    constexpr uint32_t FEIF6_Msk = FEIF6::mask;

    /// Stream x direct mode error interrupt flag (x=7..4)
    /// Position: 18, Width: 1
    using DMEIF6 = BitField<18, 1>;
    constexpr uint32_t DMEIF6_Pos = 18;
    constexpr uint32_t DMEIF6_Msk = DMEIF6::mask;

    /// Stream x transfer error interrupt flag (x=7..4)
    /// Position: 19, Width: 1
    using TEIF6 = BitField<19, 1>;
    constexpr uint32_t TEIF6_Pos = 19;
    constexpr uint32_t TEIF6_Msk = TEIF6::mask;

    /// Stream x half transfer interrupt flag (x=7..4)
    /// Position: 20, Width: 1
    using HTIF6 = BitField<20, 1>;
    constexpr uint32_t HTIF6_Pos = 20;
    constexpr uint32_t HTIF6_Msk = HTIF6::mask;

    /// Stream x transfer complete interrupt flag (x=7..4)
    /// Position: 21, Width: 1
    using TCIF6 = BitField<21, 1>;
    constexpr uint32_t TCIF6_Pos = 21;
    constexpr uint32_t TCIF6_Msk = TCIF6::mask;

    /// Stream x FIFO error interrupt flag (x=7..4)
    /// Position: 22, Width: 1
    using FEIF7 = BitField<22, 1>;
    constexpr uint32_t FEIF7_Pos = 22;
    constexpr uint32_t FEIF7_Msk = FEIF7::mask;

    /// Stream x direct mode error interrupt flag (x=7..4)
    /// Position: 24, Width: 1
    using DMEIF7 = BitField<24, 1>;
    constexpr uint32_t DMEIF7_Pos = 24;
    constexpr uint32_t DMEIF7_Msk = DMEIF7::mask;

    /// Stream x transfer error interrupt flag (x=7..4)
    /// Position: 25, Width: 1
    using TEIF7 = BitField<25, 1>;
    constexpr uint32_t TEIF7_Pos = 25;
    constexpr uint32_t TEIF7_Msk = TEIF7::mask;

    /// Stream x half transfer interrupt flag (x=7..4)
    /// Position: 26, Width: 1
    using HTIF7 = BitField<26, 1>;
    constexpr uint32_t HTIF7_Pos = 26;
    constexpr uint32_t HTIF7_Msk = HTIF7::mask;

    /// Stream x transfer complete interrupt flag (x=7..4)
    /// Position: 27, Width: 1
    using TCIF7 = BitField<27, 1>;
    constexpr uint32_t TCIF7_Pos = 27;
    constexpr uint32_t TCIF7_Msk = TCIF7::mask;

}  // namespace hisr

/// LIFCR - low interrupt flag clear register
namespace lifcr {
    /// Stream x clear FIFO error interrupt flag (x = 3..0)
    /// Position: 0, Width: 1
    using CFEIF0 = BitField<0, 1>;
    constexpr uint32_t CFEIF0_Pos = 0;
    constexpr uint32_t CFEIF0_Msk = CFEIF0::mask;

    /// Stream x clear direct mode error interrupt flag (x = 3..0)
    /// Position: 2, Width: 1
    using CDMEIF0 = BitField<2, 1>;
    constexpr uint32_t CDMEIF0_Pos = 2;
    constexpr uint32_t CDMEIF0_Msk = CDMEIF0::mask;

    /// Stream x clear transfer error interrupt flag (x = 3..0)
    /// Position: 3, Width: 1
    using CTEIF0 = BitField<3, 1>;
    constexpr uint32_t CTEIF0_Pos = 3;
    constexpr uint32_t CTEIF0_Msk = CTEIF0::mask;

    /// Stream x clear half transfer interrupt flag (x = 3..0)
    /// Position: 4, Width: 1
    using CHTIF0 = BitField<4, 1>;
    constexpr uint32_t CHTIF0_Pos = 4;
    constexpr uint32_t CHTIF0_Msk = CHTIF0::mask;

    /// Stream x clear transfer complete interrupt flag (x = 3..0)
    /// Position: 5, Width: 1
    using CTCIF0 = BitField<5, 1>;
    constexpr uint32_t CTCIF0_Pos = 5;
    constexpr uint32_t CTCIF0_Msk = CTCIF0::mask;

    /// Stream x clear FIFO error interrupt flag (x = 3..0)
    /// Position: 6, Width: 1
    using CFEIF1 = BitField<6, 1>;
    constexpr uint32_t CFEIF1_Pos = 6;
    constexpr uint32_t CFEIF1_Msk = CFEIF1::mask;

    /// Stream x clear direct mode error interrupt flag (x = 3..0)
    /// Position: 8, Width: 1
    using CDMEIF1 = BitField<8, 1>;
    constexpr uint32_t CDMEIF1_Pos = 8;
    constexpr uint32_t CDMEIF1_Msk = CDMEIF1::mask;

    /// Stream x clear transfer error interrupt flag (x = 3..0)
    /// Position: 9, Width: 1
    using CTEIF1 = BitField<9, 1>;
    constexpr uint32_t CTEIF1_Pos = 9;
    constexpr uint32_t CTEIF1_Msk = CTEIF1::mask;

    /// Stream x clear half transfer interrupt flag (x = 3..0)
    /// Position: 10, Width: 1
    using CHTIF1 = BitField<10, 1>;
    constexpr uint32_t CHTIF1_Pos = 10;
    constexpr uint32_t CHTIF1_Msk = CHTIF1::mask;

    /// Stream x clear transfer complete interrupt flag (x = 3..0)
    /// Position: 11, Width: 1
    using CTCIF1 = BitField<11, 1>;
    constexpr uint32_t CTCIF1_Pos = 11;
    constexpr uint32_t CTCIF1_Msk = CTCIF1::mask;

    /// Stream x clear FIFO error interrupt flag (x = 3..0)
    /// Position: 16, Width: 1
    using CFEIF2 = BitField<16, 1>;
    constexpr uint32_t CFEIF2_Pos = 16;
    constexpr uint32_t CFEIF2_Msk = CFEIF2::mask;

    /// Stream x clear direct mode error interrupt flag (x = 3..0)
    /// Position: 18, Width: 1
    using CDMEIF2 = BitField<18, 1>;
    constexpr uint32_t CDMEIF2_Pos = 18;
    constexpr uint32_t CDMEIF2_Msk = CDMEIF2::mask;

    /// Stream x clear transfer error interrupt flag (x = 3..0)
    /// Position: 19, Width: 1
    using CTEIF2 = BitField<19, 1>;
    constexpr uint32_t CTEIF2_Pos = 19;
    constexpr uint32_t CTEIF2_Msk = CTEIF2::mask;

    /// Stream x clear half transfer interrupt flag (x = 3..0)
    /// Position: 20, Width: 1
    using CHTIF2 = BitField<20, 1>;
    constexpr uint32_t CHTIF2_Pos = 20;
    constexpr uint32_t CHTIF2_Msk = CHTIF2::mask;

    /// Stream x clear transfer complete interrupt flag (x = 3..0)
    /// Position: 21, Width: 1
    using CTCIF2 = BitField<21, 1>;
    constexpr uint32_t CTCIF2_Pos = 21;
    constexpr uint32_t CTCIF2_Msk = CTCIF2::mask;

    /// Stream x clear FIFO error interrupt flag (x = 3..0)
    /// Position: 22, Width: 1
    using CFEIF3 = BitField<22, 1>;
    constexpr uint32_t CFEIF3_Pos = 22;
    constexpr uint32_t CFEIF3_Msk = CFEIF3::mask;

    /// Stream x clear direct mode error interrupt flag (x = 3..0)
    /// Position: 24, Width: 1
    using CDMEIF3 = BitField<24, 1>;
    constexpr uint32_t CDMEIF3_Pos = 24;
    constexpr uint32_t CDMEIF3_Msk = CDMEIF3::mask;

    /// Stream x clear transfer error interrupt flag (x = 3..0)
    /// Position: 25, Width: 1
    using CTEIF3 = BitField<25, 1>;
    constexpr uint32_t CTEIF3_Pos = 25;
    constexpr uint32_t CTEIF3_Msk = CTEIF3::mask;

    /// Stream x clear half transfer interrupt flag (x = 3..0)
    /// Position: 26, Width: 1
    using CHTIF3 = BitField<26, 1>;
    constexpr uint32_t CHTIF3_Pos = 26;
    constexpr uint32_t CHTIF3_Msk = CHTIF3::mask;

    /// Stream x clear transfer complete interrupt flag (x = 3..0)
    /// Position: 27, Width: 1
    using CTCIF3 = BitField<27, 1>;
    constexpr uint32_t CTCIF3_Pos = 27;
    constexpr uint32_t CTCIF3_Msk = CTCIF3::mask;

}  // namespace lifcr

/// HIFCR - high interrupt flag clear register
namespace hifcr {
    /// Stream x clear FIFO error interrupt flag (x = 7..4)
    /// Position: 0, Width: 1
    using CFEIF4 = BitField<0, 1>;
    constexpr uint32_t CFEIF4_Pos = 0;
    constexpr uint32_t CFEIF4_Msk = CFEIF4::mask;

    /// Stream x clear direct mode error interrupt flag (x = 7..4)
    /// Position: 2, Width: 1
    using CDMEIF4 = BitField<2, 1>;
    constexpr uint32_t CDMEIF4_Pos = 2;
    constexpr uint32_t CDMEIF4_Msk = CDMEIF4::mask;

    /// Stream x clear transfer error interrupt flag (x = 7..4)
    /// Position: 3, Width: 1
    using CTEIF4 = BitField<3, 1>;
    constexpr uint32_t CTEIF4_Pos = 3;
    constexpr uint32_t CTEIF4_Msk = CTEIF4::mask;

    /// Stream x clear half transfer interrupt flag (x = 7..4)
    /// Position: 4, Width: 1
    using CHTIF4 = BitField<4, 1>;
    constexpr uint32_t CHTIF4_Pos = 4;
    constexpr uint32_t CHTIF4_Msk = CHTIF4::mask;

    /// Stream x clear transfer complete interrupt flag (x = 7..4)
    /// Position: 5, Width: 1
    using CTCIF4 = BitField<5, 1>;
    constexpr uint32_t CTCIF4_Pos = 5;
    constexpr uint32_t CTCIF4_Msk = CTCIF4::mask;

    /// Stream x clear FIFO error interrupt flag (x = 7..4)
    /// Position: 6, Width: 1
    using CFEIF5 = BitField<6, 1>;
    constexpr uint32_t CFEIF5_Pos = 6;
    constexpr uint32_t CFEIF5_Msk = CFEIF5::mask;

    /// Stream x clear direct mode error interrupt flag (x = 7..4)
    /// Position: 8, Width: 1
    using CDMEIF5 = BitField<8, 1>;
    constexpr uint32_t CDMEIF5_Pos = 8;
    constexpr uint32_t CDMEIF5_Msk = CDMEIF5::mask;

    /// Stream x clear transfer error interrupt flag (x = 7..4)
    /// Position: 9, Width: 1
    using CTEIF5 = BitField<9, 1>;
    constexpr uint32_t CTEIF5_Pos = 9;
    constexpr uint32_t CTEIF5_Msk = CTEIF5::mask;

    /// Stream x clear half transfer interrupt flag (x = 7..4)
    /// Position: 10, Width: 1
    using CHTIF5 = BitField<10, 1>;
    constexpr uint32_t CHTIF5_Pos = 10;
    constexpr uint32_t CHTIF5_Msk = CHTIF5::mask;

    /// Stream x clear transfer complete interrupt flag (x = 7..4)
    /// Position: 11, Width: 1
    using CTCIF5 = BitField<11, 1>;
    constexpr uint32_t CTCIF5_Pos = 11;
    constexpr uint32_t CTCIF5_Msk = CTCIF5::mask;

    /// Stream x clear FIFO error interrupt flag (x = 7..4)
    /// Position: 16, Width: 1
    using CFEIF6 = BitField<16, 1>;
    constexpr uint32_t CFEIF6_Pos = 16;
    constexpr uint32_t CFEIF6_Msk = CFEIF6::mask;

    /// Stream x clear direct mode error interrupt flag (x = 7..4)
    /// Position: 18, Width: 1
    using CDMEIF6 = BitField<18, 1>;
    constexpr uint32_t CDMEIF6_Pos = 18;
    constexpr uint32_t CDMEIF6_Msk = CDMEIF6::mask;

    /// Stream x clear transfer error interrupt flag (x = 7..4)
    /// Position: 19, Width: 1
    using CTEIF6 = BitField<19, 1>;
    constexpr uint32_t CTEIF6_Pos = 19;
    constexpr uint32_t CTEIF6_Msk = CTEIF6::mask;

    /// Stream x clear half transfer interrupt flag (x = 7..4)
    /// Position: 20, Width: 1
    using CHTIF6 = BitField<20, 1>;
    constexpr uint32_t CHTIF6_Pos = 20;
    constexpr uint32_t CHTIF6_Msk = CHTIF6::mask;

    /// Stream x clear transfer complete interrupt flag (x = 7..4)
    /// Position: 21, Width: 1
    using CTCIF6 = BitField<21, 1>;
    constexpr uint32_t CTCIF6_Pos = 21;
    constexpr uint32_t CTCIF6_Msk = CTCIF6::mask;

    /// Stream x clear FIFO error interrupt flag (x = 7..4)
    /// Position: 22, Width: 1
    using CFEIF7 = BitField<22, 1>;
    constexpr uint32_t CFEIF7_Pos = 22;
    constexpr uint32_t CFEIF7_Msk = CFEIF7::mask;

    /// Stream x clear direct mode error interrupt flag (x = 7..4)
    /// Position: 24, Width: 1
    using CDMEIF7 = BitField<24, 1>;
    constexpr uint32_t CDMEIF7_Pos = 24;
    constexpr uint32_t CDMEIF7_Msk = CDMEIF7::mask;

    /// Stream x clear transfer error interrupt flag (x = 7..4)
    /// Position: 25, Width: 1
    using CTEIF7 = BitField<25, 1>;
    constexpr uint32_t CTEIF7_Pos = 25;
    constexpr uint32_t CTEIF7_Msk = CTEIF7::mask;

    /// Stream x clear half transfer interrupt flag (x = 7..4)
    /// Position: 26, Width: 1
    using CHTIF7 = BitField<26, 1>;
    constexpr uint32_t CHTIF7_Pos = 26;
    constexpr uint32_t CHTIF7_Msk = CHTIF7::mask;

    /// Stream x clear transfer complete interrupt flag (x = 7..4)
    /// Position: 27, Width: 1
    using CTCIF7 = BitField<27, 1>;
    constexpr uint32_t CTCIF7_Pos = 27;
    constexpr uint32_t CTCIF7_Msk = CTCIF7::mask;

}  // namespace hifcr

/// S0CR - stream x configuration register
namespace s0cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s0cr

/// S0NDTR - stream x number of data register
namespace s0ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s0ndtr

/// S0PAR - stream x peripheral address register
namespace s0par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s0par

/// S0M0AR - stream x memory 0 address register
namespace s0m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s0m0ar

/// S0M1AR - stream x memory 1 address register
namespace s0m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s0m1ar

/// S0FCR - stream x FIFO control register
namespace s0fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s0fcr

/// S1CR - stream x configuration register
namespace s1cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s1cr

/// S1NDTR - stream x number of data register
namespace s1ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s1ndtr

/// S1PAR - stream x peripheral address register
namespace s1par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s1par

/// S1M0AR - stream x memory 0 address register
namespace s1m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s1m0ar

/// S1M1AR - stream x memory 1 address register
namespace s1m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s1m1ar

/// S1FCR - stream x FIFO control register
namespace s1fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s1fcr

/// S2CR - stream x configuration register
namespace s2cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s2cr

/// S2NDTR - stream x number of data register
namespace s2ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s2ndtr

/// S2PAR - stream x peripheral address register
namespace s2par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s2par

/// S2M0AR - stream x memory 0 address register
namespace s2m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s2m0ar

/// S2M1AR - stream x memory 1 address register
namespace s2m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s2m1ar

/// S2FCR - stream x FIFO control register
namespace s2fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s2fcr

/// S3CR - stream x configuration register
namespace s3cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s3cr

/// S3NDTR - stream x number of data register
namespace s3ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s3ndtr

/// S3PAR - stream x peripheral address register
namespace s3par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s3par

/// S3M0AR - stream x memory 0 address register
namespace s3m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s3m0ar

/// S3M1AR - stream x memory 1 address register
namespace s3m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s3m1ar

/// S3FCR - stream x FIFO control register
namespace s3fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s3fcr

/// S4CR - stream x configuration register
namespace s4cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s4cr

/// S4NDTR - stream x number of data register
namespace s4ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s4ndtr

/// S4PAR - stream x peripheral address register
namespace s4par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s4par

/// S4M0AR - stream x memory 0 address register
namespace s4m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s4m0ar

/// S4M1AR - stream x memory 1 address register
namespace s4m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s4m1ar

/// S4FCR - stream x FIFO control register
namespace s4fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s4fcr

/// S5CR - stream x configuration register
namespace s5cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s5cr

/// S5NDTR - stream x number of data register
namespace s5ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s5ndtr

/// S5PAR - stream x peripheral address register
namespace s5par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s5par

/// S5M0AR - stream x memory 0 address register
namespace s5m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s5m0ar

/// S5M1AR - stream x memory 1 address register
namespace s5m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s5m1ar

/// S5FCR - stream x FIFO control register
namespace s5fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s5fcr

/// S6CR - stream x configuration register
namespace s6cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s6cr

/// S6NDTR - stream x number of data register
namespace s6ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s6ndtr

/// S6PAR - stream x peripheral address register
namespace s6par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s6par

/// S6M0AR - stream x memory 0 address register
namespace s6m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s6m0ar

/// S6M1AR - stream x memory 1 address register
namespace s6m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s6m1ar

/// S6FCR - stream x FIFO control register
namespace s6fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s6fcr

/// S7CR - stream x configuration register
namespace s7cr {
    /// Stream enable / flag stream ready when read low
    /// Position: 0, Width: 1
    using EN = BitField<0, 1>;
    constexpr uint32_t EN_Pos = 0;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Direct mode error interrupt enable
    /// Position: 1, Width: 1
    using DMEIE = BitField<1, 1>;
    constexpr uint32_t DMEIE_Pos = 1;
    constexpr uint32_t DMEIE_Msk = DMEIE::mask;

    /// Transfer error interrupt enable
    /// Position: 2, Width: 1
    using TEIE = BitField<2, 1>;
    constexpr uint32_t TEIE_Pos = 2;
    constexpr uint32_t TEIE_Msk = TEIE::mask;

    /// Half transfer interrupt enable
    /// Position: 3, Width: 1
    using HTIE = BitField<3, 1>;
    constexpr uint32_t HTIE_Pos = 3;
    constexpr uint32_t HTIE_Msk = HTIE::mask;

    /// Transfer complete interrupt enable
    /// Position: 4, Width: 1
    using TCIE = BitField<4, 1>;
    constexpr uint32_t TCIE_Pos = 4;
    constexpr uint32_t TCIE_Msk = TCIE::mask;

    /// Peripheral flow controller
    /// Position: 5, Width: 1
    using PFCTRL = BitField<5, 1>;
    constexpr uint32_t PFCTRL_Pos = 5;
    constexpr uint32_t PFCTRL_Msk = PFCTRL::mask;

    /// Data transfer direction
    /// Position: 6, Width: 2
    using DIR = BitField<6, 2>;
    constexpr uint32_t DIR_Pos = 6;
    constexpr uint32_t DIR_Msk = DIR::mask;

    /// Circular mode
    /// Position: 8, Width: 1
    using CIRC = BitField<8, 1>;
    constexpr uint32_t CIRC_Pos = 8;
    constexpr uint32_t CIRC_Msk = CIRC::mask;

    /// Peripheral increment mode
    /// Position: 9, Width: 1
    using PINC = BitField<9, 1>;
    constexpr uint32_t PINC_Pos = 9;
    constexpr uint32_t PINC_Msk = PINC::mask;

    /// Memory increment mode
    /// Position: 10, Width: 1
    using MINC = BitField<10, 1>;
    constexpr uint32_t MINC_Pos = 10;
    constexpr uint32_t MINC_Msk = MINC::mask;

    /// Peripheral data size
    /// Position: 11, Width: 2
    using PSIZE = BitField<11, 2>;
    constexpr uint32_t PSIZE_Pos = 11;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Memory data size
    /// Position: 13, Width: 2
    using MSIZE = BitField<13, 2>;
    constexpr uint32_t MSIZE_Pos = 13;
    constexpr uint32_t MSIZE_Msk = MSIZE::mask;

    /// Peripheral increment offset size
    /// Position: 15, Width: 1
    using PINCOS = BitField<15, 1>;
    constexpr uint32_t PINCOS_Pos = 15;
    constexpr uint32_t PINCOS_Msk = PINCOS::mask;

    /// Priority level
    /// Position: 16, Width: 2
    using PL = BitField<16, 2>;
    constexpr uint32_t PL_Pos = 16;
    constexpr uint32_t PL_Msk = PL::mask;

    /// Double buffer mode
    /// Position: 18, Width: 1
    using DBM = BitField<18, 1>;
    constexpr uint32_t DBM_Pos = 18;
    constexpr uint32_t DBM_Msk = DBM::mask;

    /// Current target (only in double buffer mode)
    /// Position: 19, Width: 1
    using CT = BitField<19, 1>;
    constexpr uint32_t CT_Pos = 19;
    constexpr uint32_t CT_Msk = CT::mask;

    /// ACK
    /// Position: 20, Width: 1
    using ACK = BitField<20, 1>;
    constexpr uint32_t ACK_Pos = 20;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Peripheral burst transfer configuration
    /// Position: 21, Width: 2
    using PBURST = BitField<21, 2>;
    constexpr uint32_t PBURST_Pos = 21;
    constexpr uint32_t PBURST_Msk = PBURST::mask;

    /// Memory burst transfer configuration
    /// Position: 23, Width: 2
    using MBURST = BitField<23, 2>;
    constexpr uint32_t MBURST_Pos = 23;
    constexpr uint32_t MBURST_Msk = MBURST::mask;

    /// Channel selection
    /// Position: 25, Width: 3
    using CHSEL = BitField<25, 3>;
    constexpr uint32_t CHSEL_Pos = 25;
    constexpr uint32_t CHSEL_Msk = CHSEL::mask;

}  // namespace s7cr

/// S7NDTR - stream x number of data register
namespace s7ndtr {
    /// Number of data items to transfer
    /// Position: 0, Width: 16
    using NDT = BitField<0, 16>;
    constexpr uint32_t NDT_Pos = 0;
    constexpr uint32_t NDT_Msk = NDT::mask;

}  // namespace s7ndtr

/// S7PAR - stream x peripheral address register
namespace s7par {
    /// Peripheral address
    /// Position: 0, Width: 32
    using PA = BitField<0, 32>;
    constexpr uint32_t PA_Pos = 0;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace s7par

/// S7M0AR - stream x memory 0 address register
namespace s7m0ar {
    /// Memory 0 address
    /// Position: 0, Width: 32
    using M0A = BitField<0, 32>;
    constexpr uint32_t M0A_Pos = 0;
    constexpr uint32_t M0A_Msk = M0A::mask;

}  // namespace s7m0ar

/// S7M1AR - stream x memory 1 address register
namespace s7m1ar {
    /// Memory 1 address (used in case of Double buffer mode)
    /// Position: 0, Width: 32
    using M1A = BitField<0, 32>;
    constexpr uint32_t M1A_Pos = 0;
    constexpr uint32_t M1A_Msk = M1A::mask;

}  // namespace s7m1ar

/// S7FCR - stream x FIFO control register
namespace s7fcr {
    /// FIFO threshold selection
    /// Position: 0, Width: 2
    /// Access: read-write
    using FTH = BitField<0, 2>;
    constexpr uint32_t FTH_Pos = 0;
    constexpr uint32_t FTH_Msk = FTH::mask;

    /// Direct mode disable
    /// Position: 2, Width: 1
    /// Access: read-write
    using DMDIS = BitField<2, 1>;
    constexpr uint32_t DMDIS_Pos = 2;
    constexpr uint32_t DMDIS_Msk = DMDIS::mask;

    /// FIFO status
    /// Position: 3, Width: 3
    /// Access: read-only
    using FS = BitField<3, 3>;
    constexpr uint32_t FS_Pos = 3;
    constexpr uint32_t FS_Msk = FS::mask;

    /// FIFO error interrupt enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using FEIE = BitField<7, 1>;
    constexpr uint32_t FEIE_Pos = 7;
    constexpr uint32_t FEIE_Msk = FEIE::mask;

}  // namespace s7fcr

}  // namespace alloy::hal::st::stm32f4::dma2
