LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

entity ProcessorTopLevelEntity IS
	PORT (	
			GClock         : IN STD_LOGIC;
			GReset 	      : IN  STD_LOGIC;
			ValueSelect    : IN  STD_LOGIC_VECTOR(2 downto 0);
			MuxOut			: OUT STD_LOGIC_VECTOR(7 downto 0);
			InstructionOut : OUT STD_LOGIC_VECTOR(31 downto 0);
			BranchOut		: OUT STD_LOGIC;
			ZeroOut			: OUT STD_LOGIC;
			MemWriteOut		: OUT STD_LOGIC;
			RegWriteOut		: OUT STD_LOGIC;	
	);
END ProcessorTopLevelEntity;

architecture Structural of ProcessorTopLevelEntity is 

	component controlLogicUnit 	
		port(
		op: in std_logic_vector (5 downto 0);
		regDst: out std_logic;
		aluSrc: out std_logic;
		memToReg: out std_logic;
		regWrite: out std_logic;
		memRead: out std_logic;
		memWrite: out std_logic;
		branch: out std_logic;
		branchNotEqual: out std_logic;
		jump: out std_logic;
		aluOp1: out std_logic;
		aluOp0: out std_logic
		);
	end entity;


begin

end;