Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Aug 18 13:23:03 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-16  Warning           Large setup violation          1000        
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.088   -34133.902                   1706                 1879        0.101        0.000                      0                 1879        4.500        0.000                       0                   977  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -22.088   -34133.902                   1706                 1879        0.101        0.000                      0                 1879        4.500        0.000                       0                   977  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1706  Failing Endpoints,  Worst Slack      -22.088ns,  Total Violation   -34133.904ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.088ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.821ns  (logic 15.552ns (48.874%)  route 16.269ns (51.126%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.952    36.406    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I4_O)        0.124    36.530 r  game/gm_memory[6][0][3]_i_1/O
                         net (fo=4, routed)           0.535    37.065    game/gm_memory[6][0][3]_i_1_n_0
    SLICE_X24Y138        FDRE                                         r  game/gm_memory_reg[6][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.609    14.950    game/clk_IBUF_BUFG
    SLICE_X24Y138        FDRE                                         r  game/gm_memory_reg[6][0][0]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X24Y138        FDRE (Setup_fdre_C_CE)      -0.205    14.977    game/gm_memory_reg[6][0][0]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -37.065    
  -------------------------------------------------------------------
                         slack                                -22.088    

Slack (VIOLATED) :        -22.088ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.821ns  (logic 15.552ns (48.874%)  route 16.269ns (51.126%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.952    36.406    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X27Y138        LUT5 (Prop_lut5_I4_O)        0.124    36.530 r  game/gm_memory[6][0][3]_i_1/O
                         net (fo=4, routed)           0.535    37.065    game/gm_memory[6][0][3]_i_1_n_0
    SLICE_X24Y138        FDRE                                         r  game/gm_memory_reg[6][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.609    14.950    game/clk_IBUF_BUFG
    SLICE_X24Y138        FDRE                                         r  game/gm_memory_reg[6][0][1]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X24Y138        FDRE (Setup_fdre_C_CE)      -0.205    14.977    game/gm_memory_reg[6][0][1]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -37.065    
  -------------------------------------------------------------------
                         slack                                -22.088    

Slack (VIOLATED) :        -22.076ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][4][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.806ns  (logic 15.552ns (48.896%)  route 16.254ns (51.104%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.833    36.288    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X28Y136        LUT5 (Prop_lut5_I4_O)        0.124    36.412 r  game/gm_memory[6][4][3]_i_1/O
                         net (fo=4, routed)           0.639    37.051    game/gm_memory[6][4][3]_i_1_n_0
    SLICE_X24Y136        FDRE                                         r  game/gm_memory_reg[6][4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.607    14.948    game/clk_IBUF_BUFG
    SLICE_X24Y136        FDRE                                         r  game/gm_memory_reg[6][4][3]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X24Y136        FDRE (Setup_fdre_C_CE)      -0.205    14.975    game/gm_memory_reg[6][4][3]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -37.051    
  -------------------------------------------------------------------
                         slack                                -22.076    

Slack (VIOLATED) :        -22.024ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.754ns  (logic 15.552ns (48.977%)  route 16.202ns (51.023%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.826    36.281    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X29Y136        LUT5 (Prop_lut5_I4_O)        0.124    36.405 r  game/gm_memory[6][6][3]_i_1/O
                         net (fo=4, routed)           0.594    36.998    game/gm_memory[6][6][3]_i_1_n_0
    SLICE_X29Y136        FDRE                                         r  game/gm_memory_reg[6][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.606    14.947    game/clk_IBUF_BUFG
    SLICE_X29Y136        FDRE                                         r  game/gm_memory_reg[6][6][1]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X29Y136        FDRE (Setup_fdre_C_CE)      -0.205    14.974    game/gm_memory_reg[6][6][1]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -36.998    
  -------------------------------------------------------------------
                         slack                                -22.024    

Slack (VIOLATED) :        -21.994ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.723ns  (logic 15.552ns (49.024%)  route 16.171ns (50.976%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.826    36.281    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X29Y136        LUT5 (Prop_lut5_I4_O)        0.124    36.405 r  game/gm_memory[6][6][3]_i_1/O
                         net (fo=4, routed)           0.563    36.968    game/gm_memory[6][6][3]_i_1_n_0
    SLICE_X28Y135        FDRE                                         r  game/gm_memory_reg[6][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.606    14.947    game/clk_IBUF_BUFG
    SLICE_X28Y135        FDRE                                         r  game/gm_memory_reg[6][6][3]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y135        FDRE (Setup_fdre_C_CE)      -0.205    14.974    game/gm_memory_reg[6][6][3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -36.968    
  -------------------------------------------------------------------
                         slack                                -21.994    

Slack (VIOLATED) :        -21.981ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.712ns  (logic 15.552ns (49.042%)  route 16.160ns (50.958%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.833    36.288    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X28Y136        LUT5 (Prop_lut5_I4_O)        0.124    36.412 r  game/gm_memory[6][4][3]_i_1/O
                         net (fo=4, routed)           0.544    36.956    game/gm_memory[6][4][3]_i_1_n_0
    SLICE_X29Y137        FDRE                                         r  game/gm_memory_reg[6][4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.607    14.948    game/clk_IBUF_BUFG
    SLICE_X29Y137        FDRE                                         r  game/gm_memory_reg[6][4][1]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X29Y137        FDRE (Setup_fdre_C_CE)      -0.205    14.975    game/gm_memory_reg[6][4][1]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -36.956    
  -------------------------------------------------------------------
                         slack                                -21.981    

Slack (VIOLATED) :        -21.979ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.712ns  (logic 15.552ns (49.041%)  route 16.160ns (50.959%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.838    36.292    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X31Y135        LUT5 (Prop_lut5_I4_O)        0.124    36.416 r  game/gm_memory[6][1][3]_i_1/O
                         net (fo=4, routed)           0.540    36.957    game/gm_memory[6][1][3]_i_1_n_0
    SLICE_X26Y139        FDRE                                         r  game/gm_memory_reg[6][1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.610    14.951    game/clk_IBUF_BUFG
    SLICE_X26Y139        FDRE                                         r  game/gm_memory_reg[6][1][2]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X26Y139        FDRE (Setup_fdre_C_CE)      -0.205    14.978    game/gm_memory_reg[6][1][2]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -36.957    
  -------------------------------------------------------------------
                         slack                                -21.979    

Slack (VIOLATED) :        -21.978ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[6][6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.709ns  (logic 15.552ns (49.046%)  route 16.157ns (50.954%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          0.539    34.416    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X36Y123        LUT5 (Prop_lut5_I2_O)        0.124    34.540 r  game/gm_memory[6][8][3]_i_6/O
                         net (fo=46, routed)          0.790    35.330    game/gm_memory[6][8][3]_i_6_n_0
    SLICE_X32Y124        LUT6 (Prop_lut6_I0_O)        0.124    35.454 f  game/gm_memory[6][0][3]_i_4/O
                         net (fo=10, routed)          0.826    36.281    game/gm_memory[6][0][3]_i_4_n_0
    SLICE_X29Y136        LUT5 (Prop_lut5_I4_O)        0.124    36.405 r  game/gm_memory[6][6][3]_i_1/O
                         net (fo=4, routed)           0.549    36.953    game/gm_memory[6][6][3]_i_1_n_0
    SLICE_X25Y136        FDRE                                         r  game/gm_memory_reg[6][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.607    14.948    game/clk_IBUF_BUFG
    SLICE_X25Y136        FDRE                                         r  game/gm_memory_reg[6][6][0]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X25Y136        FDRE (Setup_fdre_C_CE)      -0.205    14.975    game/gm_memory_reg[6][6][0]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -36.953    
  -------------------------------------------------------------------
                         slack                                -21.978    

Slack (VIOLATED) :        -21.978ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[8][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.707ns  (logic 15.552ns (49.050%)  route 16.155ns (50.950%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          1.044    34.921    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X28Y129        LUT5 (Prop_lut5_I2_O)        0.124    35.045 r  game/gm_memory[8][0][3]_i_6/O
                         net (fo=25, routed)          0.635    35.680    game/gm_memory[8][0][3]_i_6_n_0
    SLICE_X27Y130        LUT4 (Prop_lut4_I0_O)        0.124    35.804 f  game/gm_memory[8][4][3]_i_4/O
                         net (fo=10, routed)          0.489    36.293    game/gm_memory[8][4][3]_i_4_n_0
    SLICE_X27Y133        LUT5 (Prop_lut5_I4_O)        0.124    36.417 r  game/gm_memory[8][3][3]_i_1/O
                         net (fo=4, routed)           0.534    36.951    game/gm_memory[8][3][3]_i_1_n_0
    SLICE_X25Y133        FDRE                                         r  game/gm_memory_reg[8][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.605    14.946    game/clk_IBUF_BUFG
    SLICE_X25Y133        FDRE                                         r  game/gm_memory_reg[8][3][2]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X25Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.973    game/gm_memory_reg[8][3][2]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -36.951    
  -------------------------------------------------------------------
                         slack                                -21.978    

Slack (VIOLATED) :        -21.978ns  (required time - arrival time)
  Source:                 game/gm_memory_reg[15][9][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/gm_memory_reg[8][3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        31.707ns  (logic 15.552ns (49.050%)  route 16.155ns (50.950%))
  Logic Levels:           42  (CARRY4=22 LUT1=8 LUT2=1 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.723     5.244    game/clk_IBUF_BUFG
    SLICE_X31Y120        FDRE                                         r  game/gm_memory_reg[15][9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  game/gm_memory_reg[15][9][2]/Q
                         net (fo=8, routed)           0.774     6.474    game/gm_memory_reg_n_0_[15][9][2]
    SLICE_X27Y120        LUT2 (Prop_lut2_I1_O)        0.124     6.598 f  game/gm_score2_i_163/O
                         net (fo=1, routed)           0.665     7.263    game/gm_score2_i_163_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  game/gm_score2_i_83/O
                         net (fo=1, routed)           0.811     8.198    game/gm_score2_i_83_n_0
    SLICE_X27Y119        LUT6 (Prop_lut6_I4_O)        0.124     8.322 r  game/gm_score2_i_40/O
                         net (fo=9, routed)           0.807     9.129    game/gm_score2_i_40_n_0
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  game/gm_memory[14][4][3]_i_66/O
                         net (fo=1, routed)           0.000     9.253    game/gm_memory[14][4][3]_i_66_n_0
    SLICE_X32Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.677 f  game/gm_memory_reg[14][4][3]_i_37/O[1]
                         net (fo=7, routed)           0.549    10.226    game/gm_memory_reg[14][4][3]_i_37_n_6
    SLICE_X34Y116        LUT1 (Prop_lut1_I0_O)        0.303    10.529 r  game/gm_memory[13][9][3]_i_124/O
                         net (fo=1, routed)           0.000    10.529    game/gm_memory[13][9][3]_i_124_n_0
    SLICE_X34Y116        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.172 f  game/gm_memory_reg[13][9][3]_i_72/O[3]
                         net (fo=4, routed)           0.513    11.685    game/gm_memory_reg[13][9][3]_i_72_n_4
    SLICE_X35Y116        LUT1 (Prop_lut1_I0_O)        0.307    11.992 r  game/gm_memory[13][9][3]_i_114/O
                         net (fo=1, routed)           0.000    11.992    game/gm_memory[13][9][3]_i_114_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  game/gm_memory_reg[13][9][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    12.393    game/gm_memory_reg[13][9][3]_i_69_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.727 f  game/gm_memory_reg[13][9][3]_i_70/O[1]
                         net (fo=7, routed)           0.598    13.325    game/gm_memory_reg[13][9][3]_i_70_n_6
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.303    13.628 r  game/gm_memory[11][0][3]_i_49/O
                         net (fo=1, routed)           0.000    13.628    game/gm_memory[11][0][3]_i_49_n_0
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.271 f  game/gm_memory_reg[11][0][3]_i_29/O[3]
                         net (fo=7, routed)           0.515    14.786    game/gm_memory_reg[11][0][3]_i_29_n_4
    SLICE_X37Y118        LUT1 (Prop_lut1_I0_O)        0.307    15.093 r  game/gm_memory[14][4][3]_i_93/O
                         net (fo=1, routed)           0.000    15.093    game/gm_memory[14][4][3]_i_93_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.494 r  game/gm_memory_reg[14][4][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.494    game/gm_memory_reg[14][4][3]_i_52_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.828 r  game/gm_memory_reg[11][0][3]_i_70/O[1]
                         net (fo=6, routed)           0.924    16.752    game/gm_memory_reg[11][0][3]_i_70_n_6
    SLICE_X36Y128        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    17.468 r  game/gm_memory_reg[13][9][3]_i_156/O[2]
                         net (fo=6, routed)           0.794    18.262    game/gm_memory_reg[13][9][3]_i_156_n_5
    SLICE_X37Y130        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.616    18.878 r  game/gm_memory_reg[13][9][3]_i_98/O[3]
                         net (fo=8, routed)           0.632    19.510    game/gm_memory_reg[13][9][3]_i_98_n_4
    SLICE_X38Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.578    20.088 r  game/gm_memory_reg[13][9][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.088    game/gm_memory_reg[13][9][3]_i_87_n_0
    SLICE_X38Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.411 f  game/gm_memory_reg[13][9][3]_i_88/O[1]
                         net (fo=4, routed)           0.469    20.881    game/gm_memory_reg[13][9][3]_i_88_n_6
    SLICE_X39Y133        LUT1 (Prop_lut1_I0_O)        0.306    21.187 r  game/gm_memory[6][0][3]_i_70/O
                         net (fo=1, routed)           0.000    21.187    game/gm_memory[6][0][3]_i_70_n_0
    SLICE_X39Y133        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.767 r  game/gm_memory_reg[6][0][3]_i_55/O[2]
                         net (fo=6, routed)           0.816    22.583    game/gm_memory_reg[6][0][3]_i_55_n_5
    SLICE_X43Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.576    23.159 r  game/gm_memory_reg[6][0][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.159    game/gm_memory_reg[6][0][3]_i_41_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.493 f  game/gm_memory_reg[6][0][3]_i_43/O[1]
                         net (fo=6, routed)           0.543    24.035    game/gm_memory_reg[6][0][3]_i_43_n_6
    SLICE_X44Y130        LUT1 (Prop_lut1_I0_O)        0.303    24.338 r  game/gm_memory[4][0][3]_i_37/O
                         net (fo=1, routed)           0.000    24.338    game/gm_memory[4][0][3]_i_37_n_0
    SLICE_X44Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.888 r  game/gm_memory_reg[4][0][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.888    game/gm_memory_reg[4][0][3]_i_34_n_0
    SLICE_X44Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.222 f  game/gm_memory_reg[3][4][3]_i_26/O[1]
                         net (fo=6, routed)           0.550    25.772    game/gm_memory_reg[3][4][3]_i_26_n_6
    SLICE_X42Y130        LUT1 (Prop_lut1_I0_O)        0.303    26.075 r  game/gm_memory[3][4][3]_i_29/O
                         net (fo=1, routed)           0.000    26.075    game/gm_memory[3][4][3]_i_29_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    26.718 r  game/gm_memory_reg[3][4][3]_i_20/O[3]
                         net (fo=4, routed)           0.658    27.376    game/gm_memory_reg[3][4][3]_i_20_n_4
    SLICE_X41Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    27.944 r  game/gm_memory_reg[3][4][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.944    game/gm_memory_reg[3][4][3]_i_11_n_0
    SLICE_X41Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.278 f  game/gm_memory_reg[19][7][3]_i_33/O[1]
                         net (fo=5, routed)           0.529    28.807    game/gm_memory_reg[19][7][3]_i_33_n_6
    SLICE_X40Y127        LUT1 (Prop_lut1_I0_O)        0.303    29.110 r  game/gm_memory[10][5][3]_i_29/O
                         net (fo=1, routed)           0.000    29.110    game/gm_memory[10][5][3]_i_29_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.660 r  game/gm_memory_reg[10][5][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    29.660    game/gm_memory_reg[10][5][3]_i_19_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.994 r  game/gm_memory_reg[10][5][3]_i_21/O[1]
                         net (fo=3, routed)           0.706    30.700    game/gm_memory_reg[10][5][3]_i_21_n_6
    SLICE_X39Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.775    31.475 f  game/gm_memory_reg[14][4][1]_i_70/O[3]
                         net (fo=1, routed)           0.402    31.877    game/gm_memory_reg[14][4][1]_i_70_n_4
    SLICE_X37Y126        LUT4 (Prop_lut4_I2_O)        0.306    32.183 f  game/gm_memory[14][4][1]_i_71/O
                         net (fo=1, routed)           0.332    32.515    game/gm_memory[14][4][1]_i_71_n_0
    SLICE_X36Y124        LUT5 (Prop_lut5_I4_O)        0.124    32.639 f  game/gm_memory[14][4][1]_i_60/O
                         net (fo=1, routed)           0.302    32.942    game/gm_memory[14][4][1]_i_60_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.066 f  game/gm_memory[14][4][1]_i_39/O
                         net (fo=1, routed)           0.162    33.227    game/gm_memory[14][4][1]_i_39_n_0
    SLICE_X36Y122        LUT6 (Prop_lut6_I5_O)        0.124    33.351 f  game/gm_memory[14][4][1]_i_17/O
                         net (fo=33, routed)          0.401    33.753    game/gm_memory[14][4][1]_i_17_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.124    33.877 r  game/gm_memory[0][0][3]_i_12/O
                         net (fo=18, routed)          1.044    34.921    game/gm_memory[0][0][3]_i_12_n_0
    SLICE_X28Y129        LUT5 (Prop_lut5_I2_O)        0.124    35.045 r  game/gm_memory[8][0][3]_i_6/O
                         net (fo=25, routed)          0.635    35.680    game/gm_memory[8][0][3]_i_6_n_0
    SLICE_X27Y130        LUT4 (Prop_lut4_I0_O)        0.124    35.804 f  game/gm_memory[8][4][3]_i_4/O
                         net (fo=10, routed)          0.489    36.293    game/gm_memory[8][4][3]_i_4_n_0
    SLICE_X27Y133        LUT5 (Prop_lut5_I4_O)        0.124    36.417 r  game/gm_memory[8][3][3]_i_1/O
                         net (fo=4, routed)           0.534    36.951    game/gm_memory[8][3][3]_i_1_n_0
    SLICE_X24Y133        FDRE                                         r  game/gm_memory_reg[8][3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.605    14.946    game/clk_IBUF_BUFG
    SLICE_X24Y133        FDRE                                         r  game/gm_memory_reg[8][3][3]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X24Y133        FDRE (Setup_fdre_C_CE)      -0.205    14.973    game/gm_memory_reg[8][3][3]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -36.951    
  -------------------------------------------------------------------
                         slack                                -21.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.567     1.450    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seg_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seg_clk/counter_reg[12]/Q
                         net (fo=3, routed)           0.119     1.710    seg_clk/counter_reg_n_0_[12]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seg_clk/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    seg_clk/counter0_carry__1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  seg_clk/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.925    seg_clk/counter0_carry__2_n_7
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.963    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seg_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.567     1.450    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seg_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seg_clk/counter_reg[12]/Q
                         net (fo=3, routed)           0.119     1.710    seg_clk/counter_reg_n_0_[12]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seg_clk/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    seg_clk/counter0_carry__1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  seg_clk/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.936    seg_clk/counter0_carry__2_n_5
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.963    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seg_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.567     1.450    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seg_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seg_clk/counter_reg[12]/Q
                         net (fo=3, routed)           0.119     1.710    seg_clk/counter_reg_n_0_[12]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seg_clk/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    seg_clk/counter0_carry__1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  seg_clk/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.961    seg_clk/counter0_carry__2_n_6
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.963    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seg_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.567     1.450    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  seg_clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  seg_clk/counter_reg[12]/Q
                         net (fo=3, routed)           0.119     1.710    seg_clk/counter_reg_n_0_[12]
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  seg_clk/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.871    seg_clk/counter0_carry__1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  seg_clk/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.961    seg_clk/counter0_carry__2_n_4
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.835     1.963    seg_clk/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  seg_clk/counter_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    seg_clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.556     1.439    db_right/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  db_right/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db_right/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.119     1.699    db_right/shift_reg_reg_n_0_[10]
    SLICE_X29Y65         FDRE                                         r  db_right/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.825     1.952    db_right/clk_IBUF_BUFG
    SLICE_X29Y65         FDRE                                         r  db_right/shift_reg_reg[11]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.070     1.524    db_right/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.557     1.440    db_up/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  db_up/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db_up/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.110     1.691    db_up/shift_reg[10]
    SLICE_X30Y65         FDRE                                         r  db_up/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.823     1.951    db_up/clk_IBUF_BUFG
    SLICE_X30Y65         FDRE                                         r  db_up/shift_reg_reg[11]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.059     1.513    db_up/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.556     1.439    db_right/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  db_right/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db_right/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.121     1.701    db_right/shift_reg_reg_n_0_[7]
    SLICE_X28Y66         FDRE                                         r  db_right/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.824     1.951    db_right/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  db_right/shift_reg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.075     1.514    db_right/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.557     1.440    db_up/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  db_up/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  db_up/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.134     1.715    db_up/shift_reg[5]
    SLICE_X32Y65         FDRE                                         r  db_up/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.823     1.951    db_up/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  db_up/shift_reg_reg[6]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X32Y65         FDRE (Hold_fdre_C_D)         0.070     1.523    db_up/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.554     1.437    db_left/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  db_left/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.132     1.710    db_left/shift_reg_reg_n_0_[7]
    SLICE_X28Y68         FDRE                                         r  db_left/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.822     1.949    db_left/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  db_left/shift_reg_reg[8]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.075     1.512    db_left/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.554     1.437    db_left/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  db_left/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db_left/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.113     1.691    db_left/shift_reg_reg_n_0_[10]
    SLICE_X29Y68         FDRE                                         r  db_left/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.822     1.949    db_left/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  db_left/shift_reg_reg[11]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.047     1.484    db_left/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y83   grav_ce_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y54   grav_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   grav_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   grav_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   grav_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   grav_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   grav_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   grav_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y57   grav_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y83   grav_ce_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y83   grav_ce_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   grav_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   grav_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y83   grav_ce_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y83   grav_ce_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   grav_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   grav_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   grav_cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.760ns  (logic 10.787ns (33.964%)  route 20.973ns (66.036%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.335    20.152    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    20.276 f  game/vga_red_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    20.276    game/vga_red_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212    20.488 f  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.999    21.486    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.299    21.785 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    23.361    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.485 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    24.516    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    24.640 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.595    28.236    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    31.760 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.760    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.472ns  (logic 10.787ns (34.274%)  route 20.686ns (65.726%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.335    20.152    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    20.276 f  game/vga_red_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    20.276    game/vga_red_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212    20.488 f  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.999    21.486    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.299    21.785 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    23.361    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.485 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    24.516    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    24.640 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.308    27.949    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    31.472 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.472    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.354ns  (logic 10.993ns (35.062%)  route 20.361ns (64.938%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.156    19.973    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.124    20.097 r  game/vga_green_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    20.097    game/vga_green_OBUF[3]_inst_i_12_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.214    20.311 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    21.314    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    21.611 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    23.120    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150    23.270 r  game/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.476    23.745    game/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.326    24.071 r  game/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.780    27.852    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    31.354 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.354    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.316ns  (logic 10.782ns (34.431%)  route 20.534ns (65.569%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.335    20.152    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    20.276 f  game/vga_red_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    20.276    game/vga_red_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212    20.488 f  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.999    21.486    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.299    21.785 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    23.361    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    23.485 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    24.516    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    24.640 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.156    27.797    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    31.316 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.316    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.090ns  (logic 10.788ns (34.699%)  route 20.302ns (65.301%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.156    19.973    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.124    20.097 r  game/vga_green_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    20.097    game/vga_green_OBUF[3]_inst_i_12_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.214    20.311 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    21.314    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    21.611 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    23.120    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.244 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.590    23.834    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    23.958 r  game/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.607    27.565    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    31.090 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.090    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.070ns  (logic 10.758ns (34.626%)  route 20.311ns (65.374%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.156    19.973    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.124    20.097 r  game/vga_green_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    20.097    game/vga_green_OBUF[3]_inst_i_12_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.214    20.311 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    21.314    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    21.611 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    23.120    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.244 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    23.675    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    23.799 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.775    27.574    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    31.070 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.070    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.953ns  (logic 10.782ns (34.832%)  route 20.171ns (65.167%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.156    19.973    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.124    20.097 r  game/vga_green_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    20.097    game/vga_green_OBUF[3]_inst_i_12_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.214    20.311 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    21.314    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    21.611 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    23.120    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.244 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    23.675    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    23.799 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.635    27.434    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    30.953 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.953    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.896ns  (logic 10.660ns (34.502%)  route 20.236ns (65.498%))
  Logic Levels:           29  (CARRY4=15 FDCE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.335    20.152    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    20.276 f  game/vga_red_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    20.276    game/vga_red_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212    20.488 f  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.999    21.486    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.299    21.785 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.748    23.533    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.657 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.718    27.375    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    30.896 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.896    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.788ns  (logic 10.766ns (34.969%)  route 20.022ns (65.031%))
  Logic Levels:           30  (CARRY4=15 FDCE=1 LUT2=2 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.156    19.973    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I2_O)        0.124    20.097 r  game/vga_green_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.000    20.097    game/vga_green_OBUF[3]_inst_i_12_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I1_O)      0.214    20.311 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    21.314    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    21.611 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    23.120    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.244 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    23.675    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    23.799 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.485    27.285    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    30.788 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.788    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.748ns  (logic 10.644ns (34.619%)  route 20.103ns (65.381%))
  Logic Levels:           29  (CARRY4=15 FDCE=1 LUT2=1 LUT3=3 LUT5=4 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.597     0.597 f  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          1.803     2.400    dsply/h_count_reg_n_0_[7]
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.296     2.696 r  dsply/vga_red_OBUF[3]_inst_i_8/O
                         net (fo=25, routed)          1.642     4.339    dsply/vga_red_OBUF[3]_inst_i_8_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.124     4.463 r  dsply/vga_red_OBUF[3]_inst_i_1043/O
                         net (fo=19, routed)          1.287     5.749    dsply/renderer/cell_x0__0[6]
    SLICE_X40Y73         LUT3 (Prop_lut3_I1_O)        0.152     5.901 r  dsply/vga_red_OBUF[3]_inst_i_526/O
                         net (fo=8, routed)           1.209     7.111    dsply/vga_red_OBUF[3]_inst_i_526_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612     7.723 r  dsply/vga_red_OBUF[3]_inst_i_2673/CO[3]
                         net (fo=1, routed)           0.000     7.723    dsply/vga_red_OBUF[3]_inst_i_2673_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.046 r  dsply/vga_red_OBUF[3]_inst_i_2230/O[1]
                         net (fo=4, routed)           0.994     9.040    dsply/vga_red_OBUF[3]_inst_i_2230_n_6
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.306     9.346 r  dsply/vga_red_OBUF[3]_inst_i_1750/O
                         net (fo=2, routed)           0.887    10.232    dsply/vga_red_OBUF[3]_inst_i_1750_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.356 r  dsply/vga_red_OBUF[3]_inst_i_1754/O
                         net (fo=1, routed)           0.000    10.356    dsply/vga_red_OBUF[3]_inst_i_1754_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.906 r  dsply/vga_red_OBUF[3]_inst_i_1012/CO[3]
                         net (fo=1, routed)           0.000    10.906    dsply/vga_red_OBUF[3]_inst_i_1012_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  dsply/vga_red_OBUF[3]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    11.020    dsply/vga_red_OBUF[3]_inst_i_500_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  dsply/vga_red_OBUF[3]_inst_i_216/CO[3]
                         net (fo=1, routed)           0.000    11.134    dsply/vga_red_OBUF[3]_inst_i_216_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  dsply/vga_red_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    11.248    dsply/vga_red_OBUF[3]_inst_i_74_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  dsply/vga_red_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.362    dsply/vga_red_OBUF[3]_inst_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  dsply/vga_red_OBUF[3]_inst_i_2253/CO[3]
                         net (fo=1, routed)           0.009    11.485    dsply/vga_red_OBUF[3]_inst_i_2253_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.599 r  dsply/vga_red_OBUF[3]_inst_i_1786/CO[3]
                         net (fo=1, routed)           0.000    11.599    dsply/vga_red_OBUF[3]_inst_i_1786_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.713 r  dsply/vga_red_OBUF[3]_inst_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.713    dsply/vga_red_OBUF[3]_inst_i_1057_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.047 r  dsply/vga_red_OBUF[3]_inst_i_551/O[1]
                         net (fo=3, routed)           1.118    13.166    dsply/vga_red_OBUF[3]_inst_i_551_n_6
    SLICE_X38Y77         LUT2 (Prop_lut2_I1_O)        0.303    13.469 r  dsply/vga_red_OBUF[3]_inst_i_1060/O
                         net (fo=1, routed)           0.000    13.469    dsply/vga_red_OBUF[3]_inst_i_1060_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.002 r  dsply/vga_red_OBUF[3]_inst_i_550/CO[3]
                         net (fo=1, routed)           0.000    14.002    dsply/vga_red_OBUF[3]_inst_i_550_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.241 r  dsply/vga_red_OBUF[3]_inst_i_239/O[2]
                         net (fo=3, routed)           1.195    15.435    dsply/vga_red_OBUF[3]_inst_i_239_n_5
    SLICE_X36Y78         LUT3 (Prop_lut3_I1_O)        0.301    15.736 r  dsply/vga_red_OBUF[3]_inst_i_237/O
                         net (fo=1, routed)           0.000    15.736    dsply/vga_red_OBUF[3]_inst_i_237_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.286 r  dsply/vga_red_OBUF[3]_inst_i_83/CO[3]
                         net (fo=1, routed)           0.000    16.286    dsply/vga_red_OBUF[3]_inst_i_83_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.400 r  dsply/vga_red_OBUF[3]_inst_i_27/CO[3]
                         net (fo=4, routed)           1.293    17.693    dsply/vga_red_OBUF[3]_inst_i_27_n_0
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    17.817 r  dsply/vga_red_OBUF[3]_inst_i_34/O
                         net (fo=17, routed)          2.335    20.152    game/vga_red_OBUF[3]_inst_i_18_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    20.276 f  game/vga_red_OBUF[3]_inst_i_32/O
                         net (fo=1, routed)           0.000    20.276    game/vga_red_OBUF[3]_inst_i_32_n_0
    SLICE_X9Y97          MUXF7 (Prop_muxf7_I0_O)      0.212    20.488 f  game/vga_red_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.999    21.486    game/vga_red_OBUF[3]_inst_i_11_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.299    21.785 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.748    23.533    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.657 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.585    27.242    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    30.748 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.748    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dsply/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.245ns (62.925%)  route 0.144ns (37.075%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  dsply/v_count_reg[5]/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[5]/Q
                         net (fo=24, routed)          0.144     0.344    dsply/v_count_reg_n_0_[5]
    SLICE_X33Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.389 r  dsply/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.389    dsply/v_count[6]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  dsply/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.245ns (62.763%)  route 0.145ns (37.237%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  dsply/v_count_reg[5]/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[5]/Q
                         net (fo=24, routed)          0.145     0.345    dsply/v_count_reg_n_0_[5]
    SLICE_X33Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.390 r  dsply/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.390    dsply/v_count[8]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  dsply/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.248ns (63.208%)  route 0.144ns (36.792%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDCE                         0.000     0.000 r  dsply/v_count_reg[5]/C
    SLICE_X32Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[5]/Q
                         net (fo=24, routed)          0.144     0.344    dsply/v_count_reg_n_0_[5]
    SLICE_X33Y70         LUT5 (Prop_lut5_I4_O)        0.048     0.392 r  dsply/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.392    dsply/v_count[7]_i_1_n_0
    SLICE_X33Y70         FDCE                                         r  dsply/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.245ns (58.225%)  route 0.176ns (41.775%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDCE                         0.000     0.000 r  dsply/v_count_reg[6]/C
    SLICE_X33Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[6]/Q
                         net (fo=25, routed)          0.176     0.376    dsply/v_count_reg_n_0_[6]
    SLICE_X32Y69         LUT6 (Prop_lut6_I1_O)        0.045     0.421 r  dsply/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.421    dsply/v_count[0]_i_1_n_0
    SLICE_X32Y69         FDCE                                         r  dsply/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.245ns (57.789%)  route 0.179ns (42.211%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDCE                         0.000     0.000 r  dsply/v_count_reg[2]/C
    SLICE_X32Y69         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/v_count_reg[2]/Q
                         net (fo=12, routed)          0.179     0.379    dsply/v_count_reg_n_0_[2]
    SLICE_X30Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.424 r  dsply/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.424    dsply/v_count[4]_i_1_n_0
    SLICE_X30Y69         FDCE                                         r  dsply/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.245ns (57.546%)  route 0.181ns (42.454%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[5]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/h_count_reg[5]/Q
                         net (fo=27, routed)          0.181     0.381    dsply/h_count_reg_n_0_[5]
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  dsply/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.426    dsply/h_count[5]
    SLICE_X43Y70         FDCE                                         r  dsply/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.285ns (66.274%)  route 0.145ns (33.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.187     0.187 r  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          0.145     0.332    dsply/h_count_reg_n_0_[7]
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.098     0.430 r  dsply/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.430    dsply/h_count[8]
    SLICE_X43Y70         FDCE                                         r  dsply/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.285ns (66.274%)  route 0.145ns (33.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[7]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.187     0.187 r  dsply/h_count_reg[7]/Q
                         net (fo=72, routed)          0.145     0.332    dsply/h_count_reg_n_0_[7]
    SLICE_X43Y70         LUT6 (Prop_lut6_I1_O)        0.098     0.430 r  dsply/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.430    dsply/h_count[9]
    SLICE_X43Y70         FDCE                                         r  dsply/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.243ns (54.035%)  route 0.207ns (45.965%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[5]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/h_count_reg[5]/Q
                         net (fo=27, routed)          0.207     0.407    dsply/h_count_reg_n_0_[5]
    SLICE_X43Y70         LUT4 (Prop_lut4_I2_O)        0.043     0.450 r  dsply/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.450    dsply/h_count[7]
    SLICE_X43Y70         FDCE                                         r  dsply/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dsply/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dsply/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.245ns (54.239%)  route 0.207ns (45.761%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE                         0.000     0.000 r  dsply/h_count_reg[5]/C
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.200     0.200 r  dsply/h_count_reg[5]/Q
                         net (fo=27, routed)          0.207     0.407    dsply/h_count_reg_n_0_[5]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.045     0.452 r  dsply/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.452    dsply/h_count[6]
    SLICE_X43Y70         FDCE                                         r  dsply/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.965ns  (logic 7.325ns (18.799%)  route 31.640ns (81.201%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 f  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.038    10.159    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.486 r  game/gm_memory[13][9][3]_i_13/O
                         net (fo=164, routed)         2.798    13.284    game/temp_grid362_out
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.408 r  game/gm_memory[2][1][3]_i_6/O
                         net (fo=171, routed)        10.105    23.514    game/temp_grid134_out
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.152    23.666 r  game/vga_red_OBUF[3]_inst_i_2857/O
                         net (fo=1, routed)           0.499    24.164    game/vga_red_OBUF[3]_inst_i_2857_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.348    24.512 f  game/vga_red_OBUF[3]_inst_i_2650/O
                         net (fo=1, routed)           1.168    25.681    game/vga_red_OBUF[3]_inst_i_2650_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  game/vga_red_OBUF[3]_inst_i_2188/O
                         net (fo=3, routed)           0.510    26.314    game/vga_red_OBUF[3]_inst_i_2188_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  game/vga_red_OBUF[3]_inst_i_2489/O
                         net (fo=1, routed)           0.667    27.105    game/vga_red_OBUF[3]_inst_i_2489_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I1_O)        0.124    27.229 r  game/vga_red_OBUF[3]_inst_i_1979/O
                         net (fo=3, routed)           1.326    28.555    game/vga_red_OBUF[3]_inst_i_1979_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.118    28.673 f  game/vga_red_OBUF[3]_inst_i_1259/O
                         net (fo=1, routed)           0.959    29.632    game/game_grid_array[4][3][1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.326    29.958 f  game/vga_red_OBUF[3]_inst_i_659/O
                         net (fo=1, routed)           0.000    29.958    game/vga_red_OBUF[3]_inst_i_659_n_0
    SLICE_X4Y126         MUXF7 (Prop_muxf7_I1_O)      0.245    30.203 f  game/vga_red_OBUF[3]_inst_i_288/O
                         net (fo=1, routed)           0.000    30.203    game/vga_red_OBUF[3]_inst_i_288_n_0
    SLICE_X4Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    30.307 f  game/vga_red_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           2.005    32.312    game/vga_red_OBUF[3]_inst_i_109_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.316    32.628 f  game/vga_red_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    32.628    game/vga_red_OBUF[3]_inst_i_37_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    32.842 f  game/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.925    33.767    game/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.297    34.064 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    35.640    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    35.764 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    36.795    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    36.919 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.595    40.515    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    44.039 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.039    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.677ns  (logic 7.325ns (18.938%)  route 31.353ns (81.062%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 f  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.038    10.159    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.486 r  game/gm_memory[13][9][3]_i_13/O
                         net (fo=164, routed)         2.798    13.284    game/temp_grid362_out
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.408 r  game/gm_memory[2][1][3]_i_6/O
                         net (fo=171, routed)        10.105    23.514    game/temp_grid134_out
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.152    23.666 r  game/vga_red_OBUF[3]_inst_i_2857/O
                         net (fo=1, routed)           0.499    24.164    game/vga_red_OBUF[3]_inst_i_2857_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.348    24.512 f  game/vga_red_OBUF[3]_inst_i_2650/O
                         net (fo=1, routed)           1.168    25.681    game/vga_red_OBUF[3]_inst_i_2650_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  game/vga_red_OBUF[3]_inst_i_2188/O
                         net (fo=3, routed)           0.510    26.314    game/vga_red_OBUF[3]_inst_i_2188_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  game/vga_red_OBUF[3]_inst_i_2489/O
                         net (fo=1, routed)           0.667    27.105    game/vga_red_OBUF[3]_inst_i_2489_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I1_O)        0.124    27.229 r  game/vga_red_OBUF[3]_inst_i_1979/O
                         net (fo=3, routed)           1.326    28.555    game/vga_red_OBUF[3]_inst_i_1979_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.118    28.673 f  game/vga_red_OBUF[3]_inst_i_1259/O
                         net (fo=1, routed)           0.959    29.632    game/game_grid_array[4][3][1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.326    29.958 f  game/vga_red_OBUF[3]_inst_i_659/O
                         net (fo=1, routed)           0.000    29.958    game/vga_red_OBUF[3]_inst_i_659_n_0
    SLICE_X4Y126         MUXF7 (Prop_muxf7_I1_O)      0.245    30.203 f  game/vga_red_OBUF[3]_inst_i_288/O
                         net (fo=1, routed)           0.000    30.203    game/vga_red_OBUF[3]_inst_i_288_n_0
    SLICE_X4Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    30.307 f  game/vga_red_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           2.005    32.312    game/vga_red_OBUF[3]_inst_i_109_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.316    32.628 f  game/vga_red_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    32.628    game/vga_red_OBUF[3]_inst_i_37_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    32.842 f  game/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.925    33.767    game/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.297    34.064 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    35.640    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    35.764 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    36.795    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    36.919 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.308    40.228    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    43.751 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.751    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.550ns  (logic 7.369ns (19.117%)  route 31.181ns (80.883%))
  Logic Levels:           17  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 r  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.419    10.540    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.867 f  game/gm_memory[19][9][3]_i_8/O
                         net (fo=173, routed)         6.328    17.195    game/temp_grid360_out
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.150    17.345 f  game/gm_memory[2][2][3]_i_6/O
                         net (fo=170, routed)         4.978    22.323    game/temp_grid130_out
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.326    22.649 r  game/vga_red_OBUF[3]_inst_i_1837/O
                         net (fo=3, routed)           0.313    22.961    game/vga_red_OBUF[3]_inst_i_1837_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    23.085 f  game/vga_red_OBUF[3]_inst_i_2332/O
                         net (fo=8, routed)           1.695    24.780    game/vga_red_OBUF[3]_inst_i_2332_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    24.904 f  game/vga_red_OBUF[3]_inst_i_2337/O
                         net (fo=1, routed)           0.665    25.570    game/vga_red_OBUF[3]_inst_i_2337_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124    25.694 f  game/vga_red_OBUF[3]_inst_i_1856/O
                         net (fo=4, routed)           2.482    28.176    game/vga_red_OBUF[3]_inst_i_1856_n_0
    SLICE_X48Y114        LUT2 (Prop_lut2_I1_O)        0.152    28.328 r  game/vga_green_OBUF[3]_inst_i_280/O
                         net (fo=1, routed)           1.860    30.188    game/game_grid_array[10][4][3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.326    30.514 r  game/vga_green_OBUF[3]_inst_i_170/O
                         net (fo=1, routed)           0.000    30.514    game/vga_green_OBUF[3]_inst_i_170_n_0
    SLICE_X16Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    30.726 r  game/vga_green_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.000    30.726    game/vga_green_OBUF[3]_inst_i_73_n_0
    SLICE_X16Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    30.820 r  game/vga_green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.236    32.056    game/vga_green_OBUF[3]_inst_i_30_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.316    32.372 r  game/vga_green_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    32.372    game/vga_green_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    32.581 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    33.584    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    33.881 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    35.390    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.150    35.540 r  game/vga_red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.476    36.016    game/vga_red_OBUF[3]_inst_i_4_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I2_O)        0.326    36.342 r  game/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.780    40.122    vga_red_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    43.624 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.624    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.521ns  (logic 7.320ns (19.003%)  route 31.201ns (80.997%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 f  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.038    10.159    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.486 r  game/gm_memory[13][9][3]_i_13/O
                         net (fo=164, routed)         2.798    13.284    game/temp_grid362_out
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.408 r  game/gm_memory[2][1][3]_i_6/O
                         net (fo=171, routed)        10.105    23.514    game/temp_grid134_out
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.152    23.666 r  game/vga_red_OBUF[3]_inst_i_2857/O
                         net (fo=1, routed)           0.499    24.164    game/vga_red_OBUF[3]_inst_i_2857_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.348    24.512 f  game/vga_red_OBUF[3]_inst_i_2650/O
                         net (fo=1, routed)           1.168    25.681    game/vga_red_OBUF[3]_inst_i_2650_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  game/vga_red_OBUF[3]_inst_i_2188/O
                         net (fo=3, routed)           0.510    26.314    game/vga_red_OBUF[3]_inst_i_2188_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  game/vga_red_OBUF[3]_inst_i_2489/O
                         net (fo=1, routed)           0.667    27.105    game/vga_red_OBUF[3]_inst_i_2489_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I1_O)        0.124    27.229 r  game/vga_red_OBUF[3]_inst_i_1979/O
                         net (fo=3, routed)           1.326    28.555    game/vga_red_OBUF[3]_inst_i_1979_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.118    28.673 f  game/vga_red_OBUF[3]_inst_i_1259/O
                         net (fo=1, routed)           0.959    29.632    game/game_grid_array[4][3][1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.326    29.958 f  game/vga_red_OBUF[3]_inst_i_659/O
                         net (fo=1, routed)           0.000    29.958    game/vga_red_OBUF[3]_inst_i_659_n_0
    SLICE_X4Y126         MUXF7 (Prop_muxf7_I1_O)      0.245    30.203 f  game/vga_red_OBUF[3]_inst_i_288/O
                         net (fo=1, routed)           0.000    30.203    game/vga_red_OBUF[3]_inst_i_288_n_0
    SLICE_X4Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    30.307 f  game/vga_red_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           2.005    32.312    game/vga_red_OBUF[3]_inst_i_109_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.316    32.628 f  game/vga_red_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    32.628    game/vga_red_OBUF[3]_inst_i_37_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    32.842 f  game/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.925    33.767    game/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.297    34.064 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.576    35.640    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.124    35.764 r  game/vga_red_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.031    36.795    dsply/rgb[0]
    SLICE_X28Y71         LUT2 (Prop_lut2_I1_O)        0.124    36.919 r  dsply/vga_red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.156    40.076    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    43.595 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.595    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.286ns  (logic 7.164ns (18.711%)  route 31.122ns (81.289%))
  Logic Levels:           17  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 r  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.419    10.540    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.867 f  game/gm_memory[19][9][3]_i_8/O
                         net (fo=173, routed)         6.328    17.195    game/temp_grid360_out
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.150    17.345 f  game/gm_memory[2][2][3]_i_6/O
                         net (fo=170, routed)         4.978    22.323    game/temp_grid130_out
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.326    22.649 r  game/vga_red_OBUF[3]_inst_i_1837/O
                         net (fo=3, routed)           0.313    22.961    game/vga_red_OBUF[3]_inst_i_1837_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    23.085 f  game/vga_red_OBUF[3]_inst_i_2332/O
                         net (fo=8, routed)           1.695    24.780    game/vga_red_OBUF[3]_inst_i_2332_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    24.904 f  game/vga_red_OBUF[3]_inst_i_2337/O
                         net (fo=1, routed)           0.665    25.570    game/vga_red_OBUF[3]_inst_i_2337_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124    25.694 f  game/vga_red_OBUF[3]_inst_i_1856/O
                         net (fo=4, routed)           2.482    28.176    game/vga_red_OBUF[3]_inst_i_1856_n_0
    SLICE_X48Y114        LUT2 (Prop_lut2_I1_O)        0.152    28.328 r  game/vga_green_OBUF[3]_inst_i_280/O
                         net (fo=1, routed)           1.860    30.188    game/game_grid_array[10][4][3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.326    30.514 r  game/vga_green_OBUF[3]_inst_i_170/O
                         net (fo=1, routed)           0.000    30.514    game/vga_green_OBUF[3]_inst_i_170_n_0
    SLICE_X16Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    30.726 r  game/vga_green_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.000    30.726    game/vga_green_OBUF[3]_inst_i_73_n_0
    SLICE_X16Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    30.820 r  game/vga_green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.236    32.056    game/vga_green_OBUF[3]_inst_i_30_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.316    32.372 r  game/vga_green_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    32.372    game/vga_green_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    32.581 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    33.584    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    33.881 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    35.390    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    35.514 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.590    36.104    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    36.228 r  game/vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.607    39.835    vga_blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    43.360 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.360    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.266ns  (logic 7.134ns (18.644%)  route 31.132ns (81.356%))
  Logic Levels:           17  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 r  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.419    10.540    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.867 f  game/gm_memory[19][9][3]_i_8/O
                         net (fo=173, routed)         6.328    17.195    game/temp_grid360_out
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.150    17.345 f  game/gm_memory[2][2][3]_i_6/O
                         net (fo=170, routed)         4.978    22.323    game/temp_grid130_out
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.326    22.649 r  game/vga_red_OBUF[3]_inst_i_1837/O
                         net (fo=3, routed)           0.313    22.961    game/vga_red_OBUF[3]_inst_i_1837_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    23.085 f  game/vga_red_OBUF[3]_inst_i_2332/O
                         net (fo=8, routed)           1.695    24.780    game/vga_red_OBUF[3]_inst_i_2332_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    24.904 f  game/vga_red_OBUF[3]_inst_i_2337/O
                         net (fo=1, routed)           0.665    25.570    game/vga_red_OBUF[3]_inst_i_2337_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124    25.694 f  game/vga_red_OBUF[3]_inst_i_1856/O
                         net (fo=4, routed)           2.482    28.176    game/vga_red_OBUF[3]_inst_i_1856_n_0
    SLICE_X48Y114        LUT2 (Prop_lut2_I1_O)        0.152    28.328 r  game/vga_green_OBUF[3]_inst_i_280/O
                         net (fo=1, routed)           1.860    30.188    game/game_grid_array[10][4][3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.326    30.514 r  game/vga_green_OBUF[3]_inst_i_170/O
                         net (fo=1, routed)           0.000    30.514    game/vga_green_OBUF[3]_inst_i_170_n_0
    SLICE_X16Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    30.726 r  game/vga_green_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.000    30.726    game/vga_green_OBUF[3]_inst_i_73_n_0
    SLICE_X16Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    30.820 r  game/vga_green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.236    32.056    game/vga_green_OBUF[3]_inst_i_30_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.316    32.372 r  game/vga_green_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    32.372    game/vga_green_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    32.581 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    33.584    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    33.881 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    35.390    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    35.514 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    35.945    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    36.069 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.775    39.845    vga_blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    43.340 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.340    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.149ns  (logic 7.158ns (18.763%)  route 30.992ns (81.237%))
  Logic Levels:           17  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 r  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.419    10.540    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.867 f  game/gm_memory[19][9][3]_i_8/O
                         net (fo=173, routed)         6.328    17.195    game/temp_grid360_out
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.150    17.345 f  game/gm_memory[2][2][3]_i_6/O
                         net (fo=170, routed)         4.978    22.323    game/temp_grid130_out
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.326    22.649 r  game/vga_red_OBUF[3]_inst_i_1837/O
                         net (fo=3, routed)           0.313    22.961    game/vga_red_OBUF[3]_inst_i_1837_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    23.085 f  game/vga_red_OBUF[3]_inst_i_2332/O
                         net (fo=8, routed)           1.695    24.780    game/vga_red_OBUF[3]_inst_i_2332_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    24.904 f  game/vga_red_OBUF[3]_inst_i_2337/O
                         net (fo=1, routed)           0.665    25.570    game/vga_red_OBUF[3]_inst_i_2337_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124    25.694 f  game/vga_red_OBUF[3]_inst_i_1856/O
                         net (fo=4, routed)           2.482    28.176    game/vga_red_OBUF[3]_inst_i_1856_n_0
    SLICE_X48Y114        LUT2 (Prop_lut2_I1_O)        0.152    28.328 r  game/vga_green_OBUF[3]_inst_i_280/O
                         net (fo=1, routed)           1.860    30.188    game/game_grid_array[10][4][3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.326    30.514 r  game/vga_green_OBUF[3]_inst_i_170/O
                         net (fo=1, routed)           0.000    30.514    game/vga_green_OBUF[3]_inst_i_170_n_0
    SLICE_X16Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    30.726 r  game/vga_green_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.000    30.726    game/vga_green_OBUF[3]_inst_i_73_n_0
    SLICE_X16Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    30.820 r  game/vga_green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.236    32.056    game/vga_green_OBUF[3]_inst_i_30_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.316    32.372 r  game/vga_green_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    32.372    game/vga_green_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    32.581 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    33.584    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    33.881 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    35.390    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    35.514 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    35.945    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    36.069 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.635    39.705    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    43.223 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.223    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.101ns  (logic 7.198ns (18.891%)  route 30.904ns (81.109%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 f  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.038    10.159    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.486 r  game/gm_memory[13][9][3]_i_13/O
                         net (fo=164, routed)         2.798    13.284    game/temp_grid362_out
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.408 r  game/gm_memory[2][1][3]_i_6/O
                         net (fo=171, routed)        10.105    23.514    game/temp_grid134_out
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.152    23.666 r  game/vga_red_OBUF[3]_inst_i_2857/O
                         net (fo=1, routed)           0.499    24.164    game/vga_red_OBUF[3]_inst_i_2857_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.348    24.512 f  game/vga_red_OBUF[3]_inst_i_2650/O
                         net (fo=1, routed)           1.168    25.681    game/vga_red_OBUF[3]_inst_i_2650_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  game/vga_red_OBUF[3]_inst_i_2188/O
                         net (fo=3, routed)           0.510    26.314    game/vga_red_OBUF[3]_inst_i_2188_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  game/vga_red_OBUF[3]_inst_i_2489/O
                         net (fo=1, routed)           0.667    27.105    game/vga_red_OBUF[3]_inst_i_2489_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I1_O)        0.124    27.229 r  game/vga_red_OBUF[3]_inst_i_1979/O
                         net (fo=3, routed)           1.326    28.555    game/vga_red_OBUF[3]_inst_i_1979_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.118    28.673 f  game/vga_red_OBUF[3]_inst_i_1259/O
                         net (fo=1, routed)           0.959    29.632    game/game_grid_array[4][3][1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.326    29.958 f  game/vga_red_OBUF[3]_inst_i_659/O
                         net (fo=1, routed)           0.000    29.958    game/vga_red_OBUF[3]_inst_i_659_n_0
    SLICE_X4Y126         MUXF7 (Prop_muxf7_I1_O)      0.245    30.203 f  game/vga_red_OBUF[3]_inst_i_288/O
                         net (fo=1, routed)           0.000    30.203    game/vga_red_OBUF[3]_inst_i_288_n_0
    SLICE_X4Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    30.307 f  game/vga_red_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           2.005    32.312    game/vga_red_OBUF[3]_inst_i_109_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.316    32.628 f  game/vga_red_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    32.628    game/vga_red_OBUF[3]_inst_i_37_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    32.842 f  game/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.925    33.767    game/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.297    34.064 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.748    35.812    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.124    35.936 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.718    39.654    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    43.175 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.175    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.984ns  (logic 7.142ns (18.804%)  route 30.842ns (81.196%))
  Logic Levels:           17  (LUT2=2 LUT4=2 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 r  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.419    10.540    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.867 f  game/gm_memory[19][9][3]_i_8/O
                         net (fo=173, routed)         6.328    17.195    game/temp_grid360_out
    SLICE_X0Y139         LUT4 (Prop_lut4_I0_O)        0.150    17.345 f  game/gm_memory[2][2][3]_i_6/O
                         net (fo=170, routed)         4.978    22.323    game/temp_grid130_out
    SLICE_X9Y104         LUT6 (Prop_lut6_I0_O)        0.326    22.649 r  game/vga_red_OBUF[3]_inst_i_1837/O
                         net (fo=3, routed)           0.313    22.961    game/vga_red_OBUF[3]_inst_i_1837_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I5_O)        0.124    23.085 f  game/vga_red_OBUF[3]_inst_i_2332/O
                         net (fo=8, routed)           1.695    24.780    game/vga_red_OBUF[3]_inst_i_2332_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I1_O)        0.124    24.904 f  game/vga_red_OBUF[3]_inst_i_2337/O
                         net (fo=1, routed)           0.665    25.570    game/vga_red_OBUF[3]_inst_i_2337_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124    25.694 f  game/vga_red_OBUF[3]_inst_i_1856/O
                         net (fo=4, routed)           2.482    28.176    game/vga_red_OBUF[3]_inst_i_1856_n_0
    SLICE_X48Y114        LUT2 (Prop_lut2_I1_O)        0.152    28.328 r  game/vga_green_OBUF[3]_inst_i_280/O
                         net (fo=1, routed)           1.860    30.188    game/game_grid_array[10][4][3]
    SLICE_X16Y116        LUT6 (Prop_lut6_I1_O)        0.326    30.514 r  game/vga_green_OBUF[3]_inst_i_170/O
                         net (fo=1, routed)           0.000    30.514    game/vga_green_OBUF[3]_inst_i_170_n_0
    SLICE_X16Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    30.726 r  game/vga_green_OBUF[3]_inst_i_73/O
                         net (fo=1, routed)           0.000    30.726    game/vga_green_OBUF[3]_inst_i_73_n_0
    SLICE_X16Y116        MUXF8 (Prop_muxf8_I1_O)      0.094    30.820 r  game/vga_green_OBUF[3]_inst_i_30/O
                         net (fo=1, routed)           1.236    32.056    game/vga_green_OBUF[3]_inst_i_30_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I5_O)        0.316    32.372 r  game/vga_green_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    32.372    game/vga_green_OBUF[3]_inst_i_11_n_0
    SLICE_X8Y100         MUXF7 (Prop_muxf7_I0_O)      0.209    32.581 r  game/vga_green_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           1.004    33.584    game/vga_green_OBUF[3]_inst_i_5_n_0
    SLICE_X19Y100        LUT5 (Prop_lut5_I2_O)        0.297    33.881 r  game/vga_green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.509    35.390    game/renderer/game_grid_array__0[3]
    SLICE_X28Y77         LUT2 (Prop_lut2_I0_O)        0.124    35.514 r  game/vga_blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.431    35.945    game/vga_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I4_O)        0.124    36.069 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.485    39.555    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    43.058 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.058    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_y_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.953ns  (logic 7.182ns (18.925%)  route 30.770ns (81.075%))
  Logic Levels:           17  (LUT3=1 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.553     5.074    game/clk_IBUF_BUFG
    SLICE_X36Y93         FDRE                                         r  game/active_y_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  game/active_y_reg[2]_rep/Q
                         net (fo=102, routed)         3.437     8.967    game/active_y_reg[2]_rep_n_0
    SLICE_X32Y90         LUT4 (Prop_lut4_I2_O)        0.154     9.121 f  game/gm_memory[13][9][3]_i_41/O
                         net (fo=6, routed)           1.038    10.159    game/gm_memory[13][9][3]_i_41_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I0_O)        0.327    10.486 r  game/gm_memory[13][9][3]_i_13/O
                         net (fo=164, routed)         2.798    13.284    game/temp_grid362_out
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124    13.408 r  game/gm_memory[2][1][3]_i_6/O
                         net (fo=171, routed)        10.105    23.514    game/temp_grid134_out
    SLICE_X14Y146        LUT5 (Prop_lut5_I4_O)        0.152    23.666 r  game/vga_red_OBUF[3]_inst_i_2857/O
                         net (fo=1, routed)           0.499    24.164    game/vga_red_OBUF[3]_inst_i_2857_n_0
    SLICE_X15Y146        LUT6 (Prop_lut6_I5_O)        0.348    24.512 f  game/vga_red_OBUF[3]_inst_i_2650/O
                         net (fo=1, routed)           1.168    25.681    game/vga_red_OBUF[3]_inst_i_2650_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  game/vga_red_OBUF[3]_inst_i_2188/O
                         net (fo=3, routed)           0.510    26.314    game/vga_red_OBUF[3]_inst_i_2188_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I5_O)        0.124    26.438 r  game/vga_red_OBUF[3]_inst_i_2489/O
                         net (fo=1, routed)           0.667    27.105    game/vga_red_OBUF[3]_inst_i_2489_n_0
    SLICE_X20Y143        LUT6 (Prop_lut6_I1_O)        0.124    27.229 r  game/vga_red_OBUF[3]_inst_i_1979/O
                         net (fo=3, routed)           1.326    28.555    game/vga_red_OBUF[3]_inst_i_1979_n_0
    SLICE_X11Y126        LUT3 (Prop_lut3_I1_O)        0.118    28.673 f  game/vga_red_OBUF[3]_inst_i_1259/O
                         net (fo=1, routed)           0.959    29.632    game/game_grid_array[4][3][1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I5_O)        0.326    29.958 f  game/vga_red_OBUF[3]_inst_i_659/O
                         net (fo=1, routed)           0.000    29.958    game/vga_red_OBUF[3]_inst_i_659_n_0
    SLICE_X4Y126         MUXF7 (Prop_muxf7_I1_O)      0.245    30.203 f  game/vga_red_OBUF[3]_inst_i_288/O
                         net (fo=1, routed)           0.000    30.203    game/vga_red_OBUF[3]_inst_i_288_n_0
    SLICE_X4Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    30.307 f  game/vga_red_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           2.005    32.312    game/vga_red_OBUF[3]_inst_i_109_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I1_O)        0.316    32.628 f  game/vga_red_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    32.628    game/vga_red_OBUF[3]_inst_i_37_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I1_O)      0.214    32.842 f  game/vga_red_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.925    33.767    game/vga_red_OBUF[3]_inst_i_13_n_0
    SLICE_X15Y96         LUT5 (Prop_lut5_I4_O)        0.297    34.064 f  game/vga_red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.748    35.812    game/renderer/game_grid_array__0[1]
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.124    35.936 r  game/vga_green_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.585    39.521    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    43.027 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.027    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.529ns (43.766%)  route 1.965ns (56.234%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.723     2.336    game/score[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.381 r  game/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.052     2.433    game/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.478 r  game/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.211     2.689    game/score_dsp/sel0[2]
    SLICE_X46Y44         LUT4 (Prop_lut4_I3_O)        0.045     2.734 r  game/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.979     3.713    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.943 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.943    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.520ns (42.682%)  route 2.041ns (57.318%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.602     2.216    game/score[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  game/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.136     2.397    game/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.442 r  game/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.177     2.619    game/score_dsp/sel0[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.664 r  game/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.126     3.789    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.010 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.010    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.511ns (42.127%)  route 2.075ns (57.873%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.602     2.216    game/score[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  game/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.136     2.397    game/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.442 r  game/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.317     2.759    game/score_dsp/sel0[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.804 r  game/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.020     3.824    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     5.035 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.035    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.605ns  (logic 1.577ns (43.730%)  route 2.029ns (56.270%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.602     2.216    game/score[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  game/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.136     2.397    game/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.442 r  game/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.177     2.619    game/score_dsp/sel0[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.049     2.668 r  game/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.113     3.781    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.274     5.054 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.054    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.687ns  (logic 1.531ns (41.531%)  route 2.156ns (58.469%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.602     2.216    game/score[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  game/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.136     2.397    game/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.442 r  game/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.225     2.667    game/score_dsp/sel0[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I1_O)        0.045     2.712 r  game/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.904    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     5.136 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.136    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.697ns  (logic 1.610ns (43.562%)  route 2.086ns (56.438%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.723     2.336    game/score[1]
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.045     2.381 r  game/seg_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.052     2.433    game/seg_OBUF[6]_inst_i_21_n_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.478 r  game/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.211     2.689    game/score_dsp/sel0[2]
    SLICE_X46Y44         LUT4 (Prop_lut4_I0_O)        0.047     2.736 r  game/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.100     3.837    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     5.146 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.146    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.697ns  (logic 1.600ns (43.273%)  route 2.097ns (56.727%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.566     1.449    game/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  game/gm_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  game/gm_score_reg[1]/Q
                         net (fo=19, routed)          0.602     2.216    game/score[1]
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.261 r  game/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.136     2.397    game/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.442 r  game/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.317     2.759    game/score_dsp/sel0[1]
    SLICE_X46Y44         LUT4 (Prop_lut4_I2_O)        0.044     2.803 r  game/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.845    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.302     5.147 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.147    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_x_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.961ns  (logic 1.642ns (41.467%)  route 2.318ns (58.533%))
  Logic Levels:           7  (LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.560     1.443    game/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  game/active_x_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  game/active_x_reg[3]_rep__0/Q
                         net (fo=110, routed)         0.243     1.827    game/active_x_reg[3]_rep__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  game/vga_red_OBUF[3]_inst_i_372/O
                         net (fo=1, routed)           0.058     1.930    game/vga_red_OBUF[3]_inst_i_372_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.975 r  game/vga_red_OBUF[3]_inst_i_147/O
                         net (fo=1, routed)           0.188     2.163    game/game_grid_array[18][8][0]
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  game/vga_red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.278     2.485    game/vga_red_OBUF[3]_inst_i_48_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.530 r  game/vga_red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.049     2.579    game/vga_red_OBUF[3]_inst_i_17_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.045     2.624 r  game/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.515     3.139    game/renderer/game_grid_array__0[0]
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.045     3.184 r  game/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.988     4.173    vga_green_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.404 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.404    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_x_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.116ns  (logic 1.616ns (39.246%)  route 2.501ns (60.754%))
  Logic Levels:           7  (LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.560     1.443    game/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  game/active_x_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  game/active_x_reg[3]_rep__0/Q
                         net (fo=110, routed)         0.243     1.827    game/active_x_reg[3]_rep__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  game/vga_red_OBUF[3]_inst_i_372/O
                         net (fo=1, routed)           0.058     1.930    game/vga_red_OBUF[3]_inst_i_372_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.975 r  game/vga_red_OBUF[3]_inst_i_147/O
                         net (fo=1, routed)           0.188     2.163    game/game_grid_array[18][8][0]
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  game/vga_red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.278     2.485    game/vga_red_OBUF[3]_inst_i_48_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.530 r  game/vga_red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.049     2.579    game/vga_red_OBUF[3]_inst_i_17_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.045     2.624 r  game/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.482     3.107    game/renderer/game_grid_array__0[0]
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.045     3.152 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.203     4.355    vga_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.560 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.560    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/active_x_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.195ns  (logic 1.631ns (38.879%)  route 2.564ns (61.121%))
  Logic Levels:           7  (LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.560     1.443    game/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  game/active_x_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  game/active_x_reg[3]_rep__0/Q
                         net (fo=110, routed)         0.243     1.827    game/active_x_reg[3]_rep__0_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  game/vga_red_OBUF[3]_inst_i_372/O
                         net (fo=1, routed)           0.058     1.930    game/vga_red_OBUF[3]_inst_i_372_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.975 r  game/vga_red_OBUF[3]_inst_i_147/O
                         net (fo=1, routed)           0.188     2.163    game/game_grid_array[18][8][0]
    SLICE_X15Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  game/vga_red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.278     2.485    game/vga_red_OBUF[3]_inst_i_48_n_0
    SLICE_X15Y95         LUT6 (Prop_lut6_I3_O)        0.045     2.530 r  game/vga_red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.049     2.579    game/vga_red_OBUF[3]_inst_i_17_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I0_O)        0.045     2.624 r  game/vga_red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           0.482     3.107    game/renderer/game_grid_array__0[0]
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.045     3.152 r  game/vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.266     4.418    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.638 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.638    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           920 Endpoints
Min Delay           920 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][5][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.565ns (11.132%)  route 12.496ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        12.004    13.445    game/rst_IBUF
    SLICE_X26Y134        LUT5 (Prop_lut5_I0_O)        0.124    13.569 r  game/gm_memory[6][5][3]_i_1/O
                         net (fo=4, routed)           0.493    14.062    game/gm_memory[6][5][3]_i_1_n_0
    SLICE_X24Y137        FDRE                                         r  game/gm_memory_reg[6][5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.608     4.949    game/clk_IBUF_BUFG
    SLICE_X24Y137        FDRE                                         r  game/gm_memory_reg[6][5][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][5][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.565ns (11.132%)  route 12.496ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        12.004    13.445    game/rst_IBUF
    SLICE_X26Y134        LUT5 (Prop_lut5_I0_O)        0.124    13.569 r  game/gm_memory[6][5][3]_i_1/O
                         net (fo=4, routed)           0.493    14.062    game/gm_memory[6][5][3]_i_1_n_0
    SLICE_X25Y137        FDRE                                         r  game/gm_memory_reg[6][5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.608     4.949    game/clk_IBUF_BUFG
    SLICE_X25Y137        FDRE                                         r  game/gm_memory_reg[6][5][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][5][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.565ns (11.132%)  route 12.496ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        12.004    13.445    game/rst_IBUF
    SLICE_X26Y134        LUT5 (Prop_lut5_I0_O)        0.124    13.569 r  game/gm_memory[6][5][3]_i_1/O
                         net (fo=4, routed)           0.493    14.062    game/gm_memory[6][5][3]_i_1_n_0
    SLICE_X25Y137        FDRE                                         r  game/gm_memory_reg[6][5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.608     4.949    game/clk_IBUF_BUFG
    SLICE_X25Y137        FDRE                                         r  game/gm_memory_reg[6][5][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][5][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.062ns  (logic 1.565ns (11.132%)  route 12.496ns (88.868%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        12.004    13.445    game/rst_IBUF
    SLICE_X26Y134        LUT5 (Prop_lut5_I0_O)        0.124    13.569 r  game/gm_memory[6][5][3]_i_1/O
                         net (fo=4, routed)           0.493    14.062    game/gm_memory[6][5][3]_i_1_n_0
    SLICE_X24Y137        FDRE                                         r  game/gm_memory_reg[6][5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.608     4.949    game/clk_IBUF_BUFG
    SLICE_X24Y137        FDRE                                         r  game/gm_memory_reg[6][5][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[8][5][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.863ns  (logic 1.565ns (11.291%)  route 12.297ns (88.709%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.805    13.247    game/rst_IBUF
    SLICE_X28Y132        LUT5 (Prop_lut5_I0_O)        0.124    13.371 r  game/gm_memory[8][5][3]_i_1/O
                         net (fo=4, routed)           0.492    13.863    game/gm_memory[8][5][3]_i_1_n_0
    SLICE_X28Y134        FDRE                                         r  game/gm_memory_reg[8][5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.605     4.946    game/clk_IBUF_BUFG
    SLICE_X28Y134        FDRE                                         r  game/gm_memory_reg[8][5][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[11][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.824ns  (logic 1.565ns (11.323%)  route 12.259ns (88.677%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.575    13.016    game/rst_IBUF
    SLICE_X33Y134        LUT6 (Prop_lut6_I0_O)        0.124    13.140 r  game/gm_memory[11][0][3]_i_1/O
                         net (fo=4, routed)           0.684    13.824    game/gm_memory[11][0][3]_i_1_n_0
    SLICE_X32Y138        FDRE                                         r  game/gm_memory_reg[11][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.606     4.947    game/clk_IBUF_BUFG
    SLICE_X32Y138        FDRE                                         r  game/gm_memory_reg[11][0][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.816ns  (logic 1.565ns (11.330%)  route 12.251ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.706    13.147    game/rst_IBUF
    SLICE_X27Y133        LUT5 (Prop_lut5_I0_O)        0.124    13.271 r  game/gm_memory[6][3][3]_i_1/O
                         net (fo=4, routed)           0.544    13.816    game/gm_memory[6][3][3]_i_1_n_0
    SLICE_X26Y135        FDRE                                         r  game/gm_memory_reg[6][3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.607     4.948    game/clk_IBUF_BUFG
    SLICE_X26Y135        FDRE                                         r  game/gm_memory_reg[6][3][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][3][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.816ns  (logic 1.565ns (11.330%)  route 12.251ns (88.670%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.706    13.147    game/rst_IBUF
    SLICE_X27Y133        LUT5 (Prop_lut5_I0_O)        0.124    13.271 r  game/gm_memory[6][3][3]_i_1/O
                         net (fo=4, routed)           0.544    13.816    game/gm_memory[6][3][3]_i_1_n_0
    SLICE_X26Y135        FDRE                                         r  game/gm_memory_reg[6][3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.607     4.948    game/clk_IBUF_BUFG
    SLICE_X26Y135        FDRE                                         r  game/gm_memory_reg[6][3][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[6][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.804ns  (logic 1.565ns (11.340%)  route 12.238ns (88.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.706    13.147    game/rst_IBUF
    SLICE_X27Y133        LUT5 (Prop_lut5_I0_O)        0.124    13.271 r  game/gm_memory[6][3][3]_i_1/O
                         net (fo=4, routed)           0.532    13.804    game/gm_memory[6][3][3]_i_1_n_0
    SLICE_X27Y134        FDRE                                         r  game/gm_memory_reg[6][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.606     4.947    game/clk_IBUF_BUFG
    SLICE_X27Y134        FDRE                                         r  game/gm_memory_reg[6][3][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game/gm_memory_reg[8][3][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.803ns  (logic 1.565ns (11.340%)  route 12.238ns (88.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=274, routed)        11.704    13.145    game/rst_IBUF
    SLICE_X27Y133        LUT5 (Prop_lut5_I0_O)        0.124    13.269 r  game/gm_memory[8][3][3]_i_1/O
                         net (fo=4, routed)           0.534    13.803    game/gm_memory[8][3][3]_i_1_n_0
    SLICE_X25Y133        FDRE                                         r  game/gm_memory_reg[8][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         1.605     4.946    game/clk_IBUF_BUFG
    SLICE_X25Y133        FDRE                                         r  game/gm_memory_reg[8][3][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.222ns (14.650%)  route 1.293ns (85.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.293     1.515    db_up/D[0]
    SLICE_X28Y61         FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.956    db_up/clk_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.221ns (14.540%)  route 1.296ns (85.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.296     1.517    db_down/D[0]
    SLICE_X28Y61         FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.956    db_down/clk_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.219ns (13.521%)  route 1.402ns (86.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.622    db_right/D[0]
    SLICE_X28Y61         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.956    db_right/clk_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.219ns (13.388%)  route 1.419ns (86.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.419     1.639    db_left/D[0]
    SLICE_X28Y61         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.956    db_left/clk_IBUF_BUFG
    SLICE_X28Y61         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.210ns (12.679%)  route 1.443ns (87.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.443     1.653    rst_IBUF
    SLICE_X33Y54         FDCE                                         f  grav_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X33Y54         FDCE                                         r  grav_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.210ns (12.646%)  route 1.447ns (87.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.447     1.657    rst_IBUF
    SLICE_X32Y54         FDCE                                         f  grav_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  grav_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.210ns (12.646%)  route 1.447ns (87.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.447     1.657    rst_IBUF
    SLICE_X32Y54         FDCE                                         f  grav_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  grav_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.210ns (12.646%)  route 1.447ns (87.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.447     1.657    rst_IBUF
    SLICE_X32Y54         FDCE                                         f  grav_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  grav_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.210ns (12.646%)  route 1.447ns (87.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.447     1.657    rst_IBUF
    SLICE_X32Y54         FDCE                                         f  grav_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  grav_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            grav_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.166%)  route 1.513ns (87.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=274, routed)         1.513     1.722    rst_IBUF
    SLICE_X32Y55         FDCE                                         f  grav_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=977, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y55         FDCE                                         r  grav_cnt_reg[5]/C





