

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:42:48 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_26 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 33 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 34 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg1_r_0_0211_loc = alloca i64 1"   --->   Operation 35 'alloca' 'arg1_r_0_0211_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg1_r_125_0212_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg1_r_125_0212_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg1_r_226_0213_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg1_r_226_0213_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg1_r_3_0214_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg1_r_3_0214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0215_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg1_r_1_0_0215_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0216_loc = alloca i64 1"   --->   Operation 40 'alloca' 'arg1_r_1_1_0216_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0217_loc = alloca i64 1"   --->   Operation 41 'alloca' 'arg1_r_1_2_0217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0218_loc = alloca i64 1"   --->   Operation 42 'alloca' 'arg1_r_2_0_0218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0219_loc = alloca i64 1"   --->   Operation 43 'alloca' 'arg1_r_2_1_0219_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0220_loc = alloca i64 1"   --->   Operation 44 'alloca' 'arg1_r_2_2_0220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 45 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 46 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 47 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arr_2 = alloca i64 1" [d3.cpp:13]   --->   Operation 48 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 51 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 52 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 55 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 56 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 58 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 59 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 60 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_2_0220_loc, i32 %arg1_r_2_1_0219_loc, i32 %arg1_r_2_0_0218_loc, i32 %arg1_r_1_2_0217_loc, i32 %arg1_r_1_1_0216_loc, i32 %arg1_r_1_0_0215_loc, i32 %arg1_r_3_0214_loc, i32 %arg1_r_226_0213_loc, i32 %arg1_r_125_0212_loc, i32 %arg1_r_0_0211_loc" [d3.cpp:17]   --->   Operation 62 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r_2_2_0220_loc, i32 %arg1_r_2_1_0219_loc, i32 %arg1_r_2_0_0218_loc, i32 %arg1_r_1_2_0217_loc, i32 %arg1_r_1_1_0216_loc, i32 %arg1_r_1_0_0215_loc, i32 %arg1_r_3_0214_loc, i32 %arg1_r_226_0213_loc, i32 %arg1_r_125_0212_loc, i32 %arg1_r_0_0211_loc" [d3.cpp:17]   --->   Operation 64 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_3_0214_loc_load = load i32 %arg1_r_3_0214_loc"   --->   Operation 65 'load' 'arg1_r_3_0214_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 66 '%mul16 = mul i32 %arg1_r_3_0214_loc_load, i32 38'
ST_12 : Operation 66 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_3_0214_loc_load, i32 38"   --->   Operation 66 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0220_loc_load = load i32 %arg1_r_2_2_0220_loc"   --->   Operation 67 'load' 'arg1_r_2_2_0220_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0219_loc_load = load i32 %arg1_r_2_1_0219_loc"   --->   Operation 68 'load' 'arg1_r_2_1_0219_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0218_loc_load = load i32 %arg1_r_2_0_0218_loc"   --->   Operation 69 'load' 'arg1_r_2_0_0218_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0217_loc_load = load i32 %arg1_r_1_2_0217_loc"   --->   Operation 70 'load' 'arg1_r_1_2_0217_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0216_loc_load = load i32 %arg1_r_1_1_0216_loc"   --->   Operation 71 'load' 'arg1_r_1_1_0216_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0215_loc_load = load i32 %arg1_r_1_0_0215_loc"   --->   Operation 72 'load' 'arg1_r_1_0_0215_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_226_0213_loc_load = load i32 %arg1_r_226_0213_loc"   --->   Operation 73 'load' 'arg1_r_226_0213_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_125_0212_loc_load = load i32 %arg1_r_125_0212_loc"   --->   Operation 74 'load' 'arg1_r_125_0212_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_0_0211_loc_load = load i32 %arg1_r_0_0211_loc"   --->   Operation 75 'load' 'arg1_r_0_0211_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_125_0212_loc_load, i32 %arg1_r_226_0213_loc_load, i32 %arg1_r_0_0211_loc_load, i32 %arg1_r_1_0_0215_loc_load, i32 %arg1_r_1_1_0216_loc_load, i32 %arg1_r_1_2_0217_loc_load, i32 %arg1_r_2_0_0218_loc_load, i32 %arg1_r_2_1_0219_loc_load, i32 %arg1_r_2_2_0220_loc_load, i64 %arr, i64 %arr_1, i64 %arr_2, i32 %mul16, i32 %mul16"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i32 %arg1_r_125_0212_loc_load, i32 %arg1_r_226_0213_loc_load, i32 %arg1_r_0_0211_loc_load, i32 %arg1_r_1_0_0215_loc_load, i32 %arg1_r_1_1_0216_loc_load, i32 %arg1_r_1_2_0217_loc_load, i32 %arg1_r_2_0_0218_loc_load, i32 %arg1_r_2_1_0219_loc_load, i32 %arg1_r_2_2_0220_loc_load, i64 %arr, i64 %arr_1, i64 %arr_2, i32 %mul16, i32 %mul16"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 78 '%mul45 = mul i32 %arg1_r_2_2_0220_loc_load, i32 19'
ST_14 : Operation 78 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_2_2_0220_loc_load, i32 19"   --->   Operation 78 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_125_0212_loc_load, i32 %arg1_r_226_0213_loc_load, i32 %arg1_r_0_0211_loc_load, i32 %arg1_r_1_0_0215_loc_load, i32 %arg1_r_1_1_0216_loc_load, i32 %arg1_r_1_2_0217_loc_load, i32 %arg1_r_2_0_0218_loc_load, i32 %arg1_r_2_1_0219_loc_load, i32 %arg1_r_2_2_0220_loc_load, i32 %mul45, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 79 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_125_0212_loc_load, i32 %arg1_r_226_0213_loc_load, i32 %arg1_r_0_0211_loc_load, i32 %arg1_r_1_0_0215_loc_load, i32 %arg1_r_1_1_0216_loc_load, i32 %arg1_r_1_2_0217_loc_load, i32 %arg1_r_2_0_0218_loc_load, i32 %arg1_r_2_1_0219_loc_load, i32 %arg1_r_2_2_0220_loc_load, i32 %mul45, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 81 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 82 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 0"   --->   Operation 83 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 84 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:50]   --->   Operation 85 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 86 '%mul219 = mul i32 %arg1_r_1_2_0217_loc_load, i32 38'
ST_17 : Operation 86 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_1_2_0217_loc_load, i32 38"   --->   Operation 86 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 87 '%mul244 = mul i32 %arg1_r_226_0213_loc_load, i32 19'
ST_17 : Operation 87 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_226_0213_loc_load, i32 19"   --->   Operation 87 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 88 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 89 '%mul316 = mul i32 %arg1_r_2_1_0219_loc_load, i32 38'
ST_17 : Operation 89 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_2_1_0219_loc_load, i32 38"   --->   Operation 89 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 90 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 91 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 91 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 92 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 92 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 93 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:92]   --->   Operation 93 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 94 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 95 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_0_0211_loc_load" [d3.cpp:50]   --->   Operation 96 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_3_0214_loc_load, i32 1" [d3.cpp:50]   --->   Operation 97 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 98 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 99 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_18 : Operation 99 [1/1] (2.60ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 99 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 100 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:50]   --->   Operation 100 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_1_0_0215_loc_load" [d3.cpp:50]   --->   Operation 101 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_2_2_0220_loc_load, i32 1" [d3.cpp:50]   --->   Operation 102 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 103 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 104 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_18 : Operation 104 [1/1] (2.60ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 104 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg1_r_2_0_0218_loc_load" [d3.cpp:50]   --->   Operation 105 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_1_2_0217_loc_load, i32 1" [d3.cpp:50]   --->   Operation 106 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 107 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 108 '%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4'
ST_18 : Operation 108 [1/1] (2.60ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 108 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg1_r_125_0212_loc_load" [d3.cpp:50]   --->   Operation 109 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_226_0213_loc_load, i32 1" [d3.cpp:50]   --->   Operation 110 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 111 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 112 '%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6'
ST_18 : Operation 112 [1/1] (2.60ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6" [d3.cpp:50]   --->   Operation 112 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_1_1_0216_loc_load" [d3.cpp:50]   --->   Operation 113 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_2_1_0219_loc_load, i32 1" [d3.cpp:50]   --->   Operation 114 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 115 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 116 '%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8'
ST_18 : Operation 116 [1/1] (2.60ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 116 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_3" [d3.cpp:50]   --->   Operation 117 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %arr_load" [d3.cpp:50]   --->   Operation 118 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 119 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %add_ln50, i64 %arr_load" [d3.cpp:50]   --->   Operation 120 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_2 = add i64 %mul_ln50, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 121 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 122 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 122 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 123 [1/1] (0.94ns)   --->   "%add_ln50_5 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:50]   --->   Operation 123 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 124 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %add_ln50_3, i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 125 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_2_2_0220_loc_load"   --->   Operation 126 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 127 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_18 : Operation 127 [1/1] (2.60ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 127 'mul' 'mul157' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 128 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 129 '%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3'
ST_18 : Operation 129 [1/1] (2.60ns)   --->   "%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3" [d3.cpp:60]   --->   Operation 129 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 130 '%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_18 : Operation 130 [1/1] (2.60ns)   --->   "%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d3.cpp:61]   --->   Operation 130 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 131 '%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50'
ST_18 : Operation 131 [1/1] (2.60ns)   --->   "%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50" [d3.cpp:62]   --->   Operation 131 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 132 '%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50'
ST_18 : Operation 132 [1/1] (2.60ns)   --->   "%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 132 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_1_2_0217_loc_load, i32 2" [d3.cpp:60]   --->   Operation 133 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 134 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 135 '%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2'
ST_18 : Operation 135 [1/1] (2.60ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2" [d3.cpp:60]   --->   Operation 135 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 136 '%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2'
ST_18 : Operation 136 [1/1] (2.60ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2" [d3.cpp:61]   --->   Operation 136 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %arg1_r_1_0_0215_loc_load" [d3.cpp:62]   --->   Operation 137 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln50_4" [d3.cpp:62]   --->   Operation 138 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 139 '%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1'
ST_18 : Operation 139 [1/1] (2.69ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1" [d3.cpp:62]   --->   Operation 139 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 140 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_1_1_0216_loc_load, i32 1" [d3.cpp:64]   --->   Operation 141 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 142 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 143 '%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2'
ST_18 : Operation 143 [1/1] (2.60ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2" [d3.cpp:64]   --->   Operation 143 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 144 '%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4'
ST_18 : Operation 144 [1/1] (2.60ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4" [d3.cpp:60]   --->   Operation 144 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 145 '%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4'
ST_18 : Operation 145 [1/1] (2.60ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4" [d3.cpp:61]   --->   Operation 145 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 146 '%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4'
ST_18 : Operation 146 [1/1] (2.60ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4" [d3.cpp:62]   --->   Operation 146 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_125_0212_loc_load, i32 1" [d3.cpp:64]   --->   Operation 147 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 148 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 149 '%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4'
ST_18 : Operation 149 [1/1] (2.60ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4" [d3.cpp:64]   --->   Operation 149 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_2_1_0219_loc_load, i32 2" [d3.cpp:60]   --->   Operation 150 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 151 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 152 '%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6'
ST_18 : Operation 152 [1/1] (2.60ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6" [d3.cpp:60]   --->   Operation 152 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 153 '%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6'
ST_18 : Operation 153 [1/1] (2.60ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6" [d3.cpp:61]   --->   Operation 153 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 154 '%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6'
ST_18 : Operation 154 [1/1] (2.60ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6" [d3.cpp:62]   --->   Operation 154 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 155 '%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8'
ST_18 : Operation 155 [1/1] (2.60ns)   --->   "%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 155 'mul' 'mul202' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_3_0214_loc_load"   --->   Operation 156 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 157 '%mul211 = mul i64 %zext_ln30_1, i64 %conv206'
ST_18 : Operation 157 [1/1] (2.60ns)   --->   "%mul211 = mul i64 %zext_ln30_1, i64 %conv206" [d3.cpp:30]   --->   Operation 157 'mul' 'mul211' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_226_0213_loc_load"   --->   Operation 158 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 159 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 160 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_18 : Operation 160 [1/1] (2.60ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220"   --->   Operation 160 'mul' 'mul221' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 1"   --->   Operation 161 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 162 '%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50'
ST_18 : Operation 162 [1/1] (2.60ns)   --->   "%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 162 'mul' 'mul229' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%empty_32 = shl i32 %arg1_r_2_0_0218_loc_load, i32 1"   --->   Operation 163 'shl' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_32"   --->   Operation 164 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 165 '%mul237 = mul i64 %conv236, i64 %zext_ln50_2'
ST_18 : Operation 165 [1/1] (2.60ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 165 'mul' 'mul237' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 166 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 167 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_18 : Operation 167 [1/1] (2.60ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216"   --->   Operation 167 'mul' 'mul246' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 168 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 169 '%mul254 = mul i64 %conv236, i64 %zext_ln50'
ST_18 : Operation 169 [1/1] (2.60ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 169 'mul' 'mul254' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_1_0_0215_loc_load, i32 1"   --->   Operation 170 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_33"   --->   Operation 171 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 172 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_18 : Operation 172 [1/1] (2.60ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 172 'mul' 'mul262' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_2_1_0219_loc_load"   --->   Operation 173 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 174 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0219_cast = zext i32 %arg1_r_2_1_0219_loc_load"   --->   Operation 175 'zext' 'arg1_r_2_1_0219_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 176 '%mul2721321 = mul i63 %mul219_cast, i63 %arg1_r_2_1_0219_cast'
ST_18 : Operation 176 [1/1] (2.69ns)   --->   "%mul2721321 = mul i63 %mul219_cast, i63 %arg1_r_2_1_0219_cast"   --->   Operation 176 'mul' 'mul2721321' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 177 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 178 '%mul2821219 = mul i63 %mul244_cast, i63 %arg1_r_2_1_0219_cast'
ST_18 : Operation 178 [1/1] (2.69ns)   --->   "%mul2821219 = mul i63 %mul244_cast, i63 %arg1_r_2_1_0219_cast"   --->   Operation 178 'mul' 'mul2821219' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2821219, i1 0"   --->   Operation 179 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 180 '%mul290 = mul i64 %conv261, i64 %zext_ln50'
ST_18 : Operation 180 [1/1] (2.60ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 180 'mul' 'mul290' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 181 '%mul299 = mul i64 %zext_ln50_8, i64 %conv220'
ST_18 : Operation 181 [1/1] (2.60ns)   --->   "%mul299 = mul i64 %zext_ln50_8, i64 %conv220" [d3.cpp:50]   --->   Operation 181 'mul' 'mul299' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0216_cast = zext i32 %arg1_r_1_1_0216_loc_load"   --->   Operation 182 'zext' 'arg1_r_1_1_0216_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 183 '%mul3091117 = mul i63 %mul244_cast, i63 %arg1_r_1_1_0216_cast'
ST_18 : Operation 183 [1/1] (2.69ns)   --->   "%mul3091117 = mul i63 %mul244_cast, i63 %arg1_r_1_1_0216_cast"   --->   Operation 183 'mul' 'mul3091117' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091117, i1 0"   --->   Operation 184 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%arr_2_addr_2 = getelementptr i64 %arr_2, i64 0, i64 2"   --->   Operation 185 'getelementptr' 'arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 186 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 187 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_18 : Operation 187 [1/1] (2.60ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266"   --->   Operation 187 'mul' 'mul318' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 188 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_18 : Operation 188 [1/1] (2.60ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 188 'mul' 'mul325' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%arg1_r_125_0212_cast = zext i32 %arg1_r_125_0212_loc_load"   --->   Operation 189 'zext' 'arg1_r_125_0212_cast' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.72ns)   --->   Input mux for Operation 190 '%mul3351015 = mul i63 %mul219_cast, i63 %arg1_r_125_0212_cast'
ST_18 : Operation 190 [1/1] (2.69ns)   --->   "%mul3351015 = mul i63 %mul219_cast, i63 %arg1_r_125_0212_cast"   --->   Operation 190 'mul' 'mul3351015' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351015, i1 0"   --->   Operation 191 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 192 '%mul344 = mul i64 %zext_ln64, i64 %zext_ln50'
ST_18 : Operation 192 [1/1] (2.60ns)   --->   "%mul344 = mul i64 %zext_ln64, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 192 'mul' 'mul344' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 193 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%empty_34 = shl i32 %arg1_r_125_0212_loc_load, i32 2"   --->   Operation 194 'shl' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_34"   --->   Operation 195 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 196 '%mul353 = mul i64 %conv352, i64 %zext_ln50_2'
ST_18 : Operation 196 [1/1] (2.60ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 196 'mul' 'mul353' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 197 '%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4'
ST_18 : Operation 197 [1/1] (2.60ns)   --->   "%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 197 'mul' 'mul360' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_1_2_0217_loc_load"   --->   Operation 198 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_18 : [1/1] (0.81ns)   --->   Input mux for Operation 199 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_18 : Operation 199 [1/1] (2.60ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364"   --->   Operation 199 'mul' 'mul369' <Predicate = true> <Delay = 2.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 200 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 201 [1/1] (1.08ns)   --->   "%add_ln78_1 = add i64 %mul_ln60_2, i64 %mul202" [d3.cpp:78]   --->   Operation 201 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %arr_load_1" [d3.cpp:78]   --->   Operation 202 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i64 %add_ln78_1" [d3.cpp:78]   --->   Operation 203 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_2 = add i64 %add_ln78_1, i64 %arr_load_1" [d3.cpp:78]   --->   Operation 204 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 205 [1/1] (1.08ns)   --->   "%add_ln78_3 = add i64 %mul_ln60_1, i64 %mul211" [d3.cpp:78]   --->   Operation 205 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln78_4 = add i64 %mul_ln60, i64 %mul_ln60_3" [d3.cpp:78]   --->   Operation 206 'add' 'add_ln78_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 207 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i64 %add_ln78_4" [d3.cpp:78]   --->   Operation 208 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln78_5 = add i64 %add_ln78_4, i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 209 'add' 'add_ln78_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.95ns)   --->   "%add_ln78_6 = add i26 %trunc_ln78_1, i26 %trunc_ln78" [d3.cpp:78]   --->   Operation 210 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.95ns)   --->   "%add_ln78_7 = add i26 %trunc_ln78_3, i26 %trunc_ln78_2" [d3.cpp:78]   --->   Operation 211 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %add_ln78_5, i64 %add_ln78_2" [d3.cpp:78]   --->   Operation 212 'add' 'add_ln78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 213 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 213 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 214 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 214 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 215 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 216 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 217 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 218 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load" [d3.cpp:61]   --->   Operation 219 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 220 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 221 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 221 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 222 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul157, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 222 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 223 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 224 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 225 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62" [d3.cpp:62]   --->   Operation 226 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i63 %mul_ln62_1" [d3.cpp:62]   --->   Operation 227 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.95ns)   --->   "%add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 228 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %arr_2_load" [d3.cpp:62]   --->   Operation 229 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln2" [d3.cpp:62]   --->   Operation 230 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 231 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %add_ln62_5, i64 %arr_2_load" [d3.cpp:62]   --->   Operation 231 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 232 [2/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_2" [d3.cpp:64]   --->   Operation 232 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64_2, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 233 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 234 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 234 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 235 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:81]   --->   Operation 236 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i64 %mul237, i64 %mul221" [d3.cpp:82]   --->   Operation 237 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 238 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i64 %add_ln82_1, i64 %mul229" [d3.cpp:82]   --->   Operation 238 'add' 'add_ln82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln82" [d3.cpp:83]   --->   Operation 239 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [2/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr_3" [d3.cpp:86]   --->   Operation 240 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_1 = add i64 %mul262, i64 %mul246" [d3.cpp:87]   --->   Operation 241 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i64 %add_ln87_1, i64 %mul254" [d3.cpp:87]   --->   Operation 242 'add' 'add_ln87' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i63 %mul2721321" [d3.cpp:88]   --->   Operation 243 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i64 %add_ln87" [d3.cpp:88]   --->   Operation 244 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:92]   --->   Operation 245 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 246 [1/1] (1.08ns)   --->   "%add_ln92 = add i64 %mul299, i64 %mul290" [d3.cpp:92]   --->   Operation 246 'add' 'add_ln92' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i63 %mul2821219" [d3.cpp:93]   --->   Operation 247 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i64 %add_ln92" [d3.cpp:93]   --->   Operation 248 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %arr_1_load_1" [d3.cpp:94]   --->   Operation 249 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_1 = add i64 %add_ln92, i64 %mul4" [d3.cpp:94]   --->   Operation 250 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 251 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94 = add i64 %add_ln94_1, i64 %arr_1_load_1" [d3.cpp:94]   --->   Operation 251 'add' 'add_ln94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 252 [2/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:97]   --->   Operation 252 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul325, i64 %mul5" [d3.cpp:99]   --->   Operation 253 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %mul6, i64 %mul318" [d3.cpp:99]   --->   Operation 254 'add' 'add_ln99_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 255 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_2" [d3.cpp:99]   --->   Operation 256 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:103]   --->   Operation 257 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul360, i64 %mul353" [d3.cpp:105]   --->   Operation 258 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln105_2 = add i64 %mul369, i64 %mul344" [d3.cpp:105]   --->   Operation 259 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 260 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d3.cpp:105]   --->   Operation 261 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 262 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 19 <SV = 18> <Delay = 6.92>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721321, i1 0"   --->   Operation 263 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_2" [d3.cpp:64]   --->   Operation 264 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_load_2" [d3.cpp:64]   --->   Operation 265 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_load_2, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 266 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:81]   --->   Operation 267 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %arr_2_load_1" [d3.cpp:83]   --->   Operation 268 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %arr_2_load_1, i64 %add_ln82" [d3.cpp:83]   --->   Operation 269 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr_3" [d3.cpp:86]   --->   Operation 270 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln88, i1 0" [d3.cpp:88]   --->   Operation 271 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_3" [d3.cpp:89]   --->   Operation 272 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %add_ln87, i64 %mul3" [d3.cpp:89]   --->   Operation 273 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 274 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %add_ln89_1, i64 %arr_load_3" [d3.cpp:89]   --->   Operation 274 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln93, i1 0" [d3.cpp:93]   --->   Operation 275 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:97]   --->   Operation 276 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i64 %add_ln99_2, i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 277 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %arr_2_load_2" [d3.cpp:100]   --->   Operation 278 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i26 %trunc_ln99_1, i26 %trunc_ln99" [d3.cpp:100]   --->   Operation 279 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 280 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %arr_2_load_2, i64 %add_ln99" [d3.cpp:100]   --->   Operation 280 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 281 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:103]   --->   Operation 281 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i64 %add_ln105_2, i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 282 'add' 'add_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_1_load_2" [d3.cpp:106]   --->   Operation 283 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i26 %trunc_ln105_1, i26 %trunc_ln105" [d3.cpp:106]   --->   Operation 284 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 285 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %arr_1_load_2, i64 %add_ln105" [d3.cpp:106]   --->   Operation 285 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 286 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i2 %arr_addr_1" [d3.cpp:50]   --->   Operation 286 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 287 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i2 %arr_addr_2" [d3.cpp:64]   --->   Operation 287 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 288 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i2 %arr_2_addr" [d3.cpp:63]   --->   Operation 288 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 289 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 289 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 290 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i2 %arr_1_addr_1" [d3.cpp:94]   --->   Operation 290 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 291 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i2 %arr_1_addr_2" [d3.cpp:106]   --->   Operation 291 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 292 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %add_ln100_1, i26 %trunc_ln100" [d3.cpp:113]   --->   Operation 292 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 293 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 294 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 295 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add_ln94" [d3.cpp:113]   --->   Operation 296 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 297 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 298 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 299 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 300 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 301 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 302 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 303 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 304 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 305 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 306 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 307 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 308 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 309 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 310 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 311 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 312 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 313 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 314 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_3 = add i25 %trunc_ln2, i25 %trunc_ln94" [d3.cpp:114]   --->   Operation 315 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 316 [1/1] (0.94ns)   --->   "%add_ln114_4 = add i25 %trunc_ln93_1, i25 %trunc_ln3" [d3.cpp:114]   --->   Operation 316 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln114_4, i25 %add_ln114_3" [d3.cpp:114]   --->   Operation 317 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_3 = add i26 %trunc_ln88_1, i26 %trunc_ln1" [d3.cpp:115]   --->   Operation 318 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 319 [1/1] (0.95ns)   --->   "%add_ln115_4 = add i26 %trunc_ln89, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 319 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %add_ln115_4, i26 %add_ln115_3" [d3.cpp:115]   --->   Operation 320 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i25 %trunc_ln83, i25 %trunc_ln113_3" [d3.cpp:116]   --->   Operation 321 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 322 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %add_ln116_1, i25 %trunc_ln83_1" [d3.cpp:116]   --->   Operation 322 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 323 [1/1] (0.95ns)   --->   "%add_ln117_1 = add i26 %trunc_ln106, i26 %trunc_ln113_4" [d3.cpp:117]   --->   Operation 323 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %add_ln117_1, i26 %add_ln106_1" [d3.cpp:117]   --->   Operation 324 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_5" [d3.cpp:118]   --->   Operation 325 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 326 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 326 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.34>
ST_20 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 327 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_2, i1 0" [d3.cpp:62]   --->   Operation 328 'bitconcatenate' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i2 %arr_addr" [d3.cpp:78]   --->   Operation 329 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 330 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i2 %arr_addr_3" [d3.cpp:89]   --->   Operation 330 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 331 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 331 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 332 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 333 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 334 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 335 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 336 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 337 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 338 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 339 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i26 %add_ln78_7, i26 %add_ln78_6" [d3.cpp:113]   --->   Operation 340 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 341 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 342 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 343 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 344 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i25 %trunc_ln50_2, i25 %add_ln50_5" [d3.cpp:113]   --->   Operation 345 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 346 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 347 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 348 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln9" [d3.cpp:119]   --->   Operation 349 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 350 [1/1] (0.95ns)   --->   "%add_ln119_2 = add i26 %trunc_ln62_3, i26 %trunc_ln113_6" [d3.cpp:119]   --->   Operation 350 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1" [d3.cpp:119]   --->   Operation 351 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 352 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_7" [d3.cpp:120]   --->   Operation 352 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 353 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 354 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %trunc_ln113_8, i26 %add_ln113_11" [d3.cpp:121]   --->   Operation 354 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 355 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %trunc_ln113_9, i25 %add_ln113_12" [d3.cpp:122]   --->   Operation 355 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.13>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_s" [d3.cpp:113]   --->   Operation 356 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 357 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 358 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 359 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 360 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 361 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 362 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 363 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 364 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 365 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 366 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 367 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 368 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 369 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 370 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 371 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 372 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 373 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 374 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.63>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 375 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 376 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 377 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 378 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 379 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_22 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 380 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 381 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 382 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 382 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 383 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 384 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 385 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_23 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 386 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 387 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 388 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 389 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 390 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 391 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 392 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 393 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 394 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 395 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 396 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 397 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 398 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 399 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 400 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln4" [d3.cpp:126]   --->   Operation 401 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 402 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 403 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 403 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 404 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln4, i27 %out1_w" [d3.cpp:126]   --->   Operation 404 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 405 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln4, i27 %out1_w" [d3.cpp:126]   --->   Operation 405 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 406 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 406 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 407 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 407 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 408 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 408 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 409 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 409 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [d3.cpp:3]   --->   Operation 410 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_13, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 412 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 418 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 419 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [34]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [35]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [36]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_3_0214_loc_load') on local variable 'arg1_r_3_0214_loc' [43]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [47]  (2.846 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [50]  (2.846 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [117]  (2.846 ns)

 <State 18>: 6.409ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.816 ns)
'mul' operation ('mul211', d3.cpp:30) [115]  (2.604 ns)
	'add' operation ('add_ln78_3', d3.cpp:78) [168]  (1.085 ns)
	'add' operation ('add_ln78_5', d3.cpp:78) [172]  (1.085 ns)
	'add' operation ('add_ln78', d3.cpp:78) [175]  (0.819 ns)

 <State 19>: 6.921ns
The critical path consists of the following:
	'load' operation ('arr_2_load_2', d3.cpp:97) on array 'arr', d3.cpp:13 [226]  (0.677 ns)
	'add' operation ('add_ln100', d3.cpp:100) [234]  (0.819 ns)
	'add' operation ('add_ln113', d3.cpp:113) [258]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [262]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [266]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [270]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [274]  (1.085 ns)

 <State 20>: 4.340ns
The critical path consists of the following:
	'add' operation ('add_ln113_5', d3.cpp:113) [278]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [287]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [292]  (1.085 ns)

 <State 21>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [295]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [302]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [309]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [312]  (0.677 ns)

 <State 22>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [321]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [323]  (0.677 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [333]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [344]  (0.677 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [360]  (0.000 ns)
	bus request operation ('empty_35', d3.cpp:126) on port 'mem' (d3.cpp:126) [361]  (7.300 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
