
==========================================================================
07_timer_unit.final check_setup
--------------------------------------------------------------------------
0

==========================================================================
07_timer_unit.final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
07_timer_unit.final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
07_timer_unit.final report_worst_slack
--------------------------------------------------------------------------
worst slack 9.41

==========================================================================
07_timer_unit.final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: s_cfg_lo_reg_17__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: s_cfg_lo_reg_17__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.22    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.17    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.07    0.12    0.13 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.01    0.14 ^ clkbuf_3_6__f_clk_i/A (sg13g2_buf_8)
     5    0.12    0.05    0.09    0.23 ^ clkbuf_3_6__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_6__leaf_clk_i (net)
                  0.05    0.01    0.23 ^ clkbuf_leaf_13_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.06    0.29 ^ clkbuf_leaf_13_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_13_clk_i (net)
                  0.02    0.00    0.29 ^ s_cfg_lo_reg_17__reg/CLK (sg13g2_dfrbp_1)
     2    0.00    0.02    0.13    0.42 v s_cfg_lo_reg_17__reg/Q (sg13g2_dfrbp_1)
                                         s_cfg_lo_reg_17_ (net)
                  0.02    0.00    0.42 v _2859_/A0 (sg13g2_mux2_1)
     1    0.00    0.02    0.07    0.49 v _2859_/X (sg13g2_mux2_1)
                                         _0102_ (net)
                  0.02    0.00    0.49 v s_cfg_lo_reg_17__reg/D (sg13g2_dfrbp_1)
                                  0.49   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.22    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.17    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.07    0.12    0.13 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.07    0.01    0.14 ^ clkbuf_3_6__f_clk_i/A (sg13g2_buf_8)
     5    0.12    0.05    0.09    0.23 ^ clkbuf_3_6__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_6__leaf_clk_i (net)
                  0.05    0.01    0.23 ^ clkbuf_leaf_13_clk_i/A (sg13g2_buf_16)
     8    0.04    0.02    0.06    0.29 ^ clkbuf_leaf_13_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_13_clk_i (net)
                  0.02    0.00    0.29 ^ s_cfg_lo_reg_17__reg/CLK (sg13g2_dfrbp_1)
                          0.10    0.39   clock uncertainty
                          0.00    0.39   clock reconvergence pessimism
                         -0.02    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
07_timer_unit.final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: s_cfg_lo_reg_7__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: counter_hi_i.target_reached_o_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.30    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.10    0.19    0.20 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.10    0.01    0.21 ^ clkbuf_3_4__f_clk_i/A (sg13g2_buf_8)
     5    0.12    0.07    0.14    0.34 ^ clkbuf_3_4__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_4__leaf_clk_i (net)
                  0.07    0.01    0.35 ^ clkbuf_leaf_29_clk_i/A (sg13g2_buf_16)
     8    0.04    0.03    0.09    0.44 ^ clkbuf_leaf_29_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_29_clk_i (net)
                  0.03    0.00    0.44 ^ s_cfg_lo_reg_7__reg/CLK (sg13g2_dfrbp_2)
     6    0.03    0.07    0.28    0.72 ^ s_cfg_lo_reg_7__reg/Q (sg13g2_dfrbp_2)
                                         s_cfg_lo_reg_7_ (net)
                  0.07    0.00    0.72 ^ _1575_/A2 (sg13g2_o21ai_1)
     3    0.02    0.12    0.12    0.85 v _1575_/Y (sg13g2_o21ai_1)
                                         _1027_ (net)
                  0.12    0.00    0.85 v _1577_/A2 (sg13g2_a21oi_2)
     2    0.04    0.18    0.19    1.04 ^ _1577_/Y (sg13g2_a21oi_2)
                                         _1029_ (net)
                  0.18    0.01    1.04 ^ _1581_/A (sg13g2_and4_2)
     1    0.03    0.09    0.26    1.30 ^ _1581_/X (sg13g2_and4_2)
                                         _1033_ (net)
                  0.09    0.00    1.30 ^ _1582_/B2 (sg13g2_a22oi_1)
     1    0.01    0.11    0.12    1.42 v _1582_/Y (sg13g2_a22oi_1)
                                         _1034_ (net)
                  0.11    0.00    1.43 v fanout15/A (sg13g2_buf_2)
     5    0.05    0.08    0.16    1.58 v fanout15/X (sg13g2_buf_2)
                                         net15 (net)
                  0.09    0.01    1.59 v fanout14/A (sg13g2_buf_4)
     8    0.05    0.06    0.13    1.72 v fanout14/X (sg13g2_buf_4)
                                         net14 (net)
                  0.06    0.00    1.72 v _1657_/A_N (sg13g2_nand3b_1)
     8    0.05    0.48    0.41    2.13 v _1657_/Y (sg13g2_nand3b_1)
                                         _1101_ (net)
                  0.48    0.01    2.14 v _1878_/B (sg13g2_or4_1)
     1    0.00    0.05    0.29    2.42 v _1878_/X (sg13g2_or4_1)
                                         _0181_ (net)
                  0.05    0.00    2.42 v _1901_/B1 (sg13g2_a221oi_1)
     1    0.02    0.30    0.27    2.69 ^ _1901_/Y (sg13g2_a221oi_1)
                                         _0204_ (net)
                  0.30    0.00    2.69 ^ _1959_/C (sg13g2_nand4_1)
     1    0.01    0.12    0.18    2.88 v _1959_/Y (sg13g2_nand4_1)
                                         _0262_ (net)
                  0.12    0.00    2.88 v _1970_/B (sg13g2_nor4_1)
     1    0.01    0.21    0.24    3.11 ^ _1970_/Y (sg13g2_nor4_1)
                                         _0273_ (net)
                  0.21    0.00    3.12 ^ _1989_/C (sg13g2_and4_1)
     1    0.00    0.04    0.20    3.32 ^ _1989_/X (sg13g2_and4_1)
                                         counter_hi_i.target_reached_o_reg_D (net)
                  0.04    0.00    3.32 ^ counter_hi_i.target_reached_o_reg/D (sg13g2_dfrbp_1)
                                  3.32   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.03    0.30    0.01   12.51 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00   12.51 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.10    0.19   12.70 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.10    0.01   12.71 ^ clkbuf_3_1__f_clk_i/A (sg13g2_buf_8)
     5    0.11    0.07    0.14   12.84 ^ clkbuf_3_1__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_1__leaf_clk_i (net)
                  0.07    0.00   12.85 ^ clkbuf_leaf_34_clk_i/A (sg13g2_buf_16)
     6    0.04    0.03    0.09   12.94 ^ clkbuf_leaf_34_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_34_clk_i (net)
                  0.03    0.00   12.94 ^ counter_hi_i.target_reached_o_reg/CLK (sg13g2_dfrbp_1)
                         -0.10   12.84   clock uncertainty
                          0.00   12.84   clock reconvergence pessimism
                         -0.11   12.72   library setup time
                                 12.72   data required time
-----------------------------------------------------------------------------
                                 12.72   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)



==========================================================================
07_timer_unit.final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: s_cfg_lo_reg_7__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: counter_hi_i.target_reached_o_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.30    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.10    0.19    0.20 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.10    0.01    0.21 ^ clkbuf_3_4__f_clk_i/A (sg13g2_buf_8)
     5    0.12    0.07    0.14    0.34 ^ clkbuf_3_4__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_4__leaf_clk_i (net)
                  0.07    0.01    0.35 ^ clkbuf_leaf_29_clk_i/A (sg13g2_buf_16)
     8    0.04    0.03    0.09    0.44 ^ clkbuf_leaf_29_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_29_clk_i (net)
                  0.03    0.00    0.44 ^ s_cfg_lo_reg_7__reg/CLK (sg13g2_dfrbp_2)
     6    0.03    0.07    0.28    0.72 ^ s_cfg_lo_reg_7__reg/Q (sg13g2_dfrbp_2)
                                         s_cfg_lo_reg_7_ (net)
                  0.07    0.00    0.72 ^ _1575_/A2 (sg13g2_o21ai_1)
     3    0.02    0.12    0.12    0.85 v _1575_/Y (sg13g2_o21ai_1)
                                         _1027_ (net)
                  0.12    0.00    0.85 v _1577_/A2 (sg13g2_a21oi_2)
     2    0.04    0.18    0.19    1.04 ^ _1577_/Y (sg13g2_a21oi_2)
                                         _1029_ (net)
                  0.18    0.01    1.04 ^ _1581_/A (sg13g2_and4_2)
     1    0.03    0.09    0.26    1.30 ^ _1581_/X (sg13g2_and4_2)
                                         _1033_ (net)
                  0.09    0.00    1.30 ^ _1582_/B2 (sg13g2_a22oi_1)
     1    0.01    0.11    0.12    1.42 v _1582_/Y (sg13g2_a22oi_1)
                                         _1034_ (net)
                  0.11    0.00    1.43 v fanout15/A (sg13g2_buf_2)
     5    0.05    0.08    0.16    1.58 v fanout15/X (sg13g2_buf_2)
                                         net15 (net)
                  0.09    0.01    1.59 v fanout14/A (sg13g2_buf_4)
     8    0.05    0.06    0.13    1.72 v fanout14/X (sg13g2_buf_4)
                                         net14 (net)
                  0.06    0.00    1.72 v _1657_/A_N (sg13g2_nand3b_1)
     8    0.05    0.48    0.41    2.13 v _1657_/Y (sg13g2_nand3b_1)
                                         _1101_ (net)
                  0.48    0.01    2.14 v _1878_/B (sg13g2_or4_1)
     1    0.00    0.05    0.29    2.42 v _1878_/X (sg13g2_or4_1)
                                         _0181_ (net)
                  0.05    0.00    2.42 v _1901_/B1 (sg13g2_a221oi_1)
     1    0.02    0.30    0.27    2.69 ^ _1901_/Y (sg13g2_a221oi_1)
                                         _0204_ (net)
                  0.30    0.00    2.69 ^ _1959_/C (sg13g2_nand4_1)
     1    0.01    0.12    0.18    2.88 v _1959_/Y (sg13g2_nand4_1)
                                         _0262_ (net)
                  0.12    0.00    2.88 v _1970_/B (sg13g2_nor4_1)
     1    0.01    0.21    0.24    3.11 ^ _1970_/Y (sg13g2_nor4_1)
                                         _0273_ (net)
                  0.21    0.00    3.12 ^ _1989_/C (sg13g2_and4_1)
     1    0.00    0.04    0.20    3.32 ^ _1989_/X (sg13g2_and4_1)
                                         counter_hi_i.target_reached_o_reg_D (net)
                  0.04    0.00    3.32 ^ counter_hi_i.target_reached_o_reg/D (sg13g2_dfrbp_1)
                                  3.32   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.03    0.30    0.01   12.51 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00   12.51 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     8    0.16    0.10    0.19   12.70 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.10    0.01   12.71 ^ clkbuf_3_1__f_clk_i/A (sg13g2_buf_8)
     5    0.11    0.07    0.14   12.84 ^ clkbuf_3_1__f_clk_i/X (sg13g2_buf_8)
                                         clknet_3_1__leaf_clk_i (net)
                  0.07    0.00   12.85 ^ clkbuf_leaf_34_clk_i/A (sg13g2_buf_16)
     6    0.04    0.03    0.09   12.94 ^ clkbuf_leaf_34_clk_i/X (sg13g2_buf_16)
                                         clknet_leaf_34_clk_i (net)
                  0.03    0.00   12.94 ^ counter_hi_i.target_reached_o_reg/CLK (sg13g2_dfrbp_1)
                         -0.10   12.84   clock uncertainty
                          0.00   12.84   clock reconvergence pessimism
                         -0.11   12.72   library setup time
                                 12.72   data required time
-----------------------------------------------------------------------------
                                 12.72   data required time
                                 -3.32   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)



==========================================================================
07_timer_unit.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_timer_unit.final max_slew_check_slack
--------------------------------------------------------------------------
-60.84687423706055

==========================================================================
07_timer_unit.final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
07_timer_unit.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-24.2669

==========================================================================
07_timer_unit.final max_fanout_check_slack
--------------------------------------------------------------------------
-1.0

==========================================================================
07_timer_unit.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_timer_unit.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-0.1250

==========================================================================
07_timer_unit.final max_capacitance_check_slack
--------------------------------------------------------------------------
-14.734317779541016

==========================================================================
07_timer_unit.final max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
07_timer_unit.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-49.1144

==========================================================================
07_timer_unit.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 44

==========================================================================
07_timer_unit.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 15

==========================================================================
07_timer_unit.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 41

==========================================================================
07_timer_unit.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
07_timer_unit.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_timer_unit.final critical path delay
--------------------------------------------------------------------------
3.3167

==========================================================================
07_timer_unit.final critical path slack
--------------------------------------------------------------------------
9.4059

==========================================================================
07_timer_unit.final slack div critical path delay
--------------------------------------------------------------------------
283.592125

==========================================================================
07_timer_unit.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.30e-03   6.67e-04   1.54e-07   2.97e-03  68.6%
Combinational          2.44e-04   2.28e-04   2.21e-07   4.72e-04  10.9%
Clock                  5.87e-04   3.01e-04   7.00e-08   8.88e-04  20.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.13e-03   1.20e-03   4.45e-07   4.33e-03 100.0%
                          72.4%      27.6%       0.0%

==========================================================================
07_timer_unit.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_timer_unit.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              160000.0 um2
Core Area:             127744.6464 um2
Total Area:            32886.0 um2
Total Active Area:     32886.0 um2

Core Utilization:      0.25743544584268385
Std Cell Utilization:  0.25743544584268385

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           32886.000       32886.000       0.000           0.000           0.000           1911            1911            0               0               0               32886.000       32886.000       0.000           0.000           0.000           1911            1911            0               0               0               
