Return-Path: <devicetree+bounces-301334-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id cIlGBvkfD2pSGAYAu9opvQ
	(envelope-from <devicetree+bounces-301334-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 21 May 2026 17:08:41 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 6BCFF5A7F34
	for <lists+devicetree@lfdr.de>; Thu, 21 May 2026 17:08:40 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 74626323944A
	for <lists+devicetree@lfdr.de>; Thu, 21 May 2026 14:06:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 96D7C33A9CB;
	Thu, 21 May 2026 14:05:53 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Ah4AhSUo";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="MsLjabm+"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0F72B36A036
	for <devicetree@vger.kernel.org>; Thu, 21 May 2026 14:05:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1779372353; cv=none; b=dZIjnkx32HUEaf5QVnD0KdMIEuTbIIkwXQ5emTdm1Lrfxj5EqLfe4lEk7LW+OSLe0v0iorwbPbpCzK42WNQAnFwHOVVjQa/a4VEYqNYKyJadzOKzma6IEIdzOMu/+Vf77+b9TCh9YC/7SZeN5sX1FY9+oUZIjhm/JhuQw4rKnzg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1779372353; c=relaxed/simple;
	bh=KbvKWc2i7M6oa2rYkaVuWth3gGp5j7Zm102Iol4S09U=;
	h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:
	 In-Reply-To:To:Cc; b=V0CIA4/Lgd9FZ8yWwcU+Jg6EzSVn/SvT0CZelXSvaJfQQwn4LRaNVr8GdZxbN6nh6gJajafTSJMcYU89zCjpPTUXqTU79jIz0vhAgTMRMnVCdmPyoeexlOJBF7Kau7aYCz7qltrQXwKt6c1QRsO/wrq2+hNcAuwv0cGlJQ27HhM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Ah4AhSUo; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=MsLjabm+; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279869.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64L9AMCk1731236
	for <devicetree@vger.kernel.org>; Thu, 21 May 2026 14:05:49 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=; b=Ah4AhSUo19nCEPdF
	dApV6Obv/ew9zjZD8p9IZRno2o26Am842Gz5NM4LoZePeV/Eo6z/t5JMF73DETBs
	SOQA4EAq2DeEBrgmtCy49JWKBIW8zydZavWtv6QDy92fT+yjeUn0QVSIfC64dYBT
	XxMq6Sw1yjIlDHhyQWi0C6B65Z/mqSq7TchqBa/EIcVJ/TdqRFoYXpVfrKyJBCxA
	NKkHXRjtoQcZ97sRIKOHlOXO+cRlfqAimiiba9EbFiFhjuUOiJniCQQQNiwpAz8G
	9nCZ7UjX3m2fOZO/8FIl44teOlumc7beK4CNED18WugE2zNQYgErIPJfUwD2fQms
	EYSkjA==
Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e9c7f5r4v-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 21 May 2026 14:05:49 +0000 (GMT)
Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2baedd2fd43so42605745ad.1
        for <devicetree@vger.kernel.org>; Thu, 21 May 2026 07:05:49 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1779372348; x=1779977148; darn=vger.kernel.org;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:from:to:cc:subject:date:message-id
         :reply-to;
        bh=1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=;
        b=MsLjabm+2TP3/3kpSl0lbmw97+/0gFNERpunx/+qUHSdX8iZ/hjMbmzuIafbEVvgUU
         ln1bpXGBRaaHskX1i7gRiTwV7YCw4ZtDJomXDwe6HZUXqQVMqls33qUoUGw1b/tE7kQm
         EPIuryDn6SbOjy+Mg1vEswK/4/RrQMm/IGYUNo2DUnmCFL2EtGGLKFhnqPr8R5QfPBRc
         8pThBqhK6PkMDSj1R/8d6i/XamlNkr6sA47HWQXZA8e499VCVn+P6q19W2edF3PUMyO+
         BYOkj844oKbTsNIHTXl416w3kbFrQfTOheMAh47uBmXV4lDYXyz8PQcmVfIfNMBaJiqO
         8TBw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1779372348; x=1779977148;
        h=cc:to:in-reply-to:references:message-id:content-transfer-encoding
         :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=1KOeBbeA4B2MtF8LF/kTfTdB+LXRgfy08AkH+2O9Qho=;
        b=YWUhBN/iQRcwLh8GIiGCd/Pzg8jkaE8qgggoCH1nwEnfTSKh4McBTw/D0NGHa3mKA0
         jTVBzNML3FaVj6273koybO9ZMHODm/s6R6dfsDnhrHkfDTDrVRXxAO+R3p58PkxnORz5
         QOKjmss1funf/2RQG8nAUSEWqwykJBQ59qO5hQqGRUmGVb1e/PCY7ecwUADv5OUQKQgR
         zpKMTb8WUiUkibYS/a360kaLCH9NIO6CMMBzgcZBDiI3sAMFEgysR6I4pq6v8b6BfdTN
         ObAFVPUJFYyuXCKnFsDpr1EbE+ltQp5VwYp+qkrc5MAwVxxFJ9vC9dkdrT8hmFXli7+T
         6Xpw==
X-Forwarded-Encrypted: i=1; AFNElJ+ndxFsYg1tRJGD8dz+hh1vpTgbjQN3wIuZf41SWS/+RQtjHOEWQZMYeIrRnGB9XwL+iGlk10pXBZyo@vger.kernel.org
X-Gm-Message-State: AOJu0YwN+4M4hZHFoem0hQJRQ8JXVrdhkfg+5YuUdivdWAV3IEfGbQ3j
	UGDqEXvxhw541YWwTeJNZFlORmy5LLDrySosVG7iO1hO7etHPNHRsjF9bnktUwO9vrziTGn9ngy
	bX4sNuFJI9PFvQwaBGjPjXcrAVCZVnFVHEh/fRT/GYnv0I78KVE+HtJiS9gcR4Irx
X-Gm-Gg: Acq92OFxttBK7uyGQMq99JLLkK8YAbXOWlJRYKHupX27SIbZFuEzsIpqSEGFxhMvDuv
	hLBLcXqHgjHJahkT8/9KpWKabaVu1+XQE6gQfS7Fs6OgHrinE6CKW2j+vXEvZuIIU0nflg7/nd5
	o4lWBeedX2QwkLZW2B/vF3zY61nGZviOYP8JI+ONYmt5jbvB0beiFaN7LGix8/OWPhIQumwnezm
	J7q0HWYOHs0mZcYno1iD8p4J0Vud/Z+WmBnD3FQ2AgniEEhBankTkh0Xw2yGv5av4NXcJg63jSH
	o7+thaKwoXVWD2Sqff9rIR/p85Es+MWiJAUdcTN5Js4IWaiQfNDYfj5iX5J4rv1qkwN5YPjDrN7
	pQ7zsnfVfV4zNjv905Ro3tw+DJl3nNItO9TPMHDY3uSmuLvYi3llg+tna
X-Received: by 2002:a17:903:19ef:b0:2ae:826f:2c50 with SMTP id d9443c01a7336-2bea2fc6c78mr35802565ad.12.1779372348148;
        Thu, 21 May 2026 07:05:48 -0700 (PDT)
X-Received: by 2002:a17:903:19ef:b0:2ae:826f:2c50 with SMTP id d9443c01a7336-2bea2fc6c78mr35801745ad.12.1779372347586;
        Thu, 21 May 2026 07:05:47 -0700 (PDT)
Received: from hu-krichai-hyd.qualcomm.com ([202.46.23.25])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bea9287997sm13189765ad.24.2026.05.21.07.05.42
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 21 May 2026 07:05:47 -0700 (PDT)
From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
Date: Thu, 21 May 2026 19:35:30 +0530
Subject: [PATCH 2/4] dt-bindings: PCI: qcom: Document the Eliza PCIe
 Controller
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20260521-eliza-v1-2-97cdbe88389d@oss.qualcomm.com>
References: <20260521-eliza-v1-0-97cdbe88389d@oss.qualcomm.com>
In-Reply-To: <20260521-eliza-v1-0-97cdbe88389d@oss.qualcomm.com>
To: Vinod Koul <vkoul@kernel.org>, Neil Armstrong <neil.armstrong@linaro.org>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Lorenzo Pieralisi <lpieralisi@kernel.org>,
        =?utf-8?q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,
        Manivannan Sadhasivam <mani@kernel.org>,
        Bjorn Helgaas <bhelgaas@google.com>,
        Bjorn Andersson <andersson@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-phy@lists.infradead.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-pci@vger.kernel.org,
        Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
X-Mailer: b4 0.15.2
X-Developer-Signature: v=1; a=ed25519-sha256; t=1779372332; l=6265;
 i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id;
 bh=KbvKWc2i7M6oa2rYkaVuWth3gGp5j7Zm102Iol4S09U=;
 b=EHEF78AeTAdflrWS3C6DJ/VS3Ta/HGE5MWxFwKYrbQlpz+2UFhKNPyaAaa1EFXs78y5nBL+Q/
 wSqtgyuupppBgALURG2Lq/SktPWiApNasz4ghtg1N3Aj18amp05zgV/
X-Developer-Key: i=krishna.chundru@oss.qualcomm.com; a=ed25519;
 pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg=
X-Authority-Analysis: v=2.4 cv=c/ibhx9l c=1 sm=1 tr=0 ts=6a0f113d cx=c_pps
 a=cmESyDAEBpBGqyK7t0alAg==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22
 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8 a=IDOmrVdmHV3nBiBHXysA:9
 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=sptkURWiP4Gy88Gu7hUp:22
X-Proofpoint-GUID: eDTDyvWjku_m540fgObMb0dZEmR0H7Jk
X-Proofpoint-ORIG-GUID: eDTDyvWjku_m540fgObMb0dZEmR0H7Jk
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTIxMDE0MCBTYWx0ZWRfX/QWj0I7u5vZL
 XIj4kUrTY0fcqny9HYRpRTdxPPqs/R6F7k35+xin9kZMdmWymz3aZnlBNEw/j2ONCLWtOno0Ger
 NCyEw7kY/Nwm1AludIo1Ei+NeKne9NDJe+voZv1npSMOpWnNFIbuFcrRUZ2Tp+/5BQ22vTyiOAj
 dwHrh6jYEKMlUBXmI+a1xKpZm2w/dO16Wj9irv4ElJyZGoc41UOGkXI89rE7H1Eoc3TiI1jvpl8
 5xqAq9SZ06y/pL2AOzpYG27hRv4W9qP24CoudefhNYmpsLGgsGf4KC+gB6MHGpFVaJw7t6oyHqn
 +uIcGehNSnRKOuDKcJ1ZHY+eZowHDV+ieKuRjzITl0FpZerCCYReHR+4IP7e0kFtMLWhPFNtSNR
 iU4Qql6nk3BTA4IxBP2cx66TxPK058FKpOPXvMdPHH5hD4ZsdwUflidM/1VK/Q3G4olhyRXiTbG
 1rSDusRuSZi01pElxwA==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-05-21_02,2026-05-18_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 impostorscore=0 spamscore=0 priorityscore=1501 phishscore=0 bulkscore=0
 clxscore=1015 malwarescore=0 adultscore=0 suspectscore=0 lowpriorityscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605130000 definitions=main-2605210140
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[16];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-301334-lists,devicetree=lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:mid,oss.qualcomm.com:dkim,devicetree.org:url,sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,1c00000:email];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[krishna.chundru@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 6BCFF5A7F34
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Add a dedicated schema for the PCIe root complex controller found on the
Qualcomm Eliza SoC. The controller is based on the Synopsis DesignWare PCIe
IP and requires a platform-specific set of clocks that differ from existing
Qcom PCIe schemas.

Signed-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
---
 .../devicetree/bindings/pci/qcom,pcie-eliza.yaml   | 165 +++++++++++++++++++++
 1 file changed, 165 insertions(+)

diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml
new file mode 100644
index 000000000000..826e2adf4fda
--- /dev/null
+++ b/Documentation/devicetree/bindings/pci/qcom,pcie-eliza.yaml
@@ -0,0 +1,165 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pci/qcom,pcie-eliza.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Eliza PCI Express Root Complex
+
+maintainers:
+  - Bjorn Andersson <andersson@kernel.org>
+  - Manivannan Sadhasivam <mani@kernel.org>
+
+description:
+  Qualcomm ELIZA SoC (and compatible) PCIe root complex controller is based on
+  the Synopsis DesignWare PCIe IP.
+
+properties:
+  compatible:
+    const: qcom,pcie-eliza
+
+  reg:
+    minItems: 5
+    maxItems: 6
+
+  reg-names:
+    minItems: 5
+    items:
+      - const: parf # Qualcomm specific registers
+      - const: dbi # DesignWare PCIe registers
+      - const: elbi # External local bus interface registers
+      - const: atu # ATU address space
+      - const: config # PCIe configuration space
+      - const: mhi # MHI registers
+
+  clocks:
+    maxItems: 7
+
+  clock-names:
+    items:
+      - const: aux # Auxiliary clock
+      - const: cfg # Configuration clock
+      - const: bus_master # Master AXI clock
+      - const: bus_slave # Slave AXI clock
+      - const: slave_q2a # Slave Q2A clock
+      - const: ddrss_sf_tbu # PCIe SF TBU clock
+      - const: cnoc_sf_axi # Config NoC PCIe1 AXI clock
+
+  interrupts:
+    minItems: 8
+    maxItems: 9
+
+  interrupt-names:
+    minItems: 8
+    items:
+      - const: msi0
+      - const: msi1
+      - const: msi2
+      - const: msi3
+      - const: msi4
+      - const: msi5
+      - const: msi6
+      - const: msi7
+      - const: global
+
+  resets:
+    maxItems: 2
+
+  reset-names:
+    items:
+      - const: pci # PCIe core reset
+      - const: link_down # PCIe link down reset
+
+required:
+  - power-domains
+  - resets
+  - reset-names
+
+allOf:
+  - $ref: qcom,pcie-common.yaml#
+
+unevaluatedProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,eliza-gcc.h>
+    #include <dt-bindings/interrupt-controller/arm-gic.h>
+    #include <dt-bindings/interconnect/qcom,eliza-rpmh.h>
+
+    soc {
+        #address-cells = <2>;
+        #size-cells = <2>;
+
+        pcie@1c00000 {
+            compatible = "qcom,pcie-eliza";
+            reg = <0 0x01c00000 0 0x3000>,
+                  <0 0x40000000 0 0xf1d>,
+                  <0 0x40000f20 0 0xa8>,
+                  <0 0x40001000 0 0x1000>,
+                  <0 0x40100000 0 0x100000>;
+            reg-names = "parf", "dbi", "elbi", "atu", "config";
+            ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
+                     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x3d00000>;
+
+            bus-range = <0x00 0xff>;
+            device_type = "pci";
+            linux,pci-domain = <0>;
+            num-lanes = <1>;
+
+            #address-cells = <3>;
+            #size-cells = <2>;
+
+            clocks = <&gcc GCC_PCIE_0_AUX_CLK>,
+                     <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
+                     <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
+                     <&gcc GCC_PCIE_0_SLV_AXI_CLK>,
+                     <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,
+                     <&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>,
+                     <&gcc GCC_CNOC_PCIE_SF_AXI_CLK>;
+            clock-names = "aux",
+                          "cfg",
+                          "bus_master",
+                          "bus_slave",
+                          "slave_q2a",
+                          "ddrss_sf_tbu",
+                          "cnoc_sf_axi";
+
+            dma-coherent;
+
+            interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH>,
+                         <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
+            interrupt-names = "msi0", "msi1", "msi2", "msi3",
+                              "msi4", "msi5", "msi6", "msi7", "global";
+            #interrupt-cells = <1>;
+            interrupt-map-mask = <0 0 0 0x7>;
+            interrupt-map = <0 0 0 1 &intc 0 0 0 564 IRQ_TYPE_LEVEL_HIGH>, /* int_a */
+                            <0 0 0 2 &intc 0 0 0 565 IRQ_TYPE_LEVEL_HIGH>, /* int_b */
+                            <0 0 0 3 &intc 0 0 0 566 IRQ_TYPE_LEVEL_HIGH>, /* int_c */
+                            <0 0 0 4 &intc 0 0 0 567 IRQ_TYPE_LEVEL_HIGH>; /* int_d */
+
+            interconnects = <&pcie_noc MASTER_PCIE_0 0 &mc_virt SLAVE_EBI1 0>,
+                            <&gem_noc MASTER_APPSS_PROC 0 &cnoc_main SLAVE_PCIE_0 0>;
+            interconnect-names = "pcie-mem", "cpu-pcie";
+
+            iommu-map = <0x0 &apps_smmu 0x1480 0x1>,
+                        <0x100 &apps_smmu 0x1481 0x1>;
+
+            pinctrl-0 = <&pcie0_default_state>;
+            pinctrl-names = "default";
+
+            power-domains = <&gcc GCC_PCIE_0_GDSC>;
+
+            resets = <&gcc GCC_PCIE_0_BCR>,
+                     <&gcc GCC_PCIE_0_LINK_DOWN_BCR>;
+            reset-names = "pci",
+                          "link_down";
+
+        };
+    };

-- 
2.34.1


