[submodule "pythondata_cpu_scariv/system_verilog"]
	path = pythondata_cpu_scariv/system_verilog
	url = git@github-msyksphinz:msyksphinz-self/scariv.git
