$date
	Sun Dec 22 10:47:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module myModule_tb $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$scope module notGate $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#1
0!
1"
#2
1!
0"
#3
0!
1"
#4
1!
0"
#5
0!
1"
#6
1!
0"
#7
0!
1"
#8
1!
0"
#9
0!
1"
#10
1!
0"
