# Summary

* [Introduction](README.md)
* [HDL](hdl.md)
* [Verilog](verilog.md)
* [Logic Circuits in Verilog](logic-circuits-in-verilog.md)
* [Verilog Syntax](verilog-syntax.md)
* [Behavioral Specification](behavioral-specification.md)
* [Arithmetic Circuit Design in Verilog](arithmetic-circuit-design-in-verilog.md)
* [Using Vectored Signals](using-vectored-signals.md)
* [Using a Generic Specification](using-a-generic-specification.md)
* [Nets and Variables in Verilog](nets-and-variables-in-verilog.md)
* [Arithmetic Assignment Statements](arithmetic-assignment-statements.md)

