<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processeur.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BR_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BR_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BR_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MI.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MI_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pipeline.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pipeline.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Pipeline.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Processeur.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Processeur.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Processeur.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Processeur.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processeur.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processeur.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Processeur.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Processeur.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processeur_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Processeur_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processeur_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processeur_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processeur_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UAL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UAL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UAL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UAL_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="UAL_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instr_memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instr_memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instr_memory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processeur_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processeur_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processeur_test_compteur_instru_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="processeur_test_compteur_instru_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="processeur_test_compteur_instru_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processeur_test_compteur_instru_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557221443" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557221443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559732125" xil_pn:in_ck="8541164686120231" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559732125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BR.vhd"/>
      <outfile xil_pn:name="BR_test.vhd"/>
      <outfile xil_pn:name="CompteurSynchrone.vhd"/>
      <outfile xil_pn:name="InstruMUX.vhd"/>
      <outfile xil_pn:name="MEM.vhd"/>
      <outfile xil_pn:name="MEM_test.vhd"/>
      <outfile xil_pn:name="MI.vhd"/>
      <outfile xil_pn:name="MI_test.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processeur.vhd"/>
      <outfile xil_pn:name="UAL.vhd"/>
      <outfile xil_pn:name="UAL_test.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="instr_memory.vhd"/>
      <outfile xil_pn:name="processeur_tb.vhd"/>
      <outfile xil_pn:name="processeur_test_compteur_instru.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559410768" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1736707881201802012" xil_pn:start_ts="1559410768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559410768" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1692991764556442330" xil_pn:start_ts="1559410768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557221443" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2467486430855311771" xil_pn:start_ts="1557221443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559730172" xil_pn:in_ck="8541164686120231" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1559730172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BR.vhd"/>
      <outfile xil_pn:name="BR_test.vhd"/>
      <outfile xil_pn:name="CompteurSynchrone.vhd"/>
      <outfile xil_pn:name="InstruMUX.vhd"/>
      <outfile xil_pn:name="MEM.vhd"/>
      <outfile xil_pn:name="MEM_test.vhd"/>
      <outfile xil_pn:name="MI.vhd"/>
      <outfile xil_pn:name="MI_test.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processeur.vhd"/>
      <outfile xil_pn:name="UAL.vhd"/>
      <outfile xil_pn:name="UAL_test.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="instr_memory.vhd"/>
      <outfile xil_pn:name="processeur_tb.vhd"/>
      <outfile xil_pn:name="processeur_test_compteur_instru.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559730176" xil_pn:in_ck="8541164686120231" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3080828990480394098" xil_pn:start_ts="1559730172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processeur_test_compteur_instru_beh.prj"/>
      <outfile xil_pn:name="processeur_test_compteur_instru_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1559730176" xil_pn:in_ck="-2134445382167133062" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5118753376598400817" xil_pn:start_ts="1559730176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="processeur_test_compteur_instru_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8361786390805763402" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2467486430855311771" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5105460770997819016" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559046718" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8573528882979838767" xil_pn:start_ts="1559046718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559731192" xil_pn:in_ck="-1277898913804792796" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1402940620393826452" xil_pn:start_ts="1559731117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Processeur.lso"/>
      <outfile xil_pn:name="Processeur.ngc"/>
      <outfile xil_pn:name="Processeur.ngr"/>
      <outfile xil_pn:name="Processeur.prj"/>
      <outfile xil_pn:name="Processeur.stx"/>
      <outfile xil_pn:name="Processeur.syr"/>
      <outfile xil_pn:name="Processeur.xst"/>
      <outfile xil_pn:name="Processeur_stx_beh.prj"/>
      <outfile xil_pn:name="Processeur_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
