m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula31_sklansky/sim_sklansky_param
T_opt
!s110 1747435712
VQezTH>>:=hm^G2@>KcE6m2
04 15 4 work Sklansky_par_tb fast 0
=1-ac675dfda9e9-6827c0bf-34f-1360
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vSklansky_par
2D:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v
Z3 !s110 1747435710
!i10b 1
!s100 hmMFLjaief`LYcfif^MhP3
INCj?zn^0RmWA49Fh9XoBm0
R1
w1747435491
8D:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v
FD:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v
!i122 0
L0 1 53
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1747435710.000000
!s107 D:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky|-work|work|D:/RTL_FPGA/VERILOG/aula31_sklansky/sklansky_param.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@sklansky_par
vSklansky_par_tb
2D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v
R3
!i10b 1
!s100 OfGE:bHa7f9m8idFkY06V2
IhBE`b4HO`TVMKAf9m]6=_0
R1
w1747435663
8D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v
FD:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v
!i122 1
L0 1 31
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula31_sklansky|-work|work|D:/RTL_FPGA/VERILOG/aula31_sklansky/Sklansky_par_tf.v|
!i113 0
R7
R8
R2
n@sklansky_par_tb
