0.7
2020.2
Apr 18 2022
16:05:34
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1664035613,verilog,,,,design_1_wrapper,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/cmpy_0/sim/cmpy_0.vhd,1662509575,vhdl,,,,cmpy_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,1663910135,vhdl,,,,cordic_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd,1663296472,vhdl,,,,dds_compiler_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1663912573,vhdl,,,,dsp_macro_0,,,,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v,1663910187,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_scale_0_0/sim/design_1_scale_0_0.v,,design_1_angle_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,1661871105,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v,,design_1_axis_data_fifo_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v,1663218092,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mixer_0_0/sim/design_1_mixer_0_0.v,,design_1_axis_data_fifo_1_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v,,design_1_axis_splitter_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_1_0/sim/design_1_axis_splitter_1_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v,,design_1_axis_splitter_1_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v,,design_1_complex_mult_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_1_0/sim/design_1_conj_1_0.v,,design_1_conj_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_1/sim/design_1_conj_0_1.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v,,design_1_conj_0_1,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_1_0/sim/design_1_conj_1_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,,design_1_conj_1_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,,design_1_cp_rm2_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,1664039992,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v,,design_1_cp_rm_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_dds_top_0_0/sim/design_1_dds_top_0_0.v,1663917107,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_1/sim/design_1_conj_0_1.v,,design_1_dds_top_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,1664138782,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_1_0/sim/design_1_delay_1_0.v,,design_1_delay_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_1_0/sim/design_1_delay_1_0.v,1664138782,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_1_0/sim/design_1_axis_splitter_1_0.v,,design_1_delay_1_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mixer_0_0/sim/design_1_mixer_0_0.v,1664040061,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_dds_top_0_0/sim/design_1_dds_top_0_0.v,,design_1_mixer_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v,1664040234,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,,design_1_mux_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_scale_0_0/sim/design_1_scale_0_0.v,1663938959,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_scale_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v,1663906836,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v,,design_1_sum_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,1663994953,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v,,design_1_util_vector_logic_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1663938959,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,,design_1_xlconstant_0_0,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v,1664138782,verilog,,C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,Mixer_imp_1E3SM51;design_1,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv,1664141790,systemVerilog,,,,equalizer_top_tb,,uvm,../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/angle.vhd,1663910167,vhdl,,,,angle,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/axis_splitter.vhd,1664038827,vhdl,,,,axis_splitter,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/complex_mult.vhd,1664039527,vhdl,,,,complex_mult,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/conj.vhd,1664038880,vhdl,,,,conj,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/cp_rm.vhd,1664038938,vhdl,,,,cp_rm,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/cp_rm2.vhd,1664039036,vhdl,,,,cp_rm2,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/dds_top.vhd,1663917088,vhdl,,,,dds_top,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/delay.vhd,1664138754,vhdl,,,,delay,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/mixer.vhd,1664040046,vhdl,,,,mixer,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/mux.vhd,1664040185,vhdl,,,,mux,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/scale.vhd,1663938403,vhdl,,,,scale,,,,,,,,
C:/Projects/pi-radio/HW/modules/src/rtl/sum.vhd,1663906811,vhdl,,,,sum,,,,,,,,
