Fitter report for DE10Nano_System
Tue Nov 19 14:34:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Nov 19 14:34:11 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE10Nano_System                             ;
; Top-level Entity Name           ; Static_pFIR                                 ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 302 / 41,910 ( < 1 % )                      ;
; Total registers                 ; 116                                         ;
; Total pins                      ; 69 / 314 ( 22 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768 / 5,662,720 ( < 1 % )                ;
; Total RAM Blocks                ; 4 / 553 ( < 1 % )                           ;
; Total DSP Blocks                ; 3 / 112 ( 3 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                   ;
+------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node             ; Action  ; Operation ; Reason                     ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+
; clk~inputCLKENA0 ; Created ; Placement ; Fitter Periphery Placement ;           ;                ;                  ;                  ;                       ;
+------------------+---------+-----------+----------------------------+-----------+----------------+------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                   ;
+-----------------------------------------+----------------+--------------+------------------------+-----------------------------------+----------------+
; Name                                    ; Ignored Entity ; Ignored From ; Ignored To             ; Ignored Value                     ; Ignored Source ;
+-----------------------------------------+----------------+--------------+------------------------+-----------------------------------+----------------+
; Location                                ;                ;              ; AD1939_ADC_ABCLK       ; PIN_AA15                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_ADC_ALRCLK      ; PIN_AG26                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_ADC_ASDATA2     ; PIN_AG25                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_DAC_DBCLK       ; PIN_AH24                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_DAC_DLRCLK      ; PIN_AF25                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_DAC_DSDATA1     ; PIN_AF23                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_MCLK            ; PIN_Y15                           ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_RST_CODEC_n     ; PIN_AH22                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_spi_CCLK        ; PIN_AG28                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_spi_CIN         ; PIN_AF27                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_spi_CLATCH_n    ; PIN_AF28                          ; QSF Assignment ;
; Location                                ;                ;              ; AD1939_spi_COUT        ; PIN_AE25                          ; QSF Assignment ;
; Location                                ;                ;              ; ADC_CONVST             ; PIN_U9                            ; QSF Assignment ;
; Location                                ;                ;              ; ADC_SCK                ; PIN_V10                           ; QSF Assignment ;
; Location                                ;                ;              ; ADC_SDI                ; PIN_AC4                           ; QSF Assignment ;
; Location                                ;                ;              ; ADC_SDO                ; PIN_AD4                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[0]          ; PIN_AG13                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[10]         ; PIN_AF15                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[11]         ; PIN_AG16                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[12]         ; PIN_AH11                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[13]         ; PIN_AH12                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[14]         ; PIN_AH9                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[15]         ; PIN_AG11                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[1]          ; PIN_AF13                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[2]          ; PIN_AG10                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[3]          ; PIN_AG9                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[4]          ; PIN_U14                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[5]          ; PIN_U13                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[6]          ; PIN_AG8                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[7]          ; PIN_AH8                           ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[8]          ; PIN_AF17                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_IO[9]          ; PIN_AE15                          ; QSF Assignment ;
; Location                                ;                ;              ; ARDUINO_RESET_N        ; PIN_AH7                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[0]   ; PIN_V12                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[10]  ; PIN_AD5                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[11]  ; PIN_AG14                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[12]  ; PIN_AE23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[13]  ; PIN_AE6                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[14]  ; PIN_AD23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[15]  ; PIN_AE24                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[16]  ; PIN_D12                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[17]  ; PIN_AD20                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[18]  ; PIN_AC23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[19]  ; PIN_AC22                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[1]   ; PIN_E8                            ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[20]  ; PIN_Y19                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[21]  ; PIN_AB23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[22]  ; PIN_AA19                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[23]  ; PIN_W11                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[24]  ; PIN_AA18                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[25]  ; PIN_W14                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[26]  ; PIN_Y18                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[27]  ; PIN_Y17                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[28]  ; PIN_AB25                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[29]  ; PIN_AB26                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[2]   ; PIN_W12                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[30]  ; PIN_Y11                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[31]  ; PIN_AA26                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[32]  ; PIN_AA13                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[33]  ; PIN_AA11                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[3]   ; PIN_D11                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[4]   ; PIN_D8                            ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[5]   ; PIN_AH13                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[6]   ; PIN_AF7                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[7]   ; PIN_AH14                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[8]   ; PIN_AF4                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_0[9]   ; PIN_AH3                           ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[0]   ; PIN_AH26                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[10]  ; PIN_AF21                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[11]  ; PIN_AG19                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[12]  ; PIN_AH19                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[1]   ; PIN_AG23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[2]   ; PIN_AG24                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[3]   ; PIN_AH21                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[4]   ; PIN_AG21                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[5]   ; PIN_AH23                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[6]   ; PIN_AA20                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[7]   ; PIN_AF22                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[8]   ; PIN_AE22                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_GPIO_1[9]   ; PIN_AG20                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_LEDs[0]     ; PIN_AE19                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_LEDs[1]     ; PIN_AG15                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_LEDs[2]     ; PIN_AF18                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_LEDs[3]     ; PIN_AG18                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_SWITCHES[0] ; PIN_AE17                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_SWITCHES[1] ; PIN_AE20                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_SWITCHES[2] ; PIN_AF20                          ; QSF Assignment ;
; Location                                ;                ;              ; Audio_Mini_SWITCHES[3] ; PIN_AH18                          ; QSF Assignment ;
; Location                                ;                ;              ; FPGA_CLK1_50           ; PIN_V11                           ; QSF Assignment ;
; Location                                ;                ;              ; FPGA_CLK2_50           ; PIN_Y13                           ; QSF Assignment ;
; Location                                ;                ;              ; FPGA_CLK3_50           ; PIN_E11                           ; QSF Assignment ;
; Location                                ;                ;              ; INMP621_mic_CLK        ; PIN_C12                           ; QSF Assignment ;
; Location                                ;                ;              ; INMP621_mic_DATA       ; PIN_AD17                          ; QSF Assignment ;
; Location                                ;                ;              ; KEY[0]                 ; PIN_AH17                          ; QSF Assignment ;
; Location                                ;                ;              ; KEY[1]                 ; PIN_AH16                          ; QSF Assignment ;
; Location                                ;                ;              ; LED[0]                 ; PIN_W15                           ; QSF Assignment ;
; Location                                ;                ;              ; LED[1]                 ; PIN_AA24                          ; QSF Assignment ;
; Location                                ;                ;              ; LED[2]                 ; PIN_V16                           ; QSF Assignment ;
; Location                                ;                ;              ; LED[3]                 ; PIN_V15                           ; QSF Assignment ;
; Location                                ;                ;              ; LED[4]                 ; PIN_AF26                          ; QSF Assignment ;
; Location                                ;                ;              ; LED[5]                 ; PIN_AE26                          ; QSF Assignment ;
; Location                                ;                ;              ; LED[6]                 ; PIN_Y16                           ; QSF Assignment ;
; Location                                ;                ;              ; LED[7]                 ; PIN_AA23                          ; QSF Assignment ;
; Location                                ;                ;              ; SW[0]                  ; PIN_Y24                           ; QSF Assignment ;
; Location                                ;                ;              ; SW[1]                  ; PIN_W24                           ; QSF Assignment ;
; Location                                ;                ;              ; SW[2]                  ; PIN_W21                           ; QSF Assignment ;
; Location                                ;                ;              ; SW[3]                  ; PIN_W20                           ; QSF Assignment ;
; Location                                ;                ;              ; TPA6130_i2c_SCL        ; PIN_AC24                          ; QSF Assignment ;
; Location                                ;                ;              ; TPA6130_i2c_SDA        ; PIN_AD26                          ; QSF Assignment ;
; Location                                ;                ;              ; TPA6130_power_off      ; PIN_AH27                          ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_ADC_ABCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_ADC_ALRCLK      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_ADC_ASDATA2     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_DAC_DBCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_DAC_DLRCLK      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_DAC_DSDATA1     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_MCLK            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_RST_CODEC_n     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_spi_CCLK        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_spi_CIN         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_spi_CLATCH_n    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; AD1939_spi_COUT        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ADC_CONVST             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ADC_SCK                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ADC_SDI                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ADC_SDO                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[0]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[10]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[11]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[12]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[13]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[14]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[15]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[1]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[2]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[3]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[4]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[5]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[6]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[7]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[8]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_IO[9]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; ARDUINO_RESET_N        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[0]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[10]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[11]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[12]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[13]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[14]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[15]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[16]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[17]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[18]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[19]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[1]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[20]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[21]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[22]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[23]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[24]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[25]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[26]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[27]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[28]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[29]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[2]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[30]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[31]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[32]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[33]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[3]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[4]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[5]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[6]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[7]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[8]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_0[9]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[0]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[10]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[11]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[12]  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[1]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[2]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[3]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[4]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[5]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[6]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[7]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[8]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_GPIO_1[9]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_LEDs        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_LEDs[0]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_LEDs[1]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_LEDs[2]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_LEDs[3]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_SWITCHES    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_SWITCHES[0] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_SWITCHES[1] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_SWITCHES[2] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; Audio_Mini_SWITCHES[3] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; FPGA_CLK1_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; FPGA_CLK2_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; FPGA_CLK3_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_CONV_USB_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[0]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[10]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[11]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[12]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[13]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[14]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[1]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[2]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[3]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[4]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[5]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[6]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[7]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[8]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ADDR[9]       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_BA[0]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_BA[1]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_BA[2]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_CAS_N         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_CKE           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_CK_N          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_CK_P          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_CS_N          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DM[0]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DM[1]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DM[2]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DM[3]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[0]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[1]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[2]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[3]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[0]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[1]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[2]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[3]      ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[0]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[10]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[11]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[12]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[13]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[14]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[15]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[16]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[17]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[18]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[19]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[1]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[20]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[21]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[22]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[23]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[24]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[25]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[26]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[27]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[28]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[29]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[2]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[30]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[31]        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[3]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[4]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[5]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[6]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[7]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[8]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_DQ[9]         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_ODT           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_RAS_N         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_RESET_N       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_RZQ           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_DDR3_WE_N          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_GTX_CLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_INT_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_MDC           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_MDIO          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_CLK        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_DATA[0]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_DATA[1]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_DATA[2]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_DATA[3]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_RX_DV         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_TX_DATA[0]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_TX_DATA[1]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_TX_DATA[2]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_TX_DATA[3]    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_ENET_TX_EN         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_GSENSOR_INT        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_I2C0_SCLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_I2C0_SDAT          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_I2C1_SCLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_I2C1_SDAT          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_KEY                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_LED                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_LTC_GPIO           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_CLK             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_CMD             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_DATA[0]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_DATA[1]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_DATA[2]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SD_DATA[3]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SPIM_CLK           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SPIM_MISO          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SPIM_MOSI          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_SPIM_SS            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_UART_RX            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; HPS_UART_TX            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; INMP621_mic_CLK        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; INMP621_mic_DATA       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; KEY[0]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; KEY[1]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[0]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[1]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[2]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[3]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[4]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[5]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[6]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; LED[7]                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; SW[0]                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; SW[1]                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; SW[2]                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; SW[3]                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; TPA6130_i2c_SCL        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; TPA6130_i2c_SDA        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; Static_pFIR    ;              ; TPA6130_power_off      ; 3.3-V LVTTL                       ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[0]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[10]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[11]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[12]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[13]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[14]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[1]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[2]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[3]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[4]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[5]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[6]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[7]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[8]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ADDR[9]       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_BA[0]         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_BA[1]         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_BA[2]         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_CAS_N         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_CKE           ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_CS_N          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_ODT           ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_RAS_N         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_RESET_N       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; Static_pFIR    ;              ; HPS_DDR3_WE_N          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[0]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[10]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[11]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[12]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[13]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[14]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[15]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[16]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[17]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[18]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[19]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[1]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[20]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[21]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[22]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[23]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[24]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[25]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[26]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[27]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[28]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[29]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[2]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[30]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[31]        ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[3]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[4]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[5]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[6]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[7]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[8]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; Static_pFIR    ;              ; HPS_DDR3_DQ[9]         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_CK_N          ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_CK_P          ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DM[0]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DM[1]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DM[2]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DM[3]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_N[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQS_P[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[0]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[10]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[11]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[12]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[13]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[14]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[15]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[16]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[17]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[18]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[19]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[1]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[20]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[21]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[22]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[23]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[24]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[25]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[26]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[27]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[28]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[29]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[2]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[30]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[31]        ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[3]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[4]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[5]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[6]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[7]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[8]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; Static_pFIR    ;              ; HPS_DDR3_DQ[9]         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; Static_pFIR    ;              ; HPS_DDR3_CK_N          ; 2                                 ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; Static_pFIR    ;              ; HPS_DDR3_CK_P          ; 2                                 ; QSF Assignment ;
+-----------------------------------------+----------------+--------------+------------------------+-----------------------------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 656 ) ; 0.00 % ( 0 / 656 )         ; 0.00 % ( 0 / 656 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 656 ) ; 0.00 % ( 0 / 656 )         ; 0.00 % ( 0 / 656 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 656 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.pin.


+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 302 / 41,910       ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 302                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 322 / 41,910       ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 37                 ;       ;
;         [b] ALMs used for LUT logic                         ; 263                ;       ;
;         [c] ALMs used for registers                         ; 22                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 20 / 41,910        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41,910         ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 39 / 4,191         ; < 1 % ;
;     -- Logic LABs                                           ; 39                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 366                ;       ;
;     -- 7 input functions                                    ; 5                  ;       ;
;     -- 6 input functions                                    ; 232                ;       ;
;     -- 5 input functions                                    ; 17                 ;       ;
;     -- 4 input functions                                    ; 11                 ;       ;
;     -- <=3 input functions                                  ; 101                ;       ;
; Combinational ALUT usage for route-throughs                 ; 18                 ;       ;
;                                                             ;                    ;       ;
; Dedicated logic registers                                   ; 116                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 116 / 83,820       ; < 1 % ;
;         -- Secondary logic registers                        ; 0 / 83,820         ; 0 %   ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 116                ;       ;
;         -- Routing optimization registers                   ; 0                  ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 69 / 314           ; 22 %  ;
;     -- Clock pins                                           ; 5 / 8              ; 63 %  ;
;     -- Dedicated input pins                                 ; 0 / 21             ; 0 %   ;
;                                                             ;                    ;       ;
; Hard processor system peripheral utilization                ;                    ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )      ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )      ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )      ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )      ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )      ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )      ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )      ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )      ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )      ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )      ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )      ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )      ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )      ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )      ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )      ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )      ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )      ;       ;
;                                                             ;                    ;       ;
; M10K blocks                                                 ; 4 / 553            ; < 1 % ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 32,768 / 5,662,720 ; < 1 % ;
; Total block memory implementation bits                      ; 40,960 / 5,662,720 ; < 1 % ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 3 / 112            ; 3 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 6              ; 0 %   ;
; Global signals                                              ; 1                  ;       ;
;     -- Global clocks                                        ; 1 / 16             ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66             ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100            ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100            ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4              ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.2% / 0.2% / 0.2% ;       ;
; Peak interconnect usage (total/H/V)                         ; 5.4% / 5.5% / 5.3% ;       ;
; Maximum fan-out                                             ; 169                ;       ;
; Highest non-global fan-out                                  ; 169                ;       ;
; Total fan-out                                               ; 2645               ;       ;
; Average fan-out                                             ; 4.09               ;       ;
+-------------------------------------------------------------+--------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 302 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 302                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 322 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 37                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 263                   ; 0                              ;
;         [c] ALMs used for registers                         ; 22                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 20 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 39 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 39                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 366                   ; 0                              ;
;     -- 7 input functions                                    ; 5                     ; 0                              ;
;     -- 6 input functions                                    ; 232                   ; 0                              ;
;     -- 5 input functions                                    ; 17                    ; 0                              ;
;     -- 4 input functions                                    ; 11                    ; 0                              ;
;     -- <=3 input functions                                  ; 101                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 18                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 116 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 83820 ( 0 % )     ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 116                   ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 69                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 32768                 ; 0                              ;
; Total block memory implementation bits                      ; 40960                 ; 0                              ;
; M10K block                                                  ; 4 / 553 ( < 1 % )     ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 3 / 112 ( 2 % )       ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 2816                  ; 0                              ;
;     -- Registered Connections                               ; 1509                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 36                    ; 0                              ;
;     -- Output Ports                                         ; 33                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Left_Data_In[0]  ; AB23  ; 5A       ; 89           ; 8            ; 54           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[10] ; AH4   ; 3B       ; 38           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[11] ; AG15  ; 4A       ; 62           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[12] ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[13] ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[14] ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[15] ; AH12  ; 4A       ; 58           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[16] ; AH6   ; 3B       ; 40           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[17] ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[18] ; AE4   ; 3B       ; 26           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[19] ; AH11  ; 4A       ; 56           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[1]  ; AE8   ; 3B       ; 30           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[20] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[21] ; U14   ; 4A       ; 52           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[22] ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[23] ; AF20  ; 4A       ; 72           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[24] ; AE17  ; 4A       ; 62           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[25] ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[26] ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[27] ; AH18  ; 4A       ; 68           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[28] ; AH5   ; 3B       ; 40           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[29] ; W14   ; 4A       ; 60           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[2]  ; AG18  ; 4A       ; 68           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[30] ; V15   ; 5A       ; 89           ; 9            ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[31] ; V16   ; 5A       ; 89           ; 9            ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[3]  ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[4]  ; AE19  ; 4A       ; 66           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[5]  ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[6]  ; AA15  ; 4A       ; 64           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[7]  ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[8]  ; Y15   ; 4A       ; 64           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Left_Data_In[9]  ; AE7   ; 3B       ; 28           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; Valid_in         ; AH9   ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; clk              ; W24   ; 5B       ; 89           ; 25           ; 20           ; 120                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; clk_enable       ; AG16  ; 4A       ; 58           ; 0            ; 57           ; 72                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset            ; AE15  ; 4A       ; 54           ; 0            ; 17           ; 116                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Data_out[0]  ; AH7   ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[10] ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[11] ; U13   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[12] ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[13] ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[14] ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[15] ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[16] ; AG11  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[17] ; Y19   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[18] ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[19] ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[1]  ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[20] ; V11   ; 3B       ; 32           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[21] ; W12   ; 3B       ; 40           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[22] ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[23] ; AF13  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[24] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[25] ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[26] ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[27] ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[28] ; AG9   ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[29] ; AF15  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[2]  ; V12   ; 3B       ; 40           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[30] ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[31] ; AH3   ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[3]  ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[4]  ; AG10  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[5]  ; T13   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[6]  ; AG8   ; 4A       ; 50           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[7]  ; Y13   ; 4A       ; 56           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[8]  ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Data_out[9]  ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ce_out       ; AF17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 25 / 32 ( 78 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 39 / 68 ( 57 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 4 / 16 ( 25 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 1 / 7 ( 14 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; Left_Data_In[7]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; Left_Data_In[6]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; Data_out[24]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; Left_Data_In[17]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; Left_Data_In[0]                 ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; Data_out[18]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD12     ; 125        ; 3B             ; Data_out[22]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; Left_Data_In[22]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; Data_out[12]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; Left_Data_In[18]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; Left_Data_In[9]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; Left_Data_In[1]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; Data_out[30]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; Data_out[13]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; reset                           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; Left_Data_In[24]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; Left_Data_In[4]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; Data_out[9]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 113        ; 3B             ; Data_out[26]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; Data_out[1]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; Data_out[3]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF11     ; 119        ; 3B             ; Left_Data_In[13]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; Data_out[23]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; Data_out[29]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; ce_out                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF18     ; 166        ; 4A             ; Left_Data_In[12]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; Left_Data_In[23]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; Data_out[19]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; Data_out[8]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; Data_out[6]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ; 139        ; 4A             ; Data_out[28]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG10     ; 142        ; 4A             ; Data_out[4]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; Data_out[16]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; Data_out[14]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; Left_Data_In[20]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; Left_Data_In[11]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 149        ; 4A             ; clk_enable                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; Left_Data_In[2]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; Data_out[15]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; Data_out[31]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 124        ; 3B             ; Left_Data_In[10]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 129        ; 3B             ; Left_Data_In[28]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ; 131        ; 3B             ; Left_Data_In[16]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH7      ; 132        ; 4A             ; Data_out[0]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 137        ; 4A             ; Left_Data_In[3]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; Valid_in                        ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; Left_Data_In[19]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH12     ; 150        ; 4A             ; Left_Data_In[15]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 153        ; 4A             ; Left_Data_In[25]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; Left_Data_In[5]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; Left_Data_In[14]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; Left_Data_In[26]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; Left_Data_In[27]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; Data_out[27]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; Data_out[10]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; Data_out[5]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; Data_out[11]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ; 138        ; 4A             ; Left_Data_In[21]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; Data_out[20]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; Data_out[2]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; Data_out[25]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; Left_Data_In[30]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; Left_Data_In[31]                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; Data_out[21]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; Left_Data_In[29]                ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W15      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; clk                             ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; Data_out[7]                     ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; Left_Data_In[8]                 ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; Data_out[17]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; ce_out           ; Incomplete set of assignments ;
; Data_out[0]      ; Incomplete set of assignments ;
; Data_out[1]      ; Incomplete set of assignments ;
; Data_out[2]      ; Incomplete set of assignments ;
; Data_out[3]      ; Incomplete set of assignments ;
; Data_out[4]      ; Incomplete set of assignments ;
; Data_out[5]      ; Incomplete set of assignments ;
; Data_out[6]      ; Incomplete set of assignments ;
; Data_out[7]      ; Incomplete set of assignments ;
; Data_out[8]      ; Incomplete set of assignments ;
; Data_out[9]      ; Incomplete set of assignments ;
; Data_out[10]     ; Incomplete set of assignments ;
; Data_out[11]     ; Incomplete set of assignments ;
; Data_out[12]     ; Incomplete set of assignments ;
; Data_out[13]     ; Incomplete set of assignments ;
; Data_out[14]     ; Incomplete set of assignments ;
; Data_out[15]     ; Incomplete set of assignments ;
; Data_out[16]     ; Incomplete set of assignments ;
; Data_out[17]     ; Incomplete set of assignments ;
; Data_out[18]     ; Incomplete set of assignments ;
; Data_out[19]     ; Incomplete set of assignments ;
; Data_out[20]     ; Incomplete set of assignments ;
; Data_out[21]     ; Incomplete set of assignments ;
; Data_out[22]     ; Incomplete set of assignments ;
; Data_out[23]     ; Incomplete set of assignments ;
; Data_out[24]     ; Incomplete set of assignments ;
; Data_out[25]     ; Incomplete set of assignments ;
; Data_out[26]     ; Incomplete set of assignments ;
; Data_out[27]     ; Incomplete set of assignments ;
; Data_out[28]     ; Incomplete set of assignments ;
; Data_out[29]     ; Incomplete set of assignments ;
; Data_out[30]     ; Incomplete set of assignments ;
; Data_out[31]     ; Incomplete set of assignments ;
; clk_enable       ; Incomplete set of assignments ;
; clk              ; Incomplete set of assignments ;
; reset            ; Incomplete set of assignments ;
; Valid_in         ; Incomplete set of assignments ;
; Left_Data_In[0]  ; Incomplete set of assignments ;
; Left_Data_In[1]  ; Incomplete set of assignments ;
; Left_Data_In[2]  ; Incomplete set of assignments ;
; Left_Data_In[3]  ; Incomplete set of assignments ;
; Left_Data_In[4]  ; Incomplete set of assignments ;
; Left_Data_In[5]  ; Incomplete set of assignments ;
; Left_Data_In[6]  ; Incomplete set of assignments ;
; Left_Data_In[7]  ; Incomplete set of assignments ;
; Left_Data_In[8]  ; Incomplete set of assignments ;
; Left_Data_In[9]  ; Incomplete set of assignments ;
; Left_Data_In[10] ; Incomplete set of assignments ;
; Left_Data_In[11] ; Incomplete set of assignments ;
; Left_Data_In[12] ; Incomplete set of assignments ;
; Left_Data_In[13] ; Incomplete set of assignments ;
; Left_Data_In[14] ; Incomplete set of assignments ;
; Left_Data_In[15] ; Incomplete set of assignments ;
; Left_Data_In[16] ; Incomplete set of assignments ;
; Left_Data_In[17] ; Incomplete set of assignments ;
; Left_Data_In[18] ; Incomplete set of assignments ;
; Left_Data_In[19] ; Incomplete set of assignments ;
; Left_Data_In[20] ; Incomplete set of assignments ;
; Left_Data_In[21] ; Incomplete set of assignments ;
; Left_Data_In[22] ; Incomplete set of assignments ;
; Left_Data_In[23] ; Incomplete set of assignments ;
; Left_Data_In[24] ; Incomplete set of assignments ;
; Left_Data_In[25] ; Incomplete set of assignments ;
; Left_Data_In[26] ; Incomplete set of assignments ;
; Left_Data_In[27] ; Incomplete set of assignments ;
; Left_Data_In[28] ; Incomplete set of assignments ;
; Left_Data_In[29] ; Incomplete set of assignments ;
; Left_Data_In[30] ; Incomplete set of assignments ;
; Left_Data_In[31] ; Incomplete set of assignments ;
; ce_out           ; Missing location assignment   ;
; Data_out[0]      ; Missing location assignment   ;
; Data_out[1]      ; Missing location assignment   ;
; Data_out[2]      ; Missing location assignment   ;
; Data_out[3]      ; Missing location assignment   ;
; Data_out[4]      ; Missing location assignment   ;
; Data_out[5]      ; Missing location assignment   ;
; Data_out[6]      ; Missing location assignment   ;
; Data_out[7]      ; Missing location assignment   ;
; Data_out[8]      ; Missing location assignment   ;
; Data_out[9]      ; Missing location assignment   ;
; Data_out[10]     ; Missing location assignment   ;
; Data_out[11]     ; Missing location assignment   ;
; Data_out[12]     ; Missing location assignment   ;
; Data_out[13]     ; Missing location assignment   ;
; Data_out[14]     ; Missing location assignment   ;
; Data_out[15]     ; Missing location assignment   ;
; Data_out[16]     ; Missing location assignment   ;
; Data_out[17]     ; Missing location assignment   ;
; Data_out[18]     ; Missing location assignment   ;
; Data_out[19]     ; Missing location assignment   ;
; Data_out[20]     ; Missing location assignment   ;
; Data_out[21]     ; Missing location assignment   ;
; Data_out[22]     ; Missing location assignment   ;
; Data_out[23]     ; Missing location assignment   ;
; Data_out[24]     ; Missing location assignment   ;
; Data_out[25]     ; Missing location assignment   ;
; Data_out[26]     ; Missing location assignment   ;
; Data_out[27]     ; Missing location assignment   ;
; Data_out[28]     ; Missing location assignment   ;
; Data_out[29]     ; Missing location assignment   ;
; Data_out[30]     ; Missing location assignment   ;
; Data_out[31]     ; Missing location assignment   ;
; clk_enable       ; Missing location assignment   ;
; clk              ; Missing location assignment   ;
; reset            ; Missing location assignment   ;
; Valid_in         ; Missing location assignment   ;
; Left_Data_In[0]  ; Missing location assignment   ;
; Left_Data_In[1]  ; Missing location assignment   ;
; Left_Data_In[2]  ; Missing location assignment   ;
; Left_Data_In[3]  ; Missing location assignment   ;
; Left_Data_In[4]  ; Missing location assignment   ;
; Left_Data_In[5]  ; Missing location assignment   ;
; Left_Data_In[6]  ; Missing location assignment   ;
; Left_Data_In[7]  ; Missing location assignment   ;
; Left_Data_In[8]  ; Missing location assignment   ;
; Left_Data_In[9]  ; Missing location assignment   ;
; Left_Data_In[10] ; Missing location assignment   ;
; Left_Data_In[11] ; Missing location assignment   ;
; Left_Data_In[12] ; Missing location assignment   ;
; Left_Data_In[13] ; Missing location assignment   ;
; Left_Data_In[14] ; Missing location assignment   ;
; Left_Data_In[15] ; Missing location assignment   ;
; Left_Data_In[16] ; Missing location assignment   ;
; Left_Data_In[17] ; Missing location assignment   ;
; Left_Data_In[18] ; Missing location assignment   ;
; Left_Data_In[19] ; Missing location assignment   ;
; Left_Data_In[20] ; Missing location assignment   ;
; Left_Data_In[21] ; Missing location assignment   ;
; Left_Data_In[22] ; Missing location assignment   ;
; Left_Data_In[23] ; Missing location assignment   ;
; Left_Data_In[24] ; Missing location assignment   ;
; Left_Data_In[25] ; Missing location assignment   ;
; Left_Data_In[26] ; Missing location assignment   ;
; Left_Data_In[27] ; Missing location assignment   ;
; Left_Data_In[28] ; Missing location assignment   ;
; Left_Data_In[29] ; Missing location assignment   ;
; Left_Data_In[30] ; Missing location assignment   ;
; Left_Data_In[31] ; Missing location assignment   ;
+------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                  ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name               ; Library Name ;
+-------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |Static_pFIR                                                ; 301.5 (1.1)          ; 321.0 (16.9)                     ; 19.5 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 366 (2)             ; 116 (33)                  ; 0 (0)         ; 32768             ; 4     ; 3          ; 69   ; 0            ; |Static_pFIR                                                                                                            ; Static_pFIR               ; work         ;
;    |Addr_Gen:u_Addr_Gen|                                    ; 21.2 (21.2)          ; 21.8 (21.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Static_pFIR|Addr_Gen:u_Addr_Gen                                                                                        ; Addr_Gen                  ; work         ;
;    |B_k_Memory_Block2:u_B_k_Memory_Block2|                  ; 250.2 (250.2)        ; 253.3 (253.3)                    ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 263 (263)           ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Static_pFIR|B_k_Memory_Block2:u_B_k_Memory_Block2                                                                      ; B_k_Memory_Block2         ; work         ;
;    |Multiply_And_Sum:u_Multiply_And_Sum|                    ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |Static_pFIR|Multiply_And_Sum:u_Multiply_And_Sum                                                                        ; Multiply_And_Sum          ; work         ;
;    |SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer| ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Static_pFIR|SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer                                                     ; SimpleDualPortRAM_generic ; work         ;
;       |altsyncram:ram_rtl_0|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Static_pFIR|SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0                                ; altsyncram                ; work         ;
;          |altsyncram_qh12:auto_generated|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Static_pFIR|SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated ; altsyncram_qh12           ; work         ;
;    |Static_pFIR_tc:u_Static_pFIR_tc|                        ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Static_pFIR|Static_pFIR_tc:u_Static_pFIR_tc                                                                            ; Static_pFIR_tc            ; work         ;
+-------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                             ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ce_out           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[8]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[9]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[10]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[11]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[12]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[13]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[14]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[15]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[16]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[17]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[18]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[19]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[20]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[21]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[22]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[23]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[24]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[25]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[26]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[27]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[28]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[29]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[30]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Data_out[31]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_enable       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk              ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset            ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Valid_in         ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[0]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[1]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[2]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[3]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[4]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[5]  ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[6]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[7]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[8]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[9]  ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[10] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[11] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[12] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[13] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[14] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[15] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[16] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[17] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[18] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[19] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[20] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[21] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[22] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[23] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[24] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[25] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[26] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[27] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[28] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[29] ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[30] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; Left_Data_In[31] ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_enable                                                                                                                      ;                   ;         ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[24]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[16]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[17]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[18]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[19]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[20]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[21]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[22]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[23]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[25]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[26]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[27]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[28]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[29]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[30]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[31]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[14]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[1]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[2]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[3]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[4]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[5]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[6]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[7]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[9]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[10]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[11]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[12]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[13]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[15]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[8]                                                                   ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[1]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[2]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[3]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[4]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[5]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[6]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[7]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[8]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[9]                                                                             ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a30 ; 0                 ; 0       ;
;      - Alignment_Delay_out1                                                                                                     ; 0                 ; 0       ;
;      - Output_memory_out1[0]~0                                                                                                  ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[5]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[4]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[9]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[8]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[7]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[6]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[3]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[2]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[1]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[0]                                                                           ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[0]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[1]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[2]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[3]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[4]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[5]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[9]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[8]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[6]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[7]                                                                 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|ram~43                                                            ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|phase_0                                                                                  ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|enb_1_1024_0                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[0]                                                                             ; 0                 ; 0       ;
;      - ce_out~output                                                                                                            ; 0                 ; 0       ;
; clk                                                                                                                             ;                   ;         ;
; reset                                                                                                                           ;                   ;         ;
;      - Output_memory_out1[0]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[1]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[2]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[3]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[4]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[5]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[6]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[7]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[8]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[9]                                                                                                    ; 0                 ; 0       ;
;      - Output_memory_out1[10]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[11]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[12]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[13]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[14]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[15]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[16]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[17]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[18]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[19]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[20]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[21]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[22]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[23]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[24]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[25]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[26]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[27]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[28]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[29]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[30]                                                                                                   ; 0                 ; 0       ;
;      - Output_memory_out1[31]                                                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[24]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[16]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[17]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[18]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[19]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[20]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[21]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[22]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[23]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[25]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[26]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[27]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[28]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[29]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[30]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[31]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[14]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[1]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[2]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[3]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[4]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[5]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[6]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[7]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[9]                                                                   ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[10]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[11]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[12]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[13]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[15]                                                                  ; 0                 ; 0       ;
;      - Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[8]                                                                   ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[1]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[2]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[3]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[4]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[5]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[6]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[7]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[8]                                                                             ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[9]                                                                             ; 0                 ; 0       ;
;      - Alignment_Delay_out1                                                                                                     ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[5]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[4]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[9]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[8]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[7]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[6]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[3]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[2]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[1]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Counter_0_to_b_k_1_out1[0]                                                                           ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[0]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[1]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[2]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[3]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[4]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[5]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[9]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[8]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[6]                                                                 ; 0                 ; 0       ;
;      - B_k_Memory_Block2:u_B_k_Memory_Block2|ram_data_B_out1[7]                                                                 ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[0]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[0]                                                                           ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|phase_0                                                                                  ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[1]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[2]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[3]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[4]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[5]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[6]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[7]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[8]                                                                              ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Rate_Transition_out1[9]                                                                              ; 0                 ; 0       ;
;      - Static_pFIR_tc:u_Static_pFIR_tc|count1024[0]                                                                             ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[1]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[2]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[3]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[4]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[5]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[6]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[7]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[8]                                                                           ; 0                 ; 0       ;
;      - Addr_Gen:u_Addr_Gen|Input_Addr_Counter_out1[9]                                                                           ; 0                 ; 0       ;
; Valid_in                                                                                                                        ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|ram~43                                                            ; 1                 ; 0       ;
; Left_Data_In[0]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
; Left_Data_In[1]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[2]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
; Left_Data_In[3]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[4]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
; Left_Data_In[5]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 1                 ; 0       ;
; Left_Data_In[6]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[7]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[8]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[9]                                                                                                                 ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a0  ; 0                 ; 0       ;
; Left_Data_In[10]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
; Left_Data_In[11]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
; Left_Data_In[12]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
; Left_Data_In[13]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
; Left_Data_In[14]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
; Left_Data_In[15]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
; Left_Data_In[16]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
; Left_Data_In[17]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
; Left_Data_In[18]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 0                 ; 0       ;
; Left_Data_In[19]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a10 ; 1                 ; 0       ;
; Left_Data_In[20]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
; Left_Data_In[21]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[22]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
; Left_Data_In[23]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
; Left_Data_In[24]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[25]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[26]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[27]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[28]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 0                 ; 0       ;
; Left_Data_In[29]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a20 ; 1                 ; 0       ;
; Left_Data_In[30]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a30 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a30 ; 0                 ; 0       ;
; Left_Data_In[31]                                                                                                                ;                   ;         ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a30 ; 0                 ; 0       ;
;      - SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ram_block1a30 ; 0                 ; 0       ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                         ;
+---------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                          ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Alignment_Delay_out1                                          ; FF_X53_Y10_N2      ; 33      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Output_memory_out1[0]~0                                       ; LABCELL_X53_Y10_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|ram~43 ; LABCELL_X53_Y4_N30 ; 4       ; Write enable              ; no     ; --                   ; --               ; --                        ;
; Static_pFIR_tc:u_Static_pFIR_tc|enb_1_1024_0                  ; LABCELL_X57_Y6_N30 ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Static_pFIR_tc:u_Static_pFIR_tc|phase_0_tmp                   ; LABCELL_X57_Y6_N36 ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; clk                                                           ; PIN_W24            ; 120     ; Clock                     ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; clk_enable                                                    ; PIN_AG16           ; 72      ; Clock enable, Read enable ; no     ; --                   ; --               ; --                        ;
; reset                                                         ; PIN_AE15           ; 116     ; Async. clear              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_W24  ; 120     ; Global Clock         ; GCLK10           ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                                                ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer|altsyncram:ram_rtl_0|altsyncram_qh12:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; db/DE10Nano_System.ram0_SimpleDualPortRAM_generic_be096c9b.hdl.mif ; M10K_X58_Y8_N0, M10K_X58_Y7_N0, M10K_X58_Y6_N0, M10K_X58_Y9_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                          ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Multiply_And_Sum:u_Multiply_And_Sum|Mult0~8   ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Multiply_And_Sum:u_Multiply_And_Sum|Mult0~349 ; Sum of two 18x18      ; DSP_X54_Y8_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Multiply_And_Sum:u_Multiply_And_Sum|Mult0~690 ; Two Independent 18x18 ; DSP_X54_Y6_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 750 / 289,320 ( < 1 % ) ;
; C12 interconnects                           ; 32 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 279 / 119,108 ( < 1 % ) ;
; C4 interconnects                            ; 134 / 56,300 ( < 1 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 40 / 289,320 ( < 1 % )  ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 251 / 84,580 ( < 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 44 / 12,676 ( < 1 % )   ;
; R14/C12 interconnect drivers                ; 46 / 20,720 ( < 1 % )   ;
; R3 interconnects                            ; 319 / 130,992 ( < 1 % ) ;
; R6 interconnects                            ; 387 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 1 / 360 ( < 1 % )       ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 69        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 33           ; 0            ; 69        ; 69        ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 69           ; 69           ; 69           ; 69           ; 69           ; 0         ; 69           ; 69           ; 69           ; 69           ; 69           ; 69           ; 36           ; 69           ; 69           ; 69           ; 69           ; 69           ; 36           ; 69           ; 69           ; 69           ; 69           ; 36           ; 69           ; 0         ; 0         ; 69           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; ce_out             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[24]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[25]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[26]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[27]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[28]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[29]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[30]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Data_out[31]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk_enable         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Valid_in           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[24]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[25]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[26]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[27]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[28]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[29]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[30]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; Left_Data_In[31]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10Nano_System"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 148 fanout uses global clock CLKCTRL_G10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'DE10Nano_System.sdc'
Warning (332174): Ignored filter at DE10Nano_System.sdc(6): FPGA_CLK1_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(6): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK1_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 6
Warning (332174): Ignored filter at DE10Nano_System.sdc(7): FPGA_CLK2_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(7): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK2_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 7
Warning (332174): Ignored filter at DE10Nano_System.sdc(8): FPGA_CLK3_50 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(8): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
    Info (332050): create_clock -period "50.0 MHz"  [get_ports FPGA_CLK3_50] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 8
Warning (332174): Ignored filter at DE10Nano_System.sdc(9): HPS_I2C1_SCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(9): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
    Info (332050): create_clock -period "400.0 kHz" [get_ports HPS_I2C1_SCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 9
Warning (332174): Ignored filter at DE10Nano_System.sdc(12): HPS_ENET_RX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(12): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
    Info (332050): create_clock -period "125.0 MHz" [get_ports HPS_ENET_RX_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 12
Warning (332174): Ignored filter at DE10Nano_System.sdc(13): HPS_ENET_TX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(13): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
    Info (332050): create_clock -period "125.0 MHz" [get_ports HPS_ENET_TX_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 13
Warning (332174): Ignored filter at DE10Nano_System.sdc(14): HPS_SD_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(14): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
    Info (332050): create_clock -period "50.0 MHz"  [get_ports HPS_SD_CLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 14
Warning (332174): Ignored filter at DE10Nano_System.sdc(19): AD1939_MCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(19): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
    Info (332050): create_clock -period "12.288 MHz" -waveform { 20.345 61.035 } [get_ports AD1939_MCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 19
Warning (332174): Ignored filter at DE10Nano_System.sdc(20): AD1939_ADC_ABCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(20): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
    Info (332050): create_clock -period "12.288 MHz" -waveform { 20.345 61.035 } [get_ports AD1939_ADC_ABCLK]  File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 20
Warning (332174): Ignored filter at DE10Nano_System.sdc(21): AD1939_ADC_ALRCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(21): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
    Info (332050): create_clock -period  "0.192 MHz" [get_ports AD1939_ADC_ALRCLK] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 21
Warning (332174): Ignored filter at DE10Nano_System.sdc(31): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
Warning (332049): Ignored create_clock at DE10Nano_System.sdc(31): Argument <targets> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 31
Warning (332174): Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tdi could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332174): Ignored filter at DE10Nano_System.sdc(32): altera_reserved_tck could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(32): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
    Info (332050): set_input_delay  -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(32): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 32
Warning (332174): Ignored filter at DE10Nano_System.sdc(33): altera_reserved_tms could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(33): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
    Info (332050): set_input_delay  -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(33): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 33
Warning (332174): Ignored filter at DE10Nano_System.sdc(34): altera_reserved_tdo could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(34): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
    Info (332050): set_output_delay -clock altera_reserved_tck 3 [get_ports altera_reserved_tdo] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(34): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 34
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): $PLL_internal_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): $data_plane_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ABCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): AD1939_MCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): virtual_data_input_clock could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK1_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK2_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): FPGA_CLK3_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): altera_reserved_tck could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(67): HPS_I2C1_SCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  AD1939_MCLK  AD1939_ADC_ABCLK  AD1939_ADC_ALRCLK  $data_plane_clock  $PLL_internal_clock  virtual_data_input_clock   could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
    Info (332050): set_clock_groups -asynchronous \
                        -group { AD1939_MCLK \
                                 AD1939_ADC_ABCLK \
                                 AD1939_ADC_ALRCLK \
                                    $data_plane_clock \
                                    $PLL_internal_clock \
                                    virtual_data_input_clock \
                               } \
                        -group { FPGA_CLK1_50 \
                                 FPGA_CLK2_50 \
                                    FPGA_CLK3_50 \
                               } \
                        -group { altera_reserved_tck } \
                        -group { HPS_I2C1_SCLK }  File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  FPGA_CLK1_50  FPGA_CLK2_50  FPGA_CLK3_50   could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  altera_reserved_tck  could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332049): Ignored set_clock_groups at DE10Nano_System.sdc(67): Argument -group with value  HPS_I2C1_SCLK  could not match any element of the following types: ( clk ) File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 67
Warning (332174): Ignored filter at DE10Nano_System.sdc(110): AD1939_ADC_ABCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(110): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_in [get_ports {AD1939_ADC_ABCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(110): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 110
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(111): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_in [get_ports {AD1939_ADC_ABCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(111): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 111
Warning (332174): Ignored filter at DE10Nano_System.sdc(112): AD1939_ADC_ASDATA2 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(112): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_in [get_ports {AD1939_ADC_ASDATA2}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(112): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 112
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(113): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
    Info (332050): set_input_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_in [get_ports {AD1939_ADC_ASDATA2}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(113): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 113
Warning (332174): Ignored filter at DE10Nano_System.sdc(114): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(114): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
    Info (332050): set_input_delay -clock { AD1939_ADC_ALRCLK } -min $mintime_lrclk_in [get_ports {AD1939_ADC_ALRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(114): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 114
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(115): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
    Info (332050): set_input_delay -clock { AD1939_ADC_ALRCLK } -max $maxtime_lrclk_in [get_ports {AD1939_ADC_ALRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(115): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 115
Warning (332174): Ignored filter at DE10Nano_System.sdc(116): HPS_SPIM_MISO could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332174): Ignored filter at DE10Nano_System.sdc(116): u0|hps|fpga_interfaces|peripheral_spim0|sclk_out could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(116): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_in [get_ports {HPS_SPIM_MISO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(116): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 116
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(117): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_in [get_ports {HPS_SPIM_MISO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(117): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 117
Warning (332174): Ignored filter at DE10Nano_System.sdc(118): AD1939_spi_COUT could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(118): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_in [get_ports {AD1939_spi_COUT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(118): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 118
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(119): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_in [get_ports {AD1939_spi_COUT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(119): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 119
Warning (332174): Ignored filter at DE10Nano_System.sdc(120): Audio_Mini_SWITCHES[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332174): Ignored filter at DE10Nano_System.sdc(120): FPGA_CLK1_50 could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(120): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {Audio_Mini_SWITCHES[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(120): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 120
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(121): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {Audio_Mini_SWITCHES[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(121): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 121
Warning (332174): Ignored filter at DE10Nano_System.sdc(122): KEY[1] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(122): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {KEY[1]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(122): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 122
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(123): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {KEY[1]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(123): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 123
Warning (332174): Ignored filter at DE10Nano_System.sdc(124): HPS_UART_RX could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(124): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_in [get_ports {HPS_UART_RX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(124): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 124
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(125): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
    Info (332050): set_input_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_in [get_ports {HPS_UART_RX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(125): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 125
Warning (332174): Ignored filter at DE10Nano_System.sdc(126): HPS_I2C1_SDAT could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332174): Ignored filter at DE10Nano_System.sdc(126): u0|hps|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(126): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {HPS_I2C1_SDAT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(126): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 126
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(127): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {HPS_I2C1_SDAT}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(127): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 127
Warning (332174): Ignored filter at DE10Nano_System.sdc(128): TPA6130_i2c_SCL could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(128): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {TPA6130_i2c_SCL}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(128): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 128
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(129): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {TPA6130_i2c_SCL}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(129): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 129
Warning (332174): Ignored filter at DE10Nano_System.sdc(130): TPA6130_i2c_SDA could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(130): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -min $mintime_i2cclk_in [get_ports {TPA6130_i2c_SDA}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(130): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 130
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(131): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
    Info (332050): set_input_delay -clock { u0|hps|fpga_interfaces|peripheral_i2c0|out_clk } -max $maxtime_i2cclk_in [get_ports {TPA6130_i2c_SDA}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(131): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 131
Warning (332174): Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_MDIO could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332174): Ignored filter at DE10Nano_System.sdc(132): HPS_ENET_RX_CLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(132): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_MDIO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(132): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 132
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(133): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_MDIO}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(133): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 133
Warning (332174): Ignored filter at DE10Nano_System.sdc(134): HPS_ENET_RX_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(134): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_RX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(134): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 134
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(135): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_RX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(135): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 135
Warning (332174): Ignored filter at DE10Nano_System.sdc(136): HPS_ENET_RX_DV could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(136): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_in [get_ports {HPS_ENET_RX_DV}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(136): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 136
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(137): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
    Info (332050): set_input_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_in [get_ports {HPS_ENET_RX_DV}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(137): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 137
Warning (332174): Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CMD could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332174): Ignored filter at DE10Nano_System.sdc(138): HPS_SD_CLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(138): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_in [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(138): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 138
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(139): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_in [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(139): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 139
Warning (332174): Ignored filter at DE10Nano_System.sdc(140): HPS_SD_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(140): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_in [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(140): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 140
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(141): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
    Info (332050): set_input_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_in [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
Warning (332049): Ignored set_input_delay at DE10Nano_System.sdc(141): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 141
Warning (332174): Ignored filter at DE10Nano_System.sdc(164): AD1939_DAC_DBCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(164): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_out [get_ports {AD1939_DAC_DBCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(164): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 164
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(165): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_out [get_ports {AD1939_DAC_DBCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(165): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 165
Warning (332174): Ignored filter at DE10Nano_System.sdc(166): AD1939_DAC_DSDATA1 could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(166): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -min $mintime_bclk_out [get_ports {AD1939_DAC_DSDATA1}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(166): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 166
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(167): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
    Info (332050): set_output_delay -clock { AD1939_ADC_ABCLK } -max $maxtime_bclk_out [get_ports {AD1939_DAC_DSDATA1}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(167): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 167
Warning (332174): Ignored filter at DE10Nano_System.sdc(168): AD1939_DAC_DLRCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(168): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
    Info (332050): set_output_delay -clock { AD1939_ADC_ALRCLK } -min $maxtime_lrclk_out [get_ports {AD1939_DAC_DLRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(168): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 168
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(169): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
    Info (332050): set_output_delay -clock { AD1939_ADC_ALRCLK } -max $mintime_lrclk_out [get_ports {AD1939_DAC_DLRCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(169): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 169
Warning (332174): Ignored filter at DE10Nano_System.sdc(170): AD1939_spi_CCLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(170): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(170): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 170
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(171): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CCLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(171): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 171
Warning (332174): Ignored filter at DE10Nano_System.sdc(172): AD1939_spi_CIN could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(172): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CIN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(172): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 172
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(173): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CIN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(173): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 173
Warning (332174): Ignored filter at DE10Nano_System.sdc(174): AD1939_spi_CLATCH_n could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(174): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {AD1939_spi_CLATCH_n}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(174): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 174
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(175): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {AD1939_spi_CLATCH_n}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(175): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 175
Warning (332174): Ignored filter at DE10Nano_System.sdc(176): HPS_SPIM_MOSI could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(176): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {HPS_SPIM_MOSI}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(176): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 176
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(177): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {HPS_SPIM_MOSI}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(177): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 177
Warning (332174): Ignored filter at DE10Nano_System.sdc(178): HPS_SPIM_SS could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(178): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -min $mintime_spiclk_out [get_ports {HPS_SPIM_SS}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(178): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 178
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(179): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
    Info (332050): set_output_delay -clock { u0|hps|fpga_interfaces|peripheral_spim0|sclk_out } -max $maxtime_spiclk_out [get_ports {HPS_SPIM_SS}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(179): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 179
Warning (332174): Ignored filter at DE10Nano_System.sdc(180): Audio_Mini_LEDs[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(180): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_out [get_ports {Audio_Mini_LEDs[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(180): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 180
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(181): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_out [get_ports {Audio_Mini_LEDs[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(181): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 181
Warning (332174): Ignored filter at DE10Nano_System.sdc(182): HPS_UART_TX could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(182): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -min $mintime_sysclk_out [get_ports {HPS_UART_TX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(182): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 182
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(183): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
    Info (332050): set_output_delay -clock { FPGA_CLK1_50 } -max $maxtime_sysclk_out [get_ports {HPS_UART_TX}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(183): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 183
Warning (332174): Ignored filter at DE10Nano_System.sdc(184): HPS_ENET_GTX_CLK could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(184): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_GTX_CLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(184): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 184
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(185): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_GTX_CLK}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(185): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 185
Warning (332174): Ignored filter at DE10Nano_System.sdc(186): HPS_ENET_MDC could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(186): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_MDC}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(186): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 186
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(187): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_MDC}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(187): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 187
Warning (332174): Ignored filter at DE10Nano_System.sdc(188): HPS_ENET_TX_DATA[*] could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(188): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_TX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(188): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 188
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(189): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_TX_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(189): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 189
Warning (332174): Ignored filter at DE10Nano_System.sdc(190): HPS_ENET_TX_EN could not be matched with a port File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(190): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -min $mintime_eclk_out [get_ports {HPS_ENET_TX_EN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(190): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 190
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(191): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
    Info (332050): set_output_delay -clock { HPS_ENET_RX_CLK } -max $maxtime_eclk_out [get_ports {HPS_ENET_TX_EN}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(191): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 191
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(192): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_out [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(192): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 192
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(193): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_out [get_ports {HPS_SD_CMD}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(193): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 193
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(194): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -min $mintime_sdclk_out [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(194): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 194
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(195): Argument <targets> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
    Info (332050): set_output_delay -clock { HPS_SD_CLK } -max $maxtime_sdclk_out [get_ports {HPS_SD_DATA[*]}] File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
Warning (332049): Ignored set_output_delay at DE10Nano_System.sdc(195): Argument -clock is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 195
Warning (332174): Ignored filter at DE10Nano_System.sdc(203): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0]} -to [get_ports {HPS_ENET_MDIO}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(203): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 203
Warning (332174): Ignored filter at DE10Nano_System.sdc(204): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]} -to [get_ports {HPS_ENET_MDIO}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(204): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 204
Warning (332174): Ignored filter at DE10Nano_System.sdc(205): soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791} -to [get_ports {HPS_I2C1_SDAT}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(205): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 205
Warning (332174): Ignored filter at DE10Nano_System.sdc(206): u0|hps|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
    Info (332050): set_max_delay -from {u0|hps|fpga_interfaces|peripheral_i2c0|out_clk} -to [get_ports {TPA6130_i2c_SCL}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(206): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 206
Warning (332174): Ignored filter at DE10Nano_System.sdc(207): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791 could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
    Info (332050): set_max_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791} -to [get_ports {TPA6130_i2c_SDA}] $maxdelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_max_delay at DE10Nano_System.sdc(207): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 207
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[0]} -to [get_ports {HPS_ENET_MDIO}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(209): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 209
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|intermediate[1]} -to [get_ports {HPS_ENET_MDIO}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(210): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 210
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_hps_io:hps_io|soc_system_hps_hps_io_border:border|i2c1_inst~FF_4791} -to [get_ports {HPS_I2C1_SDAT}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(211): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 211
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
    Info (332050): set_min_delay -from {u0|hps|fpga_interfaces|peripheral_i2c0|out_clk} -to [get_ports {TPA6130_i2c_SCL}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(212): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 212
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
    Info (332050): set_min_delay -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|peripheral_i2c0~FF_4791} -to [get_ports {TPA6130_i2c_SDA}] $mindelays File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
Warning (332049): Ignored set_min_delay at DE10Nano_System.sdc(213): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 213
Warning (332174): Ignored filter at DE10Nano_System.sdc(278): soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332174): Ignored filter at DE10Nano_System.sdc(278): soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -hold $soc_hold File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(278): Argument <to> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 278
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <from> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
    Info (332050): set_multicycle_path -from {soc_system:u0|soc_system_hps:hps|soc_system_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_*} -to {soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_*} -setup $soc_setup File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(279): Argument <to> is not an object ID File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 279
Warning (332174): Ignored filter at DE10Nano_System.sdc(291): AD1939_ADC_ALRCLK could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332174): Ignored filter at DE10Nano_System.sdc(291): u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <from> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
    Info (332050): set_multicycle_path -setup -from [get_clocks {AD1939_ADC_ALRCLK}]  -to  [get_clocks {u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] 2 File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(291): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 291
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <from> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
    Info (332050): set_multicycle_path -hold -from [get_clocks {AD1939_ADC_ALRCLK}]  -to  [get_clocks {u0|pll_using_ad1939_mclk|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] 2 File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
Warning (332049): Ignored set_multicycle_path at DE10Nano_System.sdc(292): Argument <to> is an empty collection File: /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/DE10Nano_System.sdc Line: 292
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Multiply_And_Sum:u_Multiply_And_Sum|Sum_memory_out1[0] is being clocked by clk
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   81.380 virtual_sdata_input_clock
    Info (332111):   81.380 virtual_sdata_output_clock
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AD1939_ADC_ABCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_ADC_ALRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_ADC_ASDATA2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_DAC_DBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_DAC_DLRCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_DAC_DSDATA1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_RST_CODEC_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_spi_CCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_spi_CIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_spi_CLATCH_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AD1939_spi_COUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_CONVST" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_LEDs[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_LEDs[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_LEDs[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_LEDs[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_SWITCHES[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_SWITCHES[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_SWITCHES[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Audio_Mini_SWITCHES[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK1_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "INMP621_mic_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "INMP621_mic_DATA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TPA6130_i2c_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TPA6130_i2c_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TPA6130_power_off" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.26 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 366 warnings
    Info: Peak virtual memory: 2520 megabytes
    Info: Processing ended: Tue Nov 19 14:34:12 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:54


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/output_files/DE10Nano_System.fit.smsg.


