#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008571c0 .scope module, "mealy_test" "mealy_test" 2 53;
 .timescale 0 0;
v00000000008b8790_0 .var "clk", 0 0;
v00000000008b8830_0 .var/i "i", 31 0;
v00000000008b88d0_0 .var "inp", 0 0;
v00000000008b8970_0 .net "outp", 0 0, v00000000008b8430_0;  1 drivers
v00000000008b8a10_0 .var "rst", 0 0;
v00000000008b8ab0_0 .var "sequence", 15 0;
S_0000000000857340 .scope module, "duty" "mealy" 2 58, 2 1 0, S_00000000008571c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "inp"
    .port_info 3 /OUTPUT 1 "outp"
v0000000000865420_0 .net "clk", 0 0, v00000000008b8790_0;  1 drivers
v00000000008574c0_0 .net "inp", 0 0, v00000000008b88d0_0;  1 drivers
v00000000008b8430_0 .var "outp", 0 0;
v00000000008b84d0_0 .net "rst", 0 0, v00000000008b8a10_0;  1 drivers
v00000000008b8570_0 .var "state", 1 0;
E_00000000008626e0 .event posedge, v00000000008b84d0_0, v0000000000865420_0;
S_00000000008b8610 .scope task, "testing" "testing" 2 78, 2 78 0, S_00000000008571c0;
 .timescale 0 0;
TD_mealy_test.testing ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b8830_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000008b8830_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 81 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v00000000008b88d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008b8790_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b8790_0, 0, 1;
    %vpi_call 2 84 "$display", $time, "State = ", v00000000008b8570_0, " Input = ", v00000000008b88d0_0, ", Output = ", v00000000008b8970_0 {0 0 0};
    %load/vec4 v00000000008b8830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008b8830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000000000857340;
T_1 ;
    %wait E_00000000008626e0;
    %load/vec4 v00000000008b84d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008b8570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000000008574c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000000008574c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000000008574c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008b8570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008b8430_0, 0;
T_1.12 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008571c0;
T_2 ;
    %vpi_call 2 60 "$dumpfile", "mealy.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000008571c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b8790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008b8a10_0, 0, 1;
    %pushi/vec4 22386, 0, 16;
    %store/vec4 v00000000008b8ab0_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b8a10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008b8830_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000000008b8830_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000000008b8ab0_0;
    %load/vec4 v00000000008b8830_0;
    %part/s 1;
    %store/vec4 v00000000008b88d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008b8790_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b8790_0, 0, 1;
    %vpi_call 2 74 "$display", $time, "State = ", v00000000008b8570_0, " Input = ", v00000000008b88d0_0, ", Output = ", v00000000008b8970_0 {0 0 0};
    %load/vec4 v00000000008b8830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008b8830_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %fork TD_mealy_test.testing, S_00000000008b8610;
    %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mealy.v";
