#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 22 20:28:08 2022
# Process ID: 14280
# Current directory: F:/jisuanjizuchengyuanli/vivado2.2/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11148 F:\jisuanjizuchengyuanli\vivado2.2\lab5\lab5.xpr
# Log file: F:/jisuanjizuchengyuanli/vivado2.2/lab5/vivado.log
# Journal file: F:/jisuanjizuchengyuanli/vivado2.2/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.xpr
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new/Pdu_cpu.xdc w ]
add_files -fileset constrs_1 F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new/Pdu_cpu.xdc
set_property -dict [list CONFIG.coefficient_file {D:/rars/zuyuan/lab5/hazards_test.coe}] [get_ips instrcution_memory]
generate_target all [get_files  F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci]
catch { config_ip_cache -export [get_ips -all instrcution_memory] }
export_ip_user_files -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci] -no_script -sync -force -quiet
reset_run instrcution_memory_synth_1
launch_runs -jobs 4 instrcution_memory_synth_1
export_simulation -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci] -directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files -ipstatic_source_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/modelsim} {questa=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/questa} {riviera=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/riviera} {activehdl=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/rars/zuyuan/lab5/data.coe}] [get_ips data_memory]
generate_target all [get_files  F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci]
catch { config_ip_cache -export [get_ips -all data_memory] }
export_ip_user_files -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
reset_run data_memory_synth_1
launch_runs -jobs 4 data_memory_synth_1
export_simulation -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci] -directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files -ipstatic_source_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/modelsim} {questa=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/questa} {riviera=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/riviera} {activehdl=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v w ]
add_files -fileset sim_1 F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source pdu_cpu_tb.tcl
close_sim
launch_simulation
source pdu_cpu_tb.tcl
report_drivers {/pdu_cpu_tb/p4/ir}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
relaunch_sim
relaunch_sim
relaunch_sim
disconnect_hw_server localhost:3121
connect_hw_server
close_hw
relaunch_sim
