

================================================================
== Vivado HLS Report for 'Conv_0_sliding_windo'
================================================================
* Date:           Sat Feb 15 07:46:52 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      786|      787| 3.930 us | 3.935 us |  786|  787|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                          |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sliding_window_fu_66  |sliding_window  |      785|      786| 3.925 us | 3.930 us |  784|  784| dataflow |
        +--------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       24|      -|     906|   3102|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    267|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|      0|     913|   3375|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|      0|   ~0   |      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+-----+------+-----+
    |         Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------+---------+-------+-----+------+-----+
    |grp_sliding_window_fu_66  |sliding_window  |       24|      0|  906|  3102|    0|
    +--------------------------+----------------+---------+-------+-----+------+-----+
    |Total                     |                |       24|      0|  906|  3102|    0|
    +--------------------------+----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_sliding_window_fu_66_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_sliding_window_fu_66_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0|   6|           3|           3|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |in_V_V_read       |   9|          2|    1|          2|
    |out_V_V15_write   |   9|          2|    1|          2|
    |out_V_V16_write   |   9|          2|    1|          2|
    |out_V_V17_write   |   9|          2|    1|          2|
    |out_V_V18_write   |   9|          2|    1|          2|
    |out_V_V19_write   |   9|          2|    1|          2|
    |out_V_V1_write    |   9|          2|    1|          2|
    |out_V_V210_write  |   9|          2|    1|          2|
    |out_V_V211_write  |   9|          2|    1|          2|
    |out_V_V212_write  |   9|          2|    1|          2|
    |out_V_V213_write  |   9|          2|    1|          2|
    |out_V_V214_write  |   9|          2|    1|          2|
    |out_V_V2_write    |   9|          2|    1|          2|
    |out_V_V315_write  |   9|          2|    1|          2|
    |out_V_V316_write  |   9|          2|    1|          2|
    |out_V_V317_write  |   9|          2|    1|          2|
    |out_V_V318_write  |   9|          2|    1|          2|
    |out_V_V319_write  |   9|          2|    1|          2|
    |out_V_V3_write    |   9|          2|    1|          2|
    |out_V_V420_write  |   9|          2|    1|          2|
    |out_V_V421_write  |   9|          2|    1|          2|
    |out_V_V422_write  |   9|          2|    1|          2|
    |out_V_V423_write  |   9|          2|    1|          2|
    |out_V_V424_write  |   9|          2|    1|          2|
    |out_V_V4_write    |   9|          2|    1|          2|
    |out_V_V_write     |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 267|         59|   29|         59|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_done_reg                                    |  1|   0|    1|          0|
    |ap_sync_reg_grp_sliding_window_fu_66_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_sliding_window_fu_66_ap_ready  |  1|   0|    1|          0|
    |grp_sliding_window_fu_66_ap_start_reg          |  1|   0|    1|          0|
    |start_once_reg                                 |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  7|   0|    7|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_done            | out |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|start_out          | out |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|start_write        | out |    1| ap_ctrl_hs | Conv_0_sliding_windo | return value |
|in_V_V_dout        |  in |   16|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n     |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read        | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din        | out |   16|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n     |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write      | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V1_din       | out |   16|   ap_fifo  |       out_V_V1       |    pointer   |
|out_V_V1_full_n    |  in |    1|   ap_fifo  |       out_V_V1       |    pointer   |
|out_V_V1_write     | out |    1|   ap_fifo  |       out_V_V1       |    pointer   |
|out_V_V2_din       | out |   16|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V2_full_n    |  in |    1|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V2_write     | out |    1|   ap_fifo  |       out_V_V2       |    pointer   |
|out_V_V3_din       | out |   16|   ap_fifo  |       out_V_V3       |    pointer   |
|out_V_V3_full_n    |  in |    1|   ap_fifo  |       out_V_V3       |    pointer   |
|out_V_V3_write     | out |    1|   ap_fifo  |       out_V_V3       |    pointer   |
|out_V_V4_din       | out |   16|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V4_full_n    |  in |    1|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V4_write     | out |    1|   ap_fifo  |       out_V_V4       |    pointer   |
|out_V_V15_din      | out |   16|   ap_fifo  |       out_V_V15      |    pointer   |
|out_V_V15_full_n   |  in |    1|   ap_fifo  |       out_V_V15      |    pointer   |
|out_V_V15_write    | out |    1|   ap_fifo  |       out_V_V15      |    pointer   |
|out_V_V16_din      | out |   16|   ap_fifo  |       out_V_V16      |    pointer   |
|out_V_V16_full_n   |  in |    1|   ap_fifo  |       out_V_V16      |    pointer   |
|out_V_V16_write    | out |    1|   ap_fifo  |       out_V_V16      |    pointer   |
|out_V_V17_din      | out |   16|   ap_fifo  |       out_V_V17      |    pointer   |
|out_V_V17_full_n   |  in |    1|   ap_fifo  |       out_V_V17      |    pointer   |
|out_V_V17_write    | out |    1|   ap_fifo  |       out_V_V17      |    pointer   |
|out_V_V18_din      | out |   16|   ap_fifo  |       out_V_V18      |    pointer   |
|out_V_V18_full_n   |  in |    1|   ap_fifo  |       out_V_V18      |    pointer   |
|out_V_V18_write    | out |    1|   ap_fifo  |       out_V_V18      |    pointer   |
|out_V_V19_din      | out |   16|   ap_fifo  |       out_V_V19      |    pointer   |
|out_V_V19_full_n   |  in |    1|   ap_fifo  |       out_V_V19      |    pointer   |
|out_V_V19_write    | out |    1|   ap_fifo  |       out_V_V19      |    pointer   |
|out_V_V210_din     | out |   16|   ap_fifo  |      out_V_V210      |    pointer   |
|out_V_V210_full_n  |  in |    1|   ap_fifo  |      out_V_V210      |    pointer   |
|out_V_V210_write   | out |    1|   ap_fifo  |      out_V_V210      |    pointer   |
|out_V_V211_din     | out |   16|   ap_fifo  |      out_V_V211      |    pointer   |
|out_V_V211_full_n  |  in |    1|   ap_fifo  |      out_V_V211      |    pointer   |
|out_V_V211_write   | out |    1|   ap_fifo  |      out_V_V211      |    pointer   |
|out_V_V212_din     | out |   16|   ap_fifo  |      out_V_V212      |    pointer   |
|out_V_V212_full_n  |  in |    1|   ap_fifo  |      out_V_V212      |    pointer   |
|out_V_V212_write   | out |    1|   ap_fifo  |      out_V_V212      |    pointer   |
|out_V_V213_din     | out |   16|   ap_fifo  |      out_V_V213      |    pointer   |
|out_V_V213_full_n  |  in |    1|   ap_fifo  |      out_V_V213      |    pointer   |
|out_V_V213_write   | out |    1|   ap_fifo  |      out_V_V213      |    pointer   |
|out_V_V214_din     | out |   16|   ap_fifo  |      out_V_V214      |    pointer   |
|out_V_V214_full_n  |  in |    1|   ap_fifo  |      out_V_V214      |    pointer   |
|out_V_V214_write   | out |    1|   ap_fifo  |      out_V_V214      |    pointer   |
|out_V_V315_din     | out |   16|   ap_fifo  |      out_V_V315      |    pointer   |
|out_V_V315_full_n  |  in |    1|   ap_fifo  |      out_V_V315      |    pointer   |
|out_V_V315_write   | out |    1|   ap_fifo  |      out_V_V315      |    pointer   |
|out_V_V316_din     | out |   16|   ap_fifo  |      out_V_V316      |    pointer   |
|out_V_V316_full_n  |  in |    1|   ap_fifo  |      out_V_V316      |    pointer   |
|out_V_V316_write   | out |    1|   ap_fifo  |      out_V_V316      |    pointer   |
|out_V_V317_din     | out |   16|   ap_fifo  |      out_V_V317      |    pointer   |
|out_V_V317_full_n  |  in |    1|   ap_fifo  |      out_V_V317      |    pointer   |
|out_V_V317_write   | out |    1|   ap_fifo  |      out_V_V317      |    pointer   |
|out_V_V318_din     | out |   16|   ap_fifo  |      out_V_V318      |    pointer   |
|out_V_V318_full_n  |  in |    1|   ap_fifo  |      out_V_V318      |    pointer   |
|out_V_V318_write   | out |    1|   ap_fifo  |      out_V_V318      |    pointer   |
|out_V_V319_din     | out |   16|   ap_fifo  |      out_V_V319      |    pointer   |
|out_V_V319_full_n  |  in |    1|   ap_fifo  |      out_V_V319      |    pointer   |
|out_V_V319_write   | out |    1|   ap_fifo  |      out_V_V319      |    pointer   |
|out_V_V420_din     | out |   16|   ap_fifo  |      out_V_V420      |    pointer   |
|out_V_V420_full_n  |  in |    1|   ap_fifo  |      out_V_V420      |    pointer   |
|out_V_V420_write   | out |    1|   ap_fifo  |      out_V_V420      |    pointer   |
|out_V_V421_din     | out |   16|   ap_fifo  |      out_V_V421      |    pointer   |
|out_V_V421_full_n  |  in |    1|   ap_fifo  |      out_V_V421      |    pointer   |
|out_V_V421_write   | out |    1|   ap_fifo  |      out_V_V421      |    pointer   |
|out_V_V422_din     | out |   16|   ap_fifo  |      out_V_V422      |    pointer   |
|out_V_V422_full_n  |  in |    1|   ap_fifo  |      out_V_V422      |    pointer   |
|out_V_V422_write   | out |    1|   ap_fifo  |      out_V_V422      |    pointer   |
|out_V_V423_din     | out |   16|   ap_fifo  |      out_V_V423      |    pointer   |
|out_V_V423_full_n  |  in |    1|   ap_fifo  |      out_V_V423      |    pointer   |
|out_V_V423_write   | out |    1|   ap_fifo  |      out_V_V423      |    pointer   |
|out_V_V424_din     | out |   16|   ap_fifo  |      out_V_V424      |    pointer   |
|out_V_V424_full_n  |  in |    1|   ap_fifo  |      out_V_V424      |    pointer   |
|out_V_V424_write   | out |    1|   ap_fifo  |      out_V_V424      |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @sliding_window(i16* %in_V_V, i16* %out_V_V, i16* %out_V_V1, i16* %out_V_V2, i16* %out_V_V3, i16* %out_V_V4, i16* %out_V_V15, i16* %out_V_V16, i16* %out_V_V17, i16* %out_V_V18, i16* %out_V_V19, i16* %out_V_V210, i16* %out_V_V211, i16* %out_V_V212, i16* %out_V_V213, i16* %out_V_V214, i16* %out_V_V315, i16* %out_V_V316, i16* %out_V_V317, i16* %out_V_V318, i16* %out_V_V319, i16* %out_V_V420, i16* %out_V_V421, i16* %out_V_V422, i16* %out_V_V423, i16* %out_V_V424)" [partition_0/src/Conv_0.cpp:10]   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V424, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V423, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V422, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V421, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V420, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V319, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V318, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V317, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V316, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V315, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V214, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V213, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V212, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V211, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V210, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @sliding_window(i16* %in_V_V, i16* %out_V_V, i16* %out_V_V1, i16* %out_V_V2, i16* %out_V_V3, i16* %out_V_V4, i16* %out_V_V15, i16* %out_V_V16, i16* %out_V_V17, i16* %out_V_V18, i16* %out_V_V19, i16* %out_V_V210, i16* %out_V_V211, i16* %out_V_V212, i16* %out_V_V213, i16* %out_V_V214, i16* %out_V_V315, i16* %out_V_V316, i16* %out_V_V317, i16* %out_V_V318, i16* %out_V_V319, i16* %out_V_V420, i16* %out_V_V421, i16* %out_V_V422, i16* %out_V_V423, i16* %out_V_V424)" [partition_0/src/Conv_0.cpp:10]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/Conv_0.cpp:26]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V210]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V211]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V212]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V213]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V315]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V317]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V318]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V319]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V420]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V421]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V423]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V424]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln10         (call         ) [ 000]
ret_ln26          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_V2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V_V3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_V4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_V15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_V16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_V17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_V18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_V19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_V210">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V210"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_V211">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V211"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_V212">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V212"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_V_V213">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V213"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_V_V214">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V214"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_V_V315">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V315"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_V_V316">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V316"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_V_V317">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V317"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_V_V318">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V318"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_V_V319">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V319"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_V_V420">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V420"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_V_V421">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V421"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_V_V422">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V422"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_V_V423">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V423"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_V_V424">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V424"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="grp_sliding_window_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="0" index="3" bw="16" slack="0"/>
<pin id="71" dir="0" index="4" bw="16" slack="0"/>
<pin id="72" dir="0" index="5" bw="16" slack="0"/>
<pin id="73" dir="0" index="6" bw="16" slack="0"/>
<pin id="74" dir="0" index="7" bw="16" slack="0"/>
<pin id="75" dir="0" index="8" bw="16" slack="0"/>
<pin id="76" dir="0" index="9" bw="16" slack="0"/>
<pin id="77" dir="0" index="10" bw="16" slack="0"/>
<pin id="78" dir="0" index="11" bw="16" slack="0"/>
<pin id="79" dir="0" index="12" bw="16" slack="0"/>
<pin id="80" dir="0" index="13" bw="16" slack="0"/>
<pin id="81" dir="0" index="14" bw="16" slack="0"/>
<pin id="82" dir="0" index="15" bw="16" slack="0"/>
<pin id="83" dir="0" index="16" bw="16" slack="0"/>
<pin id="84" dir="0" index="17" bw="16" slack="0"/>
<pin id="85" dir="0" index="18" bw="16" slack="0"/>
<pin id="86" dir="0" index="19" bw="16" slack="0"/>
<pin id="87" dir="0" index="20" bw="16" slack="0"/>
<pin id="88" dir="0" index="21" bw="16" slack="0"/>
<pin id="89" dir="0" index="22" bw="16" slack="0"/>
<pin id="90" dir="0" index="23" bw="16" slack="0"/>
<pin id="91" dir="0" index="24" bw="16" slack="0"/>
<pin id="92" dir="0" index="25" bw="16" slack="0"/>
<pin id="93" dir="0" index="26" bw="16" slack="0"/>
<pin id="94" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="52" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="66" pin=4"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="66" pin=6"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="66" pin=7"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="66" pin=8"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="66" pin=9"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="66" pin=10"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="66" pin=11"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="66" pin=12"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="66" pin=13"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="66" pin=14"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="66" pin=15"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="66" pin=16"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="66" pin=17"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="66" pin=18"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="66" pin=19"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="66" pin=20"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="66" pin=21"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="66" pin=22"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="66" pin=23"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="66" pin=24"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="66" pin=25"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="66" pin=26"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: out_V_V | {1 2 }
	Port: out_V_V1 | {1 2 }
	Port: out_V_V2 | {1 2 }
	Port: out_V_V3 | {1 2 }
	Port: out_V_V4 | {1 2 }
	Port: out_V_V15 | {1 2 }
	Port: out_V_V16 | {1 2 }
	Port: out_V_V17 | {1 2 }
	Port: out_V_V18 | {1 2 }
	Port: out_V_V19 | {1 2 }
	Port: out_V_V210 | {1 2 }
	Port: out_V_V211 | {1 2 }
	Port: out_V_V212 | {1 2 }
	Port: out_V_V213 | {1 2 }
	Port: out_V_V214 | {1 2 }
	Port: out_V_V315 | {1 2 }
	Port: out_V_V316 | {1 2 }
	Port: out_V_V317 | {1 2 }
	Port: out_V_V318 | {1 2 }
	Port: out_V_V319 | {1 2 }
	Port: out_V_V420 | {1 2 }
	Port: out_V_V421 | {1 2 }
	Port: out_V_V422 | {1 2 }
	Port: out_V_V423 | {1 2 }
	Port: out_V_V424 | {1 2 }
 - Input state : 
	Port: Conv_0_sliding_windo : in_V_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   call   | grp_sliding_window_fu_66 |  40.687 |   1325  |   525   |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |  40.687 |   1325  |   525   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   40   |  1325  |   525  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   40   |  1325  |   525  |
+-----------+--------+--------+--------+
