# This is a makefile for building a project
# Define variables for compiler, compiler flags, and linker
CC = gcc
CFLAGS = -Wall -Werror
LDFLAGS = -lm

# Define source files and corresponding object files
SRCS = main.c helper.c
OBJS = main.o helper.o

# Default target for building the project
default: project

# Rule for building project target
project: $(OBJS)
	@echo "Building project"
	$(CC) $(CFLAGS) $(OBJS) -o project $(LDFLAGS)

# Rule for building main object file
main.o: main.c helper.h
	@echo "Compiling main object file"
	$(CC) $(CFLAGS) -c main.c -o main.o

# Rule for building helper object file
helper.o: helper.c helper.h
	@echo "Compiling helper object file"
	$(CC) $(CFLAGS) -c helper.c -o helper.o

# Clean rule for removing compiled files
clean:
	@echo "Cleaning compiled files"
	rm -f $(OBJS) project