# Computer Architecture Labs

## Lab Manual
### Here is the [*lab manual*](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Computer%20Architecture%20Implementing%20a%20Datapath%20in%20Verilog%20a%20Lab%20Manual.pdf) provided by Dr. Beverly Abadines Quon written by George M. Georgiou and Scott McWilliams from the Computer Science Department at California State University, San Bernardino


## Labs
- ### Lab [*0*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Lab%200): General Purpose Register
-- ### hi
- ### Lab [*1*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Lab%201): The IF Pipeline Stage
- ### Lab [*2*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Lab%202): The ID Pipeline Stage
- ### Lab [*3*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Lab%203): The EX Pipeline Stage
- ### Lab [*4*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Lab%204): The MEM Pipeline Stage
- ### Lab [*5 & 6*](https://github.com/fctanglao/ComputerArchitectureLabs/tree/main/Labs%205%20%26%206): The WB Pipeline Stage & MIPS Datapath (Final Project)
