{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:57:49 2012 " "Info: Processing started: Wed Oct 17 11:57:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst115\|2\|combout " "Warning (335094): Node \"inst115\|2\|combout\" is a latch" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 152 264 328 232 "2" "" } } } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M2FS-Data-Formatter.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA " "Info (332110): create_clock -period 12.500 -waveform \{0.000 6.250\} -name CAM_CLKA CAM_CLKA" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst99\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{inst99\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vsync Vsync " "Info (332105): create_clock -period 1.000 -name Vsync Vsync" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CAM_FLD CAM_FLD " "Info (332105): create_clock -period 1.000 -name CAM_FLD CAM_FLD" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.461 " "Info (332146): Worst-case setup slack is -2.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461        -7.380 Vsync  " "Info (332119):    -2.461        -7.380 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.582        -0.582 CAM_FLD  " "Info (332119):    -0.582        -0.582 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.431         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     9.431         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.585         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.585         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.217         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    21.217         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.603 " "Info (332146): Worst-case hold slack is -0.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603        -0.603 CAM_FLD  " "Info (332119):    -0.603        -0.603 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.498         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516         0.000 Vsync  " "Info (332119):     0.516         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.718         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     1.718         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.884         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    13.884         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.614 Vsync  " "Info (332119):    -3.000        -7.614 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.195         0.000 CAM_CLKA  " "Info (332119):     6.195         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.187         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.187         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.189         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.189         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.691         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.691         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.178 " "Info (332146): Worst-case setup slack is -2.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178        -6.528 Vsync  " "Info (332119):    -2.178        -6.528 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645        -0.645 CAM_FLD  " "Info (332119):    -0.645        -0.645 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.963         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     8.963         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.688         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    11.688         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.398         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    21.398         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.555 " "Info (332146): Worst-case hold slack is -0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555        -0.555 CAM_FLD  " "Info (332119):    -0.555        -0.555 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 Vsync  " "Info (332119):     0.366         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.467         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.539         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     1.539         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.515         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    14.515         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.863 Vsync  " "Info (332119):    -3.000        -7.863 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.162         0.000 CAM_CLKA  " "Info (332119):     6.162         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.193         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.193         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.197         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.197         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.695         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.695         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -rise_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -fall_to \[get_clocks \{inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.150" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -rise_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -fall_to \[get_clocks \{inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.437 " "Info (332146): Worst-case setup slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437        -1.311 Vsync  " "Info (332119):    -0.437        -1.311 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219        -0.219 CAM_FLD  " "Info (332119):    -0.219        -0.219 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.861         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     7.861         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.057         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.057         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.216         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    23.216         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.433 " "Info (332146): Worst-case hold slack is -0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433        -0.433 CAM_FLD  " "Info (332119):    -0.433        -0.433 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):     0.191         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 Vsync  " "Info (332119):     0.323         0.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):     0.723         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.206         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    16.206         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -6.000 Vsync  " "Info (332119):    -3.000        -6.000 Vsync " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CAM_FLD  " "Info (332119):    -3.000        -3.000 CAM_FLD " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.839         0.000 CAM_CLKA  " "Info (332119):     5.839         0.000 CAM_CLKA " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.273         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "Info (332119):    12.273         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.281         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.281         0.000 inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.784         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "Info (332119):    49.784         0.000 inst1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:57:54 2012 " "Info: Processing ended: Wed Oct 17 11:57:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
