

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'
================================================================
* Date:           Thu Dec 29 14:54:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_3_VITIS_LOOP_43_4  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4526|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|     4607|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln42_1_fu_272_p2     |         +|   0|  0|    15|           8|           8|
    |add_ln42_2_fu_197_p2     |         +|   0|  0|    14|           7|           2|
    |add_ln42_3_fu_165_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln42_fu_139_p2       |         +|   0|  0|    19|          12|           1|
    |add_ln43_fu_248_p2       |         +|   0|  0|    16|           9|           1|
    |add_ln45_fu_237_p2       |         +|   0|  0|    15|           8|           8|
    |and_ln45_fu_227_p2       |       and|   0|  0|     7|           7|           7|
    |icmp_ln42_fu_133_p2      |      icmp|   0|  0|    12|          12|          13|
    |icmp_ln43_fu_151_p2      |      icmp|   0|  0|    11|           9|          10|
    |icmp_ln44_fu_213_p2      |      icmp|   0|  0|     8|           2|           1|
    |select_ln42_1_fu_171_p3  |    select|   0|  0|     4|           1|           4|
    |select_ln42_fu_157_p3    |    select|   0|  0|     9|           1|           1|
    |select_ln44_fu_290_p3    |    select|   0|  0|    23|           1|          23|
    |dpu_pMem_d0              |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln42_fu_187_p2       |       shl|   0|  0|    17|           1|           8|
    |shl_ln44_1_fu_327_p2     |       shl|   0|  0|  2171|           4|        1024|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  4526|        8279|        9306|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+------+-----------+
    |                 Name                 | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------+----+-----------+------+-----------+
    |ap_done_int                           |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_2_load             |   9|          2|     4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|     9|         18|
    |dpu_pMem_we0                          |   9|          2|  1024|       2048|
    |i_2_fu_82                             |   9|          2|     4|          8|
    |indvar_flatten_fu_86                  |   9|          2|    12|         24|
    |j_fu_78                               |   9|          2|     9|         18|
    +--------------------------------------+----+-----------+------+-----------+
    |Total                                 |  81|         18|  1076|       2152|
    +--------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_fu_82                |   4|   0|    4|          0|
    |icmp_ln44_reg_363        |   1|   0|    1|          0|
    |indvar_flatten_fu_86     |  12|   0|   12|          0|
    |j_fu_78                  |   9|   0|    9|          0|
    |select_ln42_1_reg_358    |   4|   0|    4|          0|
    |trunc_ln44_reg_368       |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits |  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_rst             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_start           |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_done            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_idle            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_ready           |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|dpu_pMem_address0  |  out|     8|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_ce0       |  out|     1|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_we0       |  out|  1024|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_d0        |  out|  8192|   ap_memory|                                             dpu_pMem|         array|
|zetas_address0     |  out|     8|   ap_memory|                                                zetas|         array|
|zetas_ce0          |  out|     1|   ap_memory|                                                zetas|         array|
|zetas_q0           |   in|    23|   ap_memory|                                                zetas|         array|
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+

