

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue May 03 12:05:20 2022

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATB	set	3978
    48  0000                     _TRISB	set	3987
    49  0000                     _OSCCON	set	4051
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FB8                     __pcinit:
    55                           	callstack 0
    56  007FB8                     start_initialization:
    57                           	callstack 0
    58  007FB8                     __initialization:
    59                           	callstack 0
    60  007FB8                     end_of_initialization:
    61                           	callstack 0
    62  007FB8                     __end_of__initialization:
    63                           	callstack 0
    64  007FB8  0100               	movlb	0
    65  007FBA  EFDF  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71  000001                     
    72                           ; 2 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 16 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  2   12[None  ] int 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FBE                     __ptext0:
   108                           	callstack 0
   109  007FBE                     _main:
   110                           	callstack 31
   111  007FBE                     
   112                           ;main.c: 18:     OSCCON =0x72;
   113  007FBE  0E72               	movlw	114
   114  007FC0  6ED3               	movwf	211,c	;volatile
   115  007FC2                     
   116                           ;main.c: 19:     TRISB &=~(1<<0);
   117  007FC2  9093               	bcf	147,0,c	;volatile
   118  007FC4                     l696:
   119                           
   120                           ;main.c: 23:         LATB |=(1<<0);
   121  007FC4  808A               	bsf	138,0,c	;volatile
   122  007FC6                     
   123                           ;main.c: 24:         _delay((unsigned long)((2000)*(8000000/4000.0)));
   124  007FC6  0E15               	movlw	21
   125  007FC8  6E02               	movwf	(??_main+1)^0,c
   126  007FCA  0E4B               	movlw	75
   127  007FCC  6E01               	movwf	??_main^0,c
   128  007FCE  0EBE               	movlw	190
   129  007FD0                     u17:
   130  007FD0  2EE8               	decfsz	wreg,f,c
   131  007FD2  D7FE               	bra	u17
   132  007FD4  2E01               	decfsz	??_main^0,f,c
   133  007FD6  D7FC               	bra	u17
   134  007FD8  2E02               	decfsz	(??_main+1)^0,f,c
   135  007FDA  D7FA               	bra	u17
   136  007FDC  D000               	nop2	
   137  007FDE                     
   138                           ;main.c: 25:         LATB &=~(1<<0);
   139  007FDE  908A               	bcf	138,0,c	;volatile
   140  007FE0                     
   141                           ;main.c: 26:         _delay((unsigned long)((2000)*(8000000/4000.0)));
   142  007FE0  0E15               	movlw	21
   143  007FE2  6E02               	movwf	(??_main+1)^0,c
   144  007FE4  0E4B               	movlw	75
   145  007FE6  6E01               	movwf	??_main^0,c
   146  007FE8  0EBE               	movlw	190
   147  007FEA                     u27:
   148  007FEA  2EE8               	decfsz	wreg,f,c
   149  007FEC  D7FE               	bra	u27
   150  007FEE  2E01               	decfsz	??_main^0,f,c
   151  007FF0  D7FC               	bra	u27
   152  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   153  007FF4  D7FA               	bra	u27
   154  007FF6  D000               	nop2	
   155  007FF8  EFE2  F03F         	goto	l696
   156  007FFC  EF00  F000         	goto	start
   157  008000                     __end_of_main:
   158                           	callstack 0
   159  0000                     
   160                           	psect	rparam
   161  0000                     
   162                           	psect	idloc
   163                           
   164                           ;Config register IDLOC0 @ 0x200000
   165                           ;	unspecified, using default values
   166  200000                     	org	2097152
   167  200000  FF                 	db	255
   168                           
   169                           ;Config register IDLOC1 @ 0x200001
   170                           ;	unspecified, using default values
   171  200001                     	org	2097153
   172  200001  FF                 	db	255
   173                           
   174                           ;Config register IDLOC2 @ 0x200002
   175                           ;	unspecified, using default values
   176  200002                     	org	2097154
   177  200002  FF                 	db	255
   178                           
   179                           ;Config register IDLOC3 @ 0x200003
   180                           ;	unspecified, using default values
   181  200003                     	org	2097155
   182  200003  FF                 	db	255
   183                           
   184                           ;Config register IDLOC4 @ 0x200004
   185                           ;	unspecified, using default values
   186  200004                     	org	2097156
   187  200004  FF                 	db	255
   188                           
   189                           ;Config register IDLOC5 @ 0x200005
   190                           ;	unspecified, using default values
   191  200005                     	org	2097157
   192  200005  FF                 	db	255
   193                           
   194                           ;Config register IDLOC6 @ 0x200006
   195                           ;	unspecified, using default values
   196  200006                     	org	2097158
   197  200006  FF                 	db	255
   198                           
   199                           ;Config register IDLOC7 @ 0x200007
   200                           ;	unspecified, using default values
   201  200007                     	org	2097159
   202  200007  FF                 	db	255
   203                           
   204                           	psect	config
   205                           
   206                           ;Config register CONFIG1L @ 0x300000
   207                           ;	PLL Prescaler Selection bits
   208                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   209                           ;	System Clock Postscaler Selection bits
   210                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   211                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   212                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   213  300000                     	org	3145728
   214  300000  00                 	db	0
   215                           
   216                           ;Config register CONFIG1H @ 0x300001
   217                           ;	Oscillator Selection bits
   218                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   219                           ;	Fail-Safe Clock Monitor Enable bit
   220                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   221                           ;	Internal/External Oscillator Switchover bit
   222                           ;	IESO = OFF, Oscillator Switchover mode disabled
   223  300001                     	org	3145729
   224  300001  08                 	db	8
   225                           
   226                           ;Config register CONFIG2L @ 0x300002
   227                           ;	Power-up Timer Enable bit
   228                           ;	PWRT = OFF, PWRT disabled
   229                           ;	Brown-out Reset Enable bits
   230                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   231                           ;	Brown-out Reset Voltage bits
   232                           ;	BORV = 3, Minimum setting 2.05V
   233                           ;	USB Voltage Regulator Enable bit
   234                           ;	VREGEN = OFF, USB voltage regulator disabled
   235  300002                     	org	3145730
   236  300002  1F                 	db	31
   237                           
   238                           ;Config register CONFIG2H @ 0x300003
   239                           ;	Watchdog Timer Enable bit
   240                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   241                           ;	Watchdog Timer Postscale Select bits
   242                           ;	WDTPS = 32768, 1:32768
   243  300003                     	org	3145731
   244  300003  1E                 	db	30
   245                           
   246                           ; Padding undefined space
   247  300004                     	org	3145732
   248  300004  FF                 	db	255
   249                           
   250                           ;Config register CONFIG3H @ 0x300005
   251                           ;	CCP2 MUX bit
   252                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   253                           ;	PORTB A/D Enable bit
   254                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   255                           ;	Low-Power Timer 1 Oscillator Enable bit
   256                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   257                           ;	MCLR Pin Enable bit
   258                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   259  300005                     	org	3145733
   260  300005  01                 	db	1
   261                           
   262                           ;Config register CONFIG4L @ 0x300006
   263                           ;	Stack Full/Underflow Reset Enable bit
   264                           ;	STVREN = ON, Stack full/underflow will cause Reset
   265                           ;	Single-Supply ICSP Enable bit
   266                           ;	LVP = OFF, Single-Supply ICSP disabled
   267                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   268                           ;	ICPRT = OFF, ICPORT disabled
   269                           ;	Extended Instruction Set Enable bit
   270                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   271                           ;	Background Debugger Enable bit
   272                           ;	DEBUG = 0x1, unprogrammed default
   273  300006                     	org	3145734
   274  300006  81                 	db	129
   275                           
   276                           ; Padding undefined space
   277  300007                     	org	3145735
   278  300007  FF                 	db	255
   279                           
   280                           ;Config register CONFIG5L @ 0x300008
   281                           ;	Code Protection bit
   282                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   283                           ;	Code Protection bit
   284                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   285                           ;	Code Protection bit
   286                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   287                           ;	Code Protection bit
   288                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   289  300008                     	org	3145736
   290  300008  0F                 	db	15
   291                           
   292                           ;Config register CONFIG5H @ 0x300009
   293                           ;	Boot Block Code Protection bit
   294                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   295                           ;	Data EEPROM Code Protection bit
   296                           ;	CPD = OFF, Data EEPROM is not code-protected
   297  300009                     	org	3145737
   298  300009  C0                 	db	192
   299                           
   300                           ;Config register CONFIG6L @ 0x30000A
   301                           ;	Write Protection bit
   302                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   303                           ;	Write Protection bit
   304                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   305                           ;	Write Protection bit
   306                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   307                           ;	Write Protection bit
   308                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   309  30000A                     	org	3145738
   310  30000A  0F                 	db	15
   311                           
   312                           ;Config register CONFIG6H @ 0x30000B
   313                           ;	Configuration Register Write Protection bit
   314                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   315                           ;	Boot Block Write Protection bit
   316                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   317                           ;	Data EEPROM Write Protection bit
   318                           ;	WRTD = OFF, Data EEPROM is not write-protected
   319  30000B                     	org	3145739
   320  30000B  E0                 	db	224
   321                           
   322                           ;Config register CONFIG7L @ 0x30000C
   323                           ;	Table Read Protection bit
   324                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   327                           ;	Table Read Protection bit
   328                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   329                           ;	Table Read Protection bit
   330                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   331  30000C                     	org	3145740
   332  30000C  0F                 	db	15
   333                           
   334                           ;Config register CONFIG7H @ 0x30000D
   335                           ;	Boot Block Table Read Protection bit
   336                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   337  30000D                     	org	3145741
   338  30000D  40                 	db	64
   339                           tosu	equ	0xFFF
   340                           tosh	equ	0xFFE
   341                           tosl	equ	0xFFD
   342                           stkptr	equ	0xFFC
   343                           pclatu	equ	0xFFB
   344                           pclath	equ	0xFFA
   345                           pcl	equ	0xFF9
   346                           tblptru	equ	0xFF8
   347                           tblptrh	equ	0xFF7
   348                           tblptrl	equ	0xFF6
   349                           tablat	equ	0xFF5
   350                           prodh	equ	0xFF4
   351                           prodl	equ	0xFF3
   352                           indf0	equ	0xFEF
   353                           postinc0	equ	0xFEE
   354                           postdec0	equ	0xFED
   355                           preinc0	equ	0xFEC
   356                           plusw0	equ	0xFEB
   357                           fsr0h	equ	0xFEA
   358                           fsr0l	equ	0xFE9
   359                           wreg	equ	0xFE8
   360                           indf1	equ	0xFE7
   361                           postinc1	equ	0xFE6
   362                           postdec1	equ	0xFE5
   363                           preinc1	equ	0xFE4
   364                           plusw1	equ	0xFE3
   365                           fsr1h	equ	0xFE2
   366                           fsr1l	equ	0xFE1
   367                           bsr	equ	0xFE0
   368                           indf2	equ	0xFDF
   369                           postinc2	equ	0xFDE
   370                           postdec2	equ	0xFDD
   371                           preinc2	equ	0xFDC
   372                           plusw2	equ	0xFDB
   373                           fsr2h	equ	0xFDA
   374                           fsr2l	equ	0xFD9
   375                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue May 03 12:05:20 2022

                     u17 7FD0                       u27 7FEA                      l700 7FDE  
                    l702 7FE0                      l692 7FBE                      l694 7FC2  
                    l696 7FC4                      l698 7FC6                      wreg 000FE8  
                   _LATB 000F8A                     _main 7FBE                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
        __initialization 7FB8             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _OSCCON 000FD3               __accesstop 0060  
__end_of__initialization 7FB8            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB8  
                __ramtop 0800                  __ptext0 7FBE     end_of_initialization 7FB8  
    start_initialization 7FB8                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0042  
