// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Mon Apr 17 19:56:21 2017
// Host        : SchoolComputer running 64-bit Ubuntu 16.10
// Command     : write_verilog -force -mode funcsim -rename_top design_1_vid_phy_controller_0_0 -prefix
//               design_1_vid_phy_controller_0_0_ design_1_vid_phy_controller_0_0_sim_netlist.v
// Design      : design_1_vid_phy_controller_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-i-es2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_vid_phy_controller_0_0,design_1_vid_phy_controller_0_0_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_vid_phy_controller_0_0_top,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module design_1_vid_phy_controller_0_0
   (tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    mgtrefclk1_pad_p_in,
    mgtrefclk1_pad_n_in,
    phy_txn_out,
    phy_txp_out,
    txoutclk,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    irq,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tready,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    drpclk);
  input tx_refclk_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk CLK" *) output tx_tmds_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_video_clk CLK" *) output tx_video_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk1_pad_n_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  output txoutclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_tx_axi4s_CLK CLK" *) input vid_phy_tx_axi4s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_tx_axi4s_RST RST" *) input vid_phy_tx_axi4s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TDATA" *) input [39:0]vid_phy_tx_axi4s_ch0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TVALID" *) input vid_phy_tx_axi4s_ch0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TREADY" *) output vid_phy_tx_axi4s_ch0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TDATA" *) input [39:0]vid_phy_tx_axi4s_ch1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TVALID" *) input vid_phy_tx_axi4s_ch1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TREADY" *) output vid_phy_tx_axi4s_ch1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TDATA" *) input [39:0]vid_phy_tx_axi4s_ch2_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TVALID" *) input vid_phy_tx_axi4s_ch2_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TREADY" *) output vid_phy_tx_axi4s_ch2_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) output irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_sb_CLK CLK" *) input vid_phy_sb_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_sb_RST RST" *) input vid_phy_sb_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TDATA" *) output [1:0]vid_phy_status_sb_tx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TVALID" *) output vid_phy_status_sb_tx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TREADY" *) input vid_phy_status_sb_tx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWADDR" *) input [9:0]vid_phy_axi4lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWPROT" *) input [2:0]vid_phy_axi4lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWVALID" *) input vid_phy_axi4lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWREADY" *) output vid_phy_axi4lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WDATA" *) input [31:0]vid_phy_axi4lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WSTRB" *) input [3:0]vid_phy_axi4lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WVALID" *) input vid_phy_axi4lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WREADY" *) output vid_phy_axi4lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BRESP" *) output [1:0]vid_phy_axi4lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BVALID" *) output vid_phy_axi4lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BREADY" *) input vid_phy_axi4lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARADDR" *) input [9:0]vid_phy_axi4lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARPROT" *) input [2:0]vid_phy_axi4lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARVALID" *) input vid_phy_axi4lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARREADY" *) output vid_phy_axi4lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RDATA" *) output [31:0]vid_phy_axi4lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RRESP" *) output [1:0]vid_phy_axi4lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RVALID" *) output vid_phy_axi4lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RREADY" *) input vid_phy_axi4lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_axi4lite_CLK CLK" *) input vid_phy_axi4lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_axi4lite_RST RST" *) input vid_phy_axi4lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 drpclk CLK" *) input drpclk;

  wire drpclk;
  wire irq;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  (* SLEW = "FAST" *) wire tx_tmds_clk_n;
  (* SLEW = "FAST" *) wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire [2:0]vid_phy_axi4lite_arprot;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire [2:0]vid_phy_axi4lite_awprot;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire [1:0]vid_phy_axi4lite_bresp;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire [1:0]vid_phy_axi4lite_rresp;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire [3:0]vid_phy_axi4lite_wstrb;
  wire vid_phy_axi4lite_wvalid;
  wire vid_phy_sb_aclk;
  wire vid_phy_sb_aresetn;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire vid_phy_status_sb_tx_tready;
  wire vid_phy_status_sb_tx_tvalid;
  wire vid_phy_tx_axi4s_aclk;
  wire vid_phy_tx_axi4s_aresetn;
  wire [39:0]vid_phy_tx_axi4s_ch0_tdata;
  wire vid_phy_tx_axi4s_ch0_tready;
  wire [0:0]vid_phy_tx_axi4s_ch0_tuser;
  wire vid_phy_tx_axi4s_ch0_tvalid;
  wire [39:0]vid_phy_tx_axi4s_ch1_tdata;
  wire vid_phy_tx_axi4s_ch1_tready;
  wire [0:0]vid_phy_tx_axi4s_ch1_tuser;
  wire vid_phy_tx_axi4s_ch1_tvalid;
  wire [39:0]vid_phy_tx_axi4s_ch2_tdata;
  wire vid_phy_tx_axi4s_ch2_tready;
  wire [0:0]vid_phy_tx_axi4s_ch2_tuser;
  wire vid_phy_tx_axi4s_ch2_tvalid;
  wire NLW_inst_rx_tmds_clk_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_n_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_p_UNCONNECTED;
  wire NLW_inst_rx_video_clk_UNCONNECTED;
  wire NLW_inst_rxoutclk_UNCONNECTED;
  wire NLW_inst_rxrefclk_ceb_UNCONNECTED;
  wire NLW_inst_txrefclk_ceb_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED;
  wire [39:0]NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED;
  wire [39:0]NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED;
  wire [39:0]NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED;
  wire [39:0]NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED;

  (* C_COMPONENT_NAME = "design_1_vid_phy_controller_0_0" *) 
  (* C_DEVICE = "xczu9eg" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_Hdmi_Fast_Switch = "1" *) 
  (* C_INPUT_PIXELS_PER_CLOCK = "2" *) 
  (* C_NIDRU = "0" *) 
  (* C_NIDRU_REFCLK_SEL = "0" *) 
  (* C_RX_PLL_SELECTION = "6" *) 
  (* C_RX_REFCLK_SEL = "0" *) 
  (* C_Rx_No_Of_Channels = "3" *) 
  (* C_Rx_Protocol = "3" *) 
  (* C_SILICON_REVISION = "0" *) 
  (* C_SPEEDGRADE = "-2" *) 
  (* C_SupportLevel = "1" *) 
  (* C_TX_PLL_SELECTION = "0" *) 
  (* C_TX_REFCLK_SEL = "1" *) 
  (* C_TransceiverControl = "0" *) 
  (* C_Tx_No_Of_Channels = "3" *) 
  (* C_Tx_Protocol = "1" *) 
  (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) 
  (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
  (* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) 
  (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "40" *) 
  (* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* GTEASTREFCLK0 = "6" *) 
  (* GTEASTREFCLK1 = "7" *) 
  (* GTNORTHREFCLK0 = "2" *) 
  (* GTNORTHREFCLK1 = "3" *) 
  (* GTREFCLK0 = "0" *) 
  (* GTREFCLK1 = "1" *) 
  (* GTSOUTHREFCLK0 = "4" *) 
  (* GTSOUTHREFCLK1 = "5" *) 
  (* GTWESTREFCLK0 = "8" *) 
  (* GTWESTREFCLK1 = "9" *) 
  (* Tx_Buffer_Bypass = "1" *) 
  (* c_sub_core_name = "design_1_vid_phy_controller_0_0_gtwrapper" *) 
  (* pBANK0 = "5'b00000" *) 
  (* pBANK1 = "5'b00001" *) 
  (* pBANK2 = "5'b00010" *) 
  (* pBANK3 = "5'b00011" *) 
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top inst
       (.drpclk(drpclk),
        .gteastrefclk0_in(1'b0),
        .gteastrefclk1_in(1'b0),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk0_odiv2_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtnorthrefclk1_odiv2_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk0_odiv2_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gtsouthrefclk1_odiv2_in(1'b0),
        .gtwestrefclk0_in(1'b0),
        .gtwestrefclk1_in(1'b0),
        .irq(irq),
        .mgtrefclk0_in(1'b0),
        .mgtrefclk0_odiv2_in(1'b0),
        .mgtrefclk0_pad_n_in(1'b0),
        .mgtrefclk0_pad_p_in(1'b0),
        .mgtrefclk1_in(1'b0),
        .mgtrefclk1_odiv2_in(1'b0),
        .mgtrefclk1_pad_n_in(mgtrefclk1_pad_n_in),
        .mgtrefclk1_pad_p_in(mgtrefclk1_pad_p_in),
        .phy_rxn_in({1'b0,1'b0,1'b1}),
        .phy_rxp_in({1'b0,1'b0,1'b0}),
        .phy_txn_out(phy_txn_out),
        .phy_txp_out(phy_txp_out),
        .rx_tmds_clk(NLW_inst_rx_tmds_clk_UNCONNECTED),
        .rx_tmds_clk_n(NLW_inst_rx_tmds_clk_n_UNCONNECTED),
        .rx_tmds_clk_p(NLW_inst_rx_tmds_clk_p_UNCONNECTED),
        .rx_video_clk(NLW_inst_rx_video_clk_UNCONNECTED),
        .rxoutclk(NLW_inst_rxoutclk_UNCONNECTED),
        .rxrefclk_ceb(NLW_inst_rxrefclk_ceb_UNCONNECTED),
        .tx_refclk_rdy(tx_refclk_rdy),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txrefclk_ceb(NLW_inst_txrefclk_ceb_UNCONNECTED),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arprot(vid_phy_axi4lite_arprot),
        .vid_phy_axi4lite_arready(vid_phy_axi4lite_arready),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr),
        .vid_phy_axi4lite_awprot(vid_phy_axi4lite_awprot),
        .vid_phy_axi4lite_awready(vid_phy_axi4lite_awready),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bresp(vid_phy_axi4lite_bresp),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rresp(vid_phy_axi4lite_rresp),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wready(vid_phy_axi4lite_wready),
        .vid_phy_axi4lite_wstrb(vid_phy_axi4lite_wstrb),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_control_sb_rx_tdata(1'b0),
        .vid_phy_control_sb_rx_tready(NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED),
        .vid_phy_control_sb_rx_tvalid(1'b0),
        .vid_phy_control_sb_tx_tdata(1'b0),
        .vid_phy_control_sb_tx_tready(NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED),
        .vid_phy_control_sb_tx_tvalid(1'b0),
        .vid_phy_rx_axi4s_aclk(1'b0),
        .vid_phy_rx_axi4s_aresetn(1'b1),
        .vid_phy_rx_axi4s_ch0_tdata(NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED[39:0]),
        .vid_phy_rx_axi4s_ch0_tready(1'b0),
        .vid_phy_rx_axi4s_ch0_tuser(NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch0_tvalid(NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch1_tdata(NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED[39:0]),
        .vid_phy_rx_axi4s_ch1_tready(1'b0),
        .vid_phy_rx_axi4s_ch1_tuser(NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch1_tvalid(NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch2_tdata(NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED[39:0]),
        .vid_phy_rx_axi4s_ch2_tready(1'b0),
        .vid_phy_rx_axi4s_ch2_tuser(NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch2_tvalid(NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch3_tdata(NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED[39:0]),
        .vid_phy_rx_axi4s_ch3_tready(1'b0),
        .vid_phy_rx_axi4s_ch3_tuser(NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch3_tvalid(NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED),
        .vid_phy_sb_aclk(vid_phy_sb_aclk),
        .vid_phy_sb_aresetn(vid_phy_sb_aresetn),
        .vid_phy_status_sb_rx_tdata(NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED[0]),
        .vid_phy_status_sb_rx_tready(1'b0),
        .vid_phy_status_sb_rx_tvalid(NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata),
        .vid_phy_status_sb_tx_tready(vid_phy_status_sb_tx_tready),
        .vid_phy_status_sb_tx_tvalid(vid_phy_status_sb_tx_tvalid),
        .vid_phy_tx_axi4s_aclk(vid_phy_tx_axi4s_aclk),
        .vid_phy_tx_axi4s_aresetn(vid_phy_tx_axi4s_aresetn),
        .vid_phy_tx_axi4s_ch0_tdata(vid_phy_tx_axi4s_ch0_tdata),
        .vid_phy_tx_axi4s_ch0_tready(vid_phy_tx_axi4s_ch0_tready),
        .vid_phy_tx_axi4s_ch0_tuser(vid_phy_tx_axi4s_ch0_tuser),
        .vid_phy_tx_axi4s_ch0_tvalid(vid_phy_tx_axi4s_ch0_tvalid),
        .vid_phy_tx_axi4s_ch1_tdata(vid_phy_tx_axi4s_ch1_tdata),
        .vid_phy_tx_axi4s_ch1_tready(vid_phy_tx_axi4s_ch1_tready),
        .vid_phy_tx_axi4s_ch1_tuser(vid_phy_tx_axi4s_ch1_tuser),
        .vid_phy_tx_axi4s_ch1_tvalid(vid_phy_tx_axi4s_ch1_tvalid),
        .vid_phy_tx_axi4s_ch2_tdata(vid_phy_tx_axi4s_ch2_tdata),
        .vid_phy_tx_axi4s_ch2_tready(vid_phy_tx_axi4s_ch2_tready),
        .vid_phy_tx_axi4s_ch2_tuser(vid_phy_tx_axi4s_ch2_tuser),
        .vid_phy_tx_axi4s_ch2_tvalid(vid_phy_tx_axi4s_ch2_tvalid),
        .vid_phy_tx_axi4s_ch3_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch3_tready(NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch3_tuser(1'b0),
        .vid_phy_tx_axi4s_ch3_tvalid(1'b0));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet
   (D,
    clk_rx_freq_lock,
    clk_tx_tmr_end,
    clk_rx_tmr_end,
    \cfg_phy_mem_map_status_reg[280] ,
    \cfg_phy_mem_map_status_reg[281] ,
    \cfg_phy_mem_map_status_reg[282] ,
    \cfg_phy_mem_map_status_reg[284] ,
    \cfg_phy_mem_map_status_reg[285] ,
    \cfg_phy_mem_map_status_reg[286] ,
    \cfg_phy_mem_map_status_reg[287] ,
    \cfg_phy_mem_map_status_reg[288] ,
    \cfg_phy_mem_map_status_reg[289] ,
    \cfg_phy_mem_map_status_reg[290] ,
    \cfg_phy_mem_map_status_reg[291] ,
    \cfg_phy_mem_map_status_reg[292] ,
    \cfg_phy_mem_map_status_reg[293] ,
    \cfg_phy_mem_map_status_reg[294] ,
    \cfg_phy_mem_map_status_reg[295] ,
    \cfg_phy_mem_map_status_reg[296] ,
    \cfg_phy_mem_map_status_reg[297] ,
    \cfg_phy_mem_map_status_reg[283] ,
    \clk_tx_tmr_reg[0]_0 ,
    \clk_rx_tmr_reg[0]_0 ,
    \clk_rx_flt_lock_cnt_reg[7]_0 ,
    clk_tx_tmr0,
    clk_rx_tmr0,
    clk_tx_freq,
    clk_dru_freq_lock_reg_0,
    clk_dru_freq,
    mgtrefclk1_odiv2_i,
    tx_refclk_rdy,
    vid_phy_axi4lite_aclk,
    out,
    cfg_phy_mem_map_control,
    \cfg_phy_mem_map_control_b0_reg[603] ,
    i_reg_clkdet_run_reg,
    \cfg_phy_mem_map_control_b0_reg[604] ,
    b0_clkdet_ctrl_run,
    Q,
    S,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[7] ,
    b0_clkdet_rx_tmr_evt_clr,
    b0_clkdet_tx_tmr_evt_clr,
    b0_clkdet_ctrl_rx_freq_rst,
    b0_clkdet_ctrl_tx_freq_rst,
    SR,
    E,
    \slv_reg_0x214_reg[31] ,
    i_reg_clkdet_run_reg_0,
    i_reg_clkdet_run_reg_1,
    \slv_reg_0x218_reg[31] );
  output [7:0]D;
  output clk_rx_freq_lock;
  output clk_tx_tmr_end;
  output clk_rx_tmr_end;
  output \cfg_phy_mem_map_status_reg[280] ;
  output \cfg_phy_mem_map_status_reg[281] ;
  output \cfg_phy_mem_map_status_reg[282] ;
  output \cfg_phy_mem_map_status_reg[284] ;
  output \cfg_phy_mem_map_status_reg[285] ;
  output \cfg_phy_mem_map_status_reg[286] ;
  output \cfg_phy_mem_map_status_reg[287] ;
  output \cfg_phy_mem_map_status_reg[288] ;
  output \cfg_phy_mem_map_status_reg[289] ;
  output \cfg_phy_mem_map_status_reg[290] ;
  output \cfg_phy_mem_map_status_reg[291] ;
  output \cfg_phy_mem_map_status_reg[292] ;
  output \cfg_phy_mem_map_status_reg[293] ;
  output \cfg_phy_mem_map_status_reg[294] ;
  output \cfg_phy_mem_map_status_reg[295] ;
  output \cfg_phy_mem_map_status_reg[296] ;
  output \cfg_phy_mem_map_status_reg[297] ;
  output \cfg_phy_mem_map_status_reg[283] ;
  output [0:0]\clk_tx_tmr_reg[0]_0 ;
  output [0:0]\clk_rx_tmr_reg[0]_0 ;
  output [7:0]\clk_rx_flt_lock_cnt_reg[7]_0 ;
  output [30:0]clk_tx_tmr0;
  output [30:0]clk_rx_tmr0;
  output [17:0]clk_tx_freq;
  output clk_dru_freq_lock_reg_0;
  output [17:0]clk_dru_freq;
  input mgtrefclk1_odiv2_i;
  input tx_refclk_rdy;
  input vid_phy_axi4lite_aclk;
  input out;
  input [30:0]cfg_phy_mem_map_control;
  input \cfg_phy_mem_map_control_b0_reg[603] ;
  input i_reg_clkdet_run_reg;
  input \cfg_phy_mem_map_control_b0_reg[604] ;
  input b0_clkdet_ctrl_run;
  input [0:0]Q;
  input [3:0]S;
  input wr_en_2_isr;
  input [1:0]\slv_reg_0x11C_reg[7] ;
  input b0_clkdet_rx_tmr_evt_clr;
  input b0_clkdet_tx_tmr_evt_clr;
  input b0_clkdet_ctrl_rx_freq_rst;
  input b0_clkdet_ctrl_tx_freq_rst;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]\slv_reg_0x214_reg[31] ;
  input [0:0]i_reg_clkdet_run_reg_0;
  input [0:0]i_reg_clkdet_run_reg_1;
  input [31:0]\slv_reg_0x218_reg[31] ;

  wire [7:0]D;
  wire DRUCLK_FREQ_CAP_INST_n_0;
  wire DRUCLK_FREQ_CAP_INST_n_1;
  wire DRUCLK_FREQ_CAP_INST_n_10;
  wire DRUCLK_FREQ_CAP_INST_n_11;
  wire DRUCLK_FREQ_CAP_INST_n_12;
  wire DRUCLK_FREQ_CAP_INST_n_13;
  wire DRUCLK_FREQ_CAP_INST_n_14;
  wire DRUCLK_FREQ_CAP_INST_n_15;
  wire DRUCLK_FREQ_CAP_INST_n_16;
  wire DRUCLK_FREQ_CAP_INST_n_17;
  wire DRUCLK_FREQ_CAP_INST_n_2;
  wire DRUCLK_FREQ_CAP_INST_n_3;
  wire DRUCLK_FREQ_CAP_INST_n_4;
  wire DRUCLK_FREQ_CAP_INST_n_5;
  wire DRUCLK_FREQ_CAP_INST_n_6;
  wire DRUCLK_FREQ_CAP_INST_n_7;
  wire DRUCLK_FREQ_CAP_INST_n_8;
  wire DRUCLK_FREQ_CAP_INST_n_9;
  wire [0:0]E;
  wire [0:0]Q;
  wire RXCLK_FREQ_CAP_INST_n_0;
  wire RXCLK_FREQ_CAP_INST_n_1;
  wire RXCLK_FREQ_CAP_INST_n_10;
  wire RXCLK_FREQ_CAP_INST_n_11;
  wire RXCLK_FREQ_CAP_INST_n_12;
  wire RXCLK_FREQ_CAP_INST_n_13;
  wire RXCLK_FREQ_CAP_INST_n_14;
  wire RXCLK_FREQ_CAP_INST_n_15;
  wire RXCLK_FREQ_CAP_INST_n_16;
  wire RXCLK_FREQ_CAP_INST_n_17;
  wire RXCLK_FREQ_CAP_INST_n_2;
  wire RXCLK_FREQ_CAP_INST_n_3;
  wire RXCLK_FREQ_CAP_INST_n_4;
  wire RXCLK_FREQ_CAP_INST_n_5;
  wire RXCLK_FREQ_CAP_INST_n_6;
  wire RXCLK_FREQ_CAP_INST_n_7;
  wire RXCLK_FREQ_CAP_INST_n_8;
  wire RXCLK_FREQ_CAP_INST_n_9;
  wire RX_FREQ_LOCK_EDGE_INST_n_0;
  wire RX_TMR_END_EDGE_INST_n_1;
  wire [3:0]S;
  wire [0:0]SR;
  wire TXCLK_FREQ_CAP_INST_n_0;
  wire TXCLK_FREQ_CAP_INST_n_1;
  wire TXCLK_FREQ_CAP_INST_n_10;
  wire TXCLK_FREQ_CAP_INST_n_11;
  wire TXCLK_FREQ_CAP_INST_n_12;
  wire TXCLK_FREQ_CAP_INST_n_13;
  wire TXCLK_FREQ_CAP_INST_n_14;
  wire TXCLK_FREQ_CAP_INST_n_15;
  wire TXCLK_FREQ_CAP_INST_n_16;
  wire TXCLK_FREQ_CAP_INST_n_17;
  wire TXCLK_FREQ_CAP_INST_n_2;
  wire TXCLK_FREQ_CAP_INST_n_3;
  wire TXCLK_FREQ_CAP_INST_n_4;
  wire TXCLK_FREQ_CAP_INST_n_5;
  wire TXCLK_FREQ_CAP_INST_n_6;
  wire TXCLK_FREQ_CAP_INST_n_7;
  wire TXCLK_FREQ_CAP_INST_n_8;
  wire TXCLK_FREQ_CAP_INST_n_9;
  wire TX_FREQ_LOCK_EDGE_INST_n_0;
  wire TX_TMR_END_EDGE_INST_n_1;
  wire b0_clkdet_ctrl_run;
  wire b0_clkdet_ctrl_rx_freq_rst;
  wire b0_clkdet_ctrl_tx_freq_rst;
  wire b0_clkdet_rx_tmr_evt_clr;
  wire b0_clkdet_tx_tmr_evt_clr;
  wire [30:0]cfg_phy_mem_map_control;
  wire \cfg_phy_mem_map_control_b0_reg[603] ;
  wire \cfg_phy_mem_map_control_b0_reg[604] ;
  wire \cfg_phy_mem_map_status_reg[280] ;
  wire \cfg_phy_mem_map_status_reg[281] ;
  wire \cfg_phy_mem_map_status_reg[282] ;
  wire \cfg_phy_mem_map_status_reg[283] ;
  wire \cfg_phy_mem_map_status_reg[284] ;
  wire \cfg_phy_mem_map_status_reg[285] ;
  wire \cfg_phy_mem_map_status_reg[286] ;
  wire \cfg_phy_mem_map_status_reg[287] ;
  wire \cfg_phy_mem_map_status_reg[288] ;
  wire \cfg_phy_mem_map_status_reg[289] ;
  wire \cfg_phy_mem_map_status_reg[290] ;
  wire \cfg_phy_mem_map_status_reg[291] ;
  wire \cfg_phy_mem_map_status_reg[292] ;
  wire \cfg_phy_mem_map_status_reg[293] ;
  wire \cfg_phy_mem_map_status_reg[294] ;
  wire \cfg_phy_mem_map_status_reg[295] ;
  wire \cfg_phy_mem_map_status_reg[296] ;
  wire \cfg_phy_mem_map_status_reg[297] ;
  wire \clk_cnt[0]_i_10_n_0 ;
  wire \clk_cnt[0]_i_11_n_0 ;
  wire \clk_cnt[0]_i_12_n_0 ;
  wire \clk_cnt[0]_i_13_n_0 ;
  wire \clk_cnt[0]_i_14_n_0 ;
  wire \clk_cnt[0]_i_15_n_0 ;
  wire \clk_cnt[0]_i_16_n_0 ;
  wire \clk_cnt[0]_i_17_n_0 ;
  wire \clk_cnt[0]_i_18_n_0 ;
  wire \clk_cnt[0]_i_19_n_0 ;
  wire \clk_cnt[0]_i_1_n_0 ;
  wire \clk_cnt[0]_i_20_n_0 ;
  wire \clk_cnt[0]_i_21_n_0 ;
  wire \clk_cnt[0]_i_22_n_0 ;
  wire \clk_cnt[0]_i_23_n_0 ;
  wire \clk_cnt[0]_i_24_n_0 ;
  wire \clk_cnt[0]_i_25_n_0 ;
  wire \clk_cnt[0]_i_3_n_0 ;
  wire \clk_cnt[0]_i_4_n_0 ;
  wire \clk_cnt[0]_i_5_n_0 ;
  wire \clk_cnt[0]_i_6_n_0 ;
  wire \clk_cnt[0]_i_7_n_0 ;
  wire \clk_cnt[0]_i_8_n_0 ;
  wire \clk_cnt[0]_i_9_n_0 ;
  wire \clk_cnt[16]_i_10_n_0 ;
  wire \clk_cnt[16]_i_11_n_0 ;
  wire \clk_cnt[16]_i_12_n_0 ;
  wire \clk_cnt[16]_i_13_n_0 ;
  wire \clk_cnt[16]_i_14_n_0 ;
  wire \clk_cnt[16]_i_15_n_0 ;
  wire \clk_cnt[16]_i_16_n_0 ;
  wire \clk_cnt[16]_i_17_n_0 ;
  wire \clk_cnt[16]_i_2_n_0 ;
  wire \clk_cnt[16]_i_3_n_0 ;
  wire \clk_cnt[16]_i_4_n_0 ;
  wire \clk_cnt[16]_i_5_n_0 ;
  wire \clk_cnt[16]_i_6_n_0 ;
  wire \clk_cnt[16]_i_7_n_0 ;
  wire \clk_cnt[16]_i_8_n_0 ;
  wire \clk_cnt[16]_i_9_n_0 ;
  wire \clk_cnt[24]_i_10_n_0 ;
  wire \clk_cnt[24]_i_11_n_0 ;
  wire \clk_cnt[24]_i_12_n_0 ;
  wire \clk_cnt[24]_i_13_n_0 ;
  wire \clk_cnt[24]_i_14_n_0 ;
  wire \clk_cnt[24]_i_15_n_0 ;
  wire \clk_cnt[24]_i_16_n_0 ;
  wire \clk_cnt[24]_i_2_n_0 ;
  wire \clk_cnt[24]_i_3_n_0 ;
  wire \clk_cnt[24]_i_4_n_0 ;
  wire \clk_cnt[24]_i_5_n_0 ;
  wire \clk_cnt[24]_i_6_n_0 ;
  wire \clk_cnt[24]_i_7_n_0 ;
  wire \clk_cnt[24]_i_8_n_0 ;
  wire \clk_cnt[24]_i_9_n_0 ;
  wire \clk_cnt[8]_i_10_n_0 ;
  wire \clk_cnt[8]_i_11_n_0 ;
  wire \clk_cnt[8]_i_12_n_0 ;
  wire \clk_cnt[8]_i_13_n_0 ;
  wire \clk_cnt[8]_i_14_n_0 ;
  wire \clk_cnt[8]_i_15_n_0 ;
  wire \clk_cnt[8]_i_16_n_0 ;
  wire \clk_cnt[8]_i_17_n_0 ;
  wire \clk_cnt[8]_i_18_n_0 ;
  wire \clk_cnt[8]_i_19_n_0 ;
  wire \clk_cnt[8]_i_20_n_0 ;
  wire \clk_cnt[8]_i_21_n_0 ;
  wire \clk_cnt[8]_i_2_n_0 ;
  wire \clk_cnt[8]_i_3_n_0 ;
  wire \clk_cnt[8]_i_4_n_0 ;
  wire \clk_cnt[8]_i_5_n_0 ;
  wire \clk_cnt[8]_i_6_n_0 ;
  wire \clk_cnt[8]_i_7_n_0 ;
  wire \clk_cnt[8]_i_8_n_0 ;
  wire \clk_cnt[8]_i_9_n_0 ;
  wire clk_cnt_end;
  wire [31:0]clk_cnt_reg;
  wire \clk_cnt_reg[0]_i_2_n_0 ;
  wire \clk_cnt_reg[0]_i_2_n_1 ;
  wire \clk_cnt_reg[0]_i_2_n_10 ;
  wire \clk_cnt_reg[0]_i_2_n_11 ;
  wire \clk_cnt_reg[0]_i_2_n_12 ;
  wire \clk_cnt_reg[0]_i_2_n_13 ;
  wire \clk_cnt_reg[0]_i_2_n_14 ;
  wire \clk_cnt_reg[0]_i_2_n_15 ;
  wire \clk_cnt_reg[0]_i_2_n_2 ;
  wire \clk_cnt_reg[0]_i_2_n_3 ;
  wire \clk_cnt_reg[0]_i_2_n_5 ;
  wire \clk_cnt_reg[0]_i_2_n_6 ;
  wire \clk_cnt_reg[0]_i_2_n_7 ;
  wire \clk_cnt_reg[0]_i_2_n_8 ;
  wire \clk_cnt_reg[0]_i_2_n_9 ;
  wire \clk_cnt_reg[16]_i_1_n_0 ;
  wire \clk_cnt_reg[16]_i_1_n_1 ;
  wire \clk_cnt_reg[16]_i_1_n_10 ;
  wire \clk_cnt_reg[16]_i_1_n_11 ;
  wire \clk_cnt_reg[16]_i_1_n_12 ;
  wire \clk_cnt_reg[16]_i_1_n_13 ;
  wire \clk_cnt_reg[16]_i_1_n_14 ;
  wire \clk_cnt_reg[16]_i_1_n_15 ;
  wire \clk_cnt_reg[16]_i_1_n_2 ;
  wire \clk_cnt_reg[16]_i_1_n_3 ;
  wire \clk_cnt_reg[16]_i_1_n_5 ;
  wire \clk_cnt_reg[16]_i_1_n_6 ;
  wire \clk_cnt_reg[16]_i_1_n_7 ;
  wire \clk_cnt_reg[16]_i_1_n_8 ;
  wire \clk_cnt_reg[16]_i_1_n_9 ;
  wire \clk_cnt_reg[24]_i_1_n_1 ;
  wire \clk_cnt_reg[24]_i_1_n_10 ;
  wire \clk_cnt_reg[24]_i_1_n_11 ;
  wire \clk_cnt_reg[24]_i_1_n_12 ;
  wire \clk_cnt_reg[24]_i_1_n_13 ;
  wire \clk_cnt_reg[24]_i_1_n_14 ;
  wire \clk_cnt_reg[24]_i_1_n_15 ;
  wire \clk_cnt_reg[24]_i_1_n_2 ;
  wire \clk_cnt_reg[24]_i_1_n_3 ;
  wire \clk_cnt_reg[24]_i_1_n_5 ;
  wire \clk_cnt_reg[24]_i_1_n_6 ;
  wire \clk_cnt_reg[24]_i_1_n_7 ;
  wire \clk_cnt_reg[24]_i_1_n_8 ;
  wire \clk_cnt_reg[24]_i_1_n_9 ;
  wire \clk_cnt_reg[8]_i_1_n_0 ;
  wire \clk_cnt_reg[8]_i_1_n_1 ;
  wire \clk_cnt_reg[8]_i_1_n_10 ;
  wire \clk_cnt_reg[8]_i_1_n_11 ;
  wire \clk_cnt_reg[8]_i_1_n_12 ;
  wire \clk_cnt_reg[8]_i_1_n_13 ;
  wire \clk_cnt_reg[8]_i_1_n_14 ;
  wire \clk_cnt_reg[8]_i_1_n_15 ;
  wire \clk_cnt_reg[8]_i_1_n_2 ;
  wire \clk_cnt_reg[8]_i_1_n_3 ;
  wire \clk_cnt_reg[8]_i_1_n_5 ;
  wire \clk_cnt_reg[8]_i_1_n_6 ;
  wire \clk_cnt_reg[8]_i_1_n_7 ;
  wire \clk_cnt_reg[8]_i_1_n_8 ;
  wire \clk_cnt_reg[8]_i_1_n_9 ;
  wire [17:0]clk_dru_freq;
  wire \clk_dru_freq[28]_i_1_n_0 ;
  wire clk_dru_freq_lock_i_1_n_0;
  wire clk_dru_freq_lock_reg_0;
  wire clk_dru_freq_rst;
  wire clk_dru_freq_run;
  wire clk_freq_rst_i_1_n_0;
  wire clk_freq_rst_reg_n_0;
  wire clk_freq_run_i_1_n_0;
  wire clk_freq_run_reg_n_0;
  wire [33:18]clk_rx_flt_a;
  wire [35:18]clk_rx_flt_b00_out;
  wire \clk_rx_flt_b[23]_i_2_n_0 ;
  wire \clk_rx_flt_b[23]_i_3_n_0 ;
  wire \clk_rx_flt_b[23]_i_4_n_0 ;
  wire \clk_rx_flt_b[23]_i_5_n_0 ;
  wire \clk_rx_flt_b[23]_i_6_n_0 ;
  wire \clk_rx_flt_b[23]_i_7_n_0 ;
  wire \clk_rx_flt_b[23]_i_8_n_0 ;
  wire \clk_rx_flt_b[23]_i_9_n_0 ;
  wire \clk_rx_flt_b[31]_i_2_n_0 ;
  wire \clk_rx_flt_b[31]_i_3_n_0 ;
  wire \clk_rx_flt_b[31]_i_4_n_0 ;
  wire \clk_rx_flt_b[31]_i_5_n_0 ;
  wire \clk_rx_flt_b[31]_i_6_n_0 ;
  wire \clk_rx_flt_b[31]_i_7_n_0 ;
  wire \clk_rx_flt_b[31]_i_8_n_0 ;
  wire \clk_rx_flt_b[31]_i_9_n_0 ;
  wire \clk_rx_flt_b[35]_i_2_n_0 ;
  wire \clk_rx_flt_b[35]_i_4_n_0 ;
  wire \clk_rx_flt_b[35]_i_5_n_0 ;
  wire \clk_rx_flt_b[35]_i_6_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_6 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_7 ;
  wire clk_rx_flt_delta;
  wire [17:3]clk_rx_flt_delta0_in;
  wire clk_rx_flt_delta1;
  wire \clk_rx_flt_delta[15]_i_10_n_0 ;
  wire \clk_rx_flt_delta[15]_i_11_n_0 ;
  wire \clk_rx_flt_delta[15]_i_12_n_0 ;
  wire \clk_rx_flt_delta[15]_i_13_n_0 ;
  wire \clk_rx_flt_delta[15]_i_14_n_0 ;
  wire \clk_rx_flt_delta[15]_i_15_n_0 ;
  wire \clk_rx_flt_delta[15]_i_16_n_0 ;
  wire \clk_rx_flt_delta[15]_i_17_n_0 ;
  wire \clk_rx_flt_delta[17]_i_11_n_0 ;
  wire \clk_rx_flt_delta[17]_i_12_n_0 ;
  wire \clk_rx_flt_delta[17]_i_13_n_0 ;
  wire \clk_rx_flt_delta[17]_i_14_n_0 ;
  wire \clk_rx_flt_delta[17]_i_15_n_0 ;
  wire \clk_rx_flt_delta[17]_i_16_n_0 ;
  wire \clk_rx_flt_delta[17]_i_17_n_0 ;
  wire \clk_rx_flt_delta[17]_i_18_n_0 ;
  wire \clk_rx_flt_delta[17]_i_19_n_0 ;
  wire \clk_rx_flt_delta[17]_i_20_n_0 ;
  wire \clk_rx_flt_delta[17]_i_21_n_0 ;
  wire \clk_rx_flt_delta[17]_i_22_n_0 ;
  wire \clk_rx_flt_delta[17]_i_23_n_0 ;
  wire \clk_rx_flt_delta[17]_i_24_n_0 ;
  wire \clk_rx_flt_delta[17]_i_25_n_0 ;
  wire \clk_rx_flt_delta[17]_i_26_n_0 ;
  wire \clk_rx_flt_delta[17]_i_27_n_0 ;
  wire \clk_rx_flt_delta[17]_i_28_n_0 ;
  wire \clk_rx_flt_delta[17]_i_3_n_0 ;
  wire \clk_rx_flt_delta[17]_i_4_n_0 ;
  wire \clk_rx_flt_delta[17]_i_6_n_0 ;
  wire \clk_rx_flt_delta[17]_i_7_n_0 ;
  wire \clk_rx_flt_delta[17]_i_8_n_0 ;
  wire \clk_rx_flt_delta[7]_i_10_n_0 ;
  wire \clk_rx_flt_delta[7]_i_11_n_0 ;
  wire \clk_rx_flt_delta[7]_i_12_n_0 ;
  wire \clk_rx_flt_delta[7]_i_13_n_0 ;
  wire \clk_rx_flt_delta[7]_i_14_n_0 ;
  wire \clk_rx_flt_delta[7]_i_15_n_0 ;
  wire \clk_rx_flt_delta[7]_i_16_n_0 ;
  wire \clk_rx_flt_delta[7]_i_17_n_0 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_0 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_1 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_2 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_3 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_5 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_6 ;
  wire \clk_rx_flt_delta_reg[15]_i_1_n_7 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_0 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_1 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_2 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_3 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_5 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_6 ;
  wire \clk_rx_flt_delta_reg[17]_i_10_n_7 ;
  wire \clk_rx_flt_delta_reg[17]_i_2_n_7 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_0 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_1 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_2 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_3 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_5 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_6 ;
  wire \clk_rx_flt_delta_reg[7]_i_1_n_7 ;
  wire \clk_rx_flt_delta_reg_n_0_[10] ;
  wire \clk_rx_flt_delta_reg_n_0_[11] ;
  wire \clk_rx_flt_delta_reg_n_0_[12] ;
  wire \clk_rx_flt_delta_reg_n_0_[13] ;
  wire \clk_rx_flt_delta_reg_n_0_[14] ;
  wire \clk_rx_flt_delta_reg_n_0_[15] ;
  wire \clk_rx_flt_delta_reg_n_0_[16] ;
  wire \clk_rx_flt_delta_reg_n_0_[17] ;
  wire \clk_rx_flt_delta_reg_n_0_[3] ;
  wire \clk_rx_flt_delta_reg_n_0_[4] ;
  wire \clk_rx_flt_delta_reg_n_0_[5] ;
  wire \clk_rx_flt_delta_reg_n_0_[6] ;
  wire \clk_rx_flt_delta_reg_n_0_[7] ;
  wire \clk_rx_flt_delta_reg_n_0_[8] ;
  wire \clk_rx_flt_delta_reg_n_0_[9] ;
  wire clk_rx_flt_lock_cnt;
  wire \clk_rx_flt_lock_cnt[7]_i_1_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_4_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_5_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_6_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_7_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_8_n_0 ;
  wire clk_rx_flt_lock_cnt_end;
  wire [7:0]\clk_rx_flt_lock_cnt_reg[7]_0 ;
  wire \clk_rx_flt_q[0][15]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_9_n_0 ;
  wire \clk_rx_flt_q[0][17]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][17]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_9_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][17]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_7 ;
  wire [17:0]\clk_rx_flt_q_reg[0]__0 ;
  wire clk_rx_freq_lock;
  wire clk_rx_freq_lock_i_2_n_0;
  wire clk_rx_freq_lock_i_3_n_0;
  wire clk_rx_freq_lock_i_4_n_0;
  wire clk_rx_freq_lock_i_5_n_0;
  wire clk_rx_freq_lock_reg_i_1_n_5;
  wire clk_rx_freq_lock_reg_i_1_n_6;
  wire clk_rx_freq_lock_reg_i_1_n_7;
  wire clk_rx_freq_rst;
  wire clk_rx_freq_rst0;
  wire clk_rx_freq_run;
  wire clk_rx_freq_run_i_1_n_0;
  wire [30:0]clk_rx_tmr0;
  wire \clk_rx_tmr[16]_i_10_n_0 ;
  wire \clk_rx_tmr[16]_i_3_n_0 ;
  wire \clk_rx_tmr[16]_i_4_n_0 ;
  wire \clk_rx_tmr[16]_i_5_n_0 ;
  wire \clk_rx_tmr[16]_i_6_n_0 ;
  wire \clk_rx_tmr[16]_i_7_n_0 ;
  wire \clk_rx_tmr[16]_i_8_n_0 ;
  wire \clk_rx_tmr[16]_i_9_n_0 ;
  wire \clk_rx_tmr[24]_i_10_n_0 ;
  wire \clk_rx_tmr[24]_i_3_n_0 ;
  wire \clk_rx_tmr[24]_i_4_n_0 ;
  wire \clk_rx_tmr[24]_i_5_n_0 ;
  wire \clk_rx_tmr[24]_i_6_n_0 ;
  wire \clk_rx_tmr[24]_i_7_n_0 ;
  wire \clk_rx_tmr[24]_i_8_n_0 ;
  wire \clk_rx_tmr[24]_i_9_n_0 ;
  wire \clk_rx_tmr[31]_i_10_n_0 ;
  wire \clk_rx_tmr[31]_i_11_n_0 ;
  wire \clk_rx_tmr[31]_i_5_n_0 ;
  wire \clk_rx_tmr[31]_i_6_n_0 ;
  wire \clk_rx_tmr[31]_i_7_n_0 ;
  wire \clk_rx_tmr[31]_i_8_n_0 ;
  wire \clk_rx_tmr[31]_i_9_n_0 ;
  wire \clk_rx_tmr[8]_i_10_n_0 ;
  wire \clk_rx_tmr[8]_i_3_n_0 ;
  wire \clk_rx_tmr[8]_i_4_n_0 ;
  wire \clk_rx_tmr[8]_i_5_n_0 ;
  wire \clk_rx_tmr[8]_i_6_n_0 ;
  wire \clk_rx_tmr[8]_i_7_n_0 ;
  wire \clk_rx_tmr[8]_i_8_n_0 ;
  wire \clk_rx_tmr[8]_i_9_n_0 ;
  wire clk_rx_tmr_end;
  wire [0:0]\clk_rx_tmr_reg[0]_0 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_0 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_1 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_2 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_3 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_5 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_6 ;
  wire \clk_rx_tmr_reg[16]_i_2_n_7 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_0 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_1 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_2 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_3 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_5 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_6 ;
  wire \clk_rx_tmr_reg[24]_i_2_n_7 ;
  wire \clk_rx_tmr_reg[31]_i_4_n_2 ;
  wire \clk_rx_tmr_reg[31]_i_4_n_3 ;
  wire \clk_rx_tmr_reg[31]_i_4_n_5 ;
  wire \clk_rx_tmr_reg[31]_i_4_n_6 ;
  wire \clk_rx_tmr_reg[31]_i_4_n_7 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_0 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_1 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_2 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_3 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_5 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_6 ;
  wire \clk_rx_tmr_reg[8]_i_2_n_7 ;
  wire \clk_rx_tmr_reg_n_0_[10] ;
  wire \clk_rx_tmr_reg_n_0_[11] ;
  wire \clk_rx_tmr_reg_n_0_[12] ;
  wire \clk_rx_tmr_reg_n_0_[13] ;
  wire \clk_rx_tmr_reg_n_0_[14] ;
  wire \clk_rx_tmr_reg_n_0_[15] ;
  wire \clk_rx_tmr_reg_n_0_[16] ;
  wire \clk_rx_tmr_reg_n_0_[17] ;
  wire \clk_rx_tmr_reg_n_0_[18] ;
  wire \clk_rx_tmr_reg_n_0_[19] ;
  wire \clk_rx_tmr_reg_n_0_[1] ;
  wire \clk_rx_tmr_reg_n_0_[20] ;
  wire \clk_rx_tmr_reg_n_0_[21] ;
  wire \clk_rx_tmr_reg_n_0_[22] ;
  wire \clk_rx_tmr_reg_n_0_[23] ;
  wire \clk_rx_tmr_reg_n_0_[24] ;
  wire \clk_rx_tmr_reg_n_0_[25] ;
  wire \clk_rx_tmr_reg_n_0_[26] ;
  wire \clk_rx_tmr_reg_n_0_[27] ;
  wire \clk_rx_tmr_reg_n_0_[28] ;
  wire \clk_rx_tmr_reg_n_0_[29] ;
  wire \clk_rx_tmr_reg_n_0_[2] ;
  wire \clk_rx_tmr_reg_n_0_[30] ;
  wire \clk_rx_tmr_reg_n_0_[31] ;
  wire \clk_rx_tmr_reg_n_0_[3] ;
  wire \clk_rx_tmr_reg_n_0_[4] ;
  wire \clk_rx_tmr_reg_n_0_[5] ;
  wire \clk_rx_tmr_reg_n_0_[6] ;
  wire \clk_rx_tmr_reg_n_0_[7] ;
  wire \clk_rx_tmr_reg_n_0_[8] ;
  wire \clk_rx_tmr_reg_n_0_[9] ;
  wire [2:0]clk_sm_cur;
  wire \clk_sm_cur[0]_i_1_n_0 ;
  wire \clk_sm_cur[1]_i_1_n_0 ;
  wire \clk_sm_cur[2]_i_10_n_0 ;
  wire \clk_sm_cur[2]_i_11_n_0 ;
  wire \clk_sm_cur[2]_i_2_n_0 ;
  wire \clk_sm_cur[2]_i_4_n_0 ;
  wire \clk_sm_cur[2]_i_5_n_0 ;
  wire \clk_sm_cur[2]_i_6_n_0 ;
  wire \clk_sm_cur[2]_i_7_n_0 ;
  wire \clk_sm_cur[2]_i_8_n_0 ;
  wire \clk_sm_cur[2]_i_9_n_0 ;
  wire [17:0]clk_tx_freq;
  wire \clk_tx_freq[28]_i_2_n_0 ;
  wire clk_tx_freq_rst;
  wire clk_tx_freq_rst0;
  wire clk_tx_freq_run;
  wire clk_tx_freq_run_i_1_n_0;
  wire [30:0]clk_tx_tmr0;
  wire \clk_tx_tmr[16]_i_10_n_0 ;
  wire \clk_tx_tmr[16]_i_3_n_0 ;
  wire \clk_tx_tmr[16]_i_4_n_0 ;
  wire \clk_tx_tmr[16]_i_5_n_0 ;
  wire \clk_tx_tmr[16]_i_6_n_0 ;
  wire \clk_tx_tmr[16]_i_7_n_0 ;
  wire \clk_tx_tmr[16]_i_8_n_0 ;
  wire \clk_tx_tmr[16]_i_9_n_0 ;
  wire \clk_tx_tmr[24]_i_10_n_0 ;
  wire \clk_tx_tmr[24]_i_3_n_0 ;
  wire \clk_tx_tmr[24]_i_4_n_0 ;
  wire \clk_tx_tmr[24]_i_5_n_0 ;
  wire \clk_tx_tmr[24]_i_6_n_0 ;
  wire \clk_tx_tmr[24]_i_7_n_0 ;
  wire \clk_tx_tmr[24]_i_8_n_0 ;
  wire \clk_tx_tmr[24]_i_9_n_0 ;
  wire \clk_tx_tmr[31]_i_10_n_0 ;
  wire \clk_tx_tmr[31]_i_11_n_0 ;
  wire \clk_tx_tmr[31]_i_5_n_0 ;
  wire \clk_tx_tmr[31]_i_6_n_0 ;
  wire \clk_tx_tmr[31]_i_7_n_0 ;
  wire \clk_tx_tmr[31]_i_8_n_0 ;
  wire \clk_tx_tmr[31]_i_9_n_0 ;
  wire \clk_tx_tmr[8]_i_10_n_0 ;
  wire \clk_tx_tmr[8]_i_3_n_0 ;
  wire \clk_tx_tmr[8]_i_4_n_0 ;
  wire \clk_tx_tmr[8]_i_5_n_0 ;
  wire \clk_tx_tmr[8]_i_6_n_0 ;
  wire \clk_tx_tmr[8]_i_7_n_0 ;
  wire \clk_tx_tmr[8]_i_8_n_0 ;
  wire \clk_tx_tmr[8]_i_9_n_0 ;
  wire clk_tx_tmr_end;
  wire [0:0]\clk_tx_tmr_reg[0]_0 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_0 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_1 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_2 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_3 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_5 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_6 ;
  wire \clk_tx_tmr_reg[16]_i_2_n_7 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_0 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_1 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_2 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_3 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_5 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_6 ;
  wire \clk_tx_tmr_reg[24]_i_2_n_7 ;
  wire \clk_tx_tmr_reg[31]_i_4_n_2 ;
  wire \clk_tx_tmr_reg[31]_i_4_n_3 ;
  wire \clk_tx_tmr_reg[31]_i_4_n_5 ;
  wire \clk_tx_tmr_reg[31]_i_4_n_6 ;
  wire \clk_tx_tmr_reg[31]_i_4_n_7 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_0 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_1 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_2 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_3 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_5 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_6 ;
  wire \clk_tx_tmr_reg[8]_i_2_n_7 ;
  wire \clk_tx_tmr_reg_n_0_[10] ;
  wire \clk_tx_tmr_reg_n_0_[11] ;
  wire \clk_tx_tmr_reg_n_0_[12] ;
  wire \clk_tx_tmr_reg_n_0_[13] ;
  wire \clk_tx_tmr_reg_n_0_[14] ;
  wire \clk_tx_tmr_reg_n_0_[15] ;
  wire \clk_tx_tmr_reg_n_0_[16] ;
  wire \clk_tx_tmr_reg_n_0_[17] ;
  wire \clk_tx_tmr_reg_n_0_[18] ;
  wire \clk_tx_tmr_reg_n_0_[19] ;
  wire \clk_tx_tmr_reg_n_0_[1] ;
  wire \clk_tx_tmr_reg_n_0_[20] ;
  wire \clk_tx_tmr_reg_n_0_[21] ;
  wire \clk_tx_tmr_reg_n_0_[22] ;
  wire \clk_tx_tmr_reg_n_0_[23] ;
  wire \clk_tx_tmr_reg_n_0_[24] ;
  wire \clk_tx_tmr_reg_n_0_[25] ;
  wire \clk_tx_tmr_reg_n_0_[26] ;
  wire \clk_tx_tmr_reg_n_0_[27] ;
  wire \clk_tx_tmr_reg_n_0_[28] ;
  wire \clk_tx_tmr_reg_n_0_[29] ;
  wire \clk_tx_tmr_reg_n_0_[2] ;
  wire \clk_tx_tmr_reg_n_0_[30] ;
  wire \clk_tx_tmr_reg_n_0_[31] ;
  wire \clk_tx_tmr_reg_n_0_[3] ;
  wire \clk_tx_tmr_reg_n_0_[4] ;
  wire \clk_tx_tmr_reg_n_0_[5] ;
  wire \clk_tx_tmr_reg_n_0_[6] ;
  wire \clk_tx_tmr_reg_n_0_[7] ;
  wire \clk_tx_tmr_reg_n_0_[8] ;
  wire \clk_tx_tmr_reg_n_0_[9] ;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire \druclk_freq_cnt[0]_i_2_n_0 ;
  wire \druclk_freq_cnt[0]_i_3_n_0 ;
  wire \druclk_freq_cnt[0]_i_4_n_0 ;
  wire \druclk_freq_cnt[0]_i_5_n_0 ;
  wire \druclk_freq_cnt[0]_i_6_n_0 ;
  wire \druclk_freq_cnt[0]_i_7_n_0 ;
  wire \druclk_freq_cnt[0]_i_8_n_0 ;
  wire \druclk_freq_cnt[0]_i_9_n_0 ;
  wire \druclk_freq_cnt[16]_i_2_n_0 ;
  wire \druclk_freq_cnt[16]_i_3_n_0 ;
  wire \druclk_freq_cnt[8]_i_2_n_0 ;
  wire \druclk_freq_cnt[8]_i_3_n_0 ;
  wire \druclk_freq_cnt[8]_i_4_n_0 ;
  wire \druclk_freq_cnt[8]_i_5_n_0 ;
  wire \druclk_freq_cnt[8]_i_6_n_0 ;
  wire \druclk_freq_cnt[8]_i_7_n_0 ;
  wire \druclk_freq_cnt[8]_i_8_n_0 ;
  wire \druclk_freq_cnt[8]_i_9_n_0 ;
  wire [17:0]druclk_freq_cnt_reg;
  wire \druclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire druclk_rst;
  wire druclk_run;
  wire i_reg_clkdet_run_reg;
  wire [0:0]i_reg_clkdet_run_reg_0;
  wire [0:0]i_reg_clkdet_run_reg_1;
  wire mgtrefclk1_odiv2_i;
  wire out;
  wire [7:0]p_0_in;
  wire [17:0]p_0_in__0;
  wire [16:0]p_1_in;
  wire [17:0]p_2_in;
  (* RTL_KEEP = "true" *) wire rxclk_rst;
  wire rxclk_run;
  wire [1:0]\slv_reg_0x11C_reg[7] ;
  wire [31:0]\slv_reg_0x214_reg[31] ;
  wire [31:0]\slv_reg_0x218_reg[31] ;
  wire tx_refclk_rdy;
  wire \txclk_freq_cnt[0]_i_2_n_0 ;
  wire \txclk_freq_cnt[0]_i_3_n_0 ;
  wire \txclk_freq_cnt[0]_i_4_n_0 ;
  wire \txclk_freq_cnt[0]_i_5_n_0 ;
  wire \txclk_freq_cnt[0]_i_6_n_0 ;
  wire \txclk_freq_cnt[0]_i_7_n_0 ;
  wire \txclk_freq_cnt[0]_i_8_n_0 ;
  wire \txclk_freq_cnt[0]_i_9_n_0 ;
  wire \txclk_freq_cnt[16]_i_2_n_0 ;
  wire \txclk_freq_cnt[16]_i_3_n_0 ;
  wire \txclk_freq_cnt[8]_i_2_n_0 ;
  wire \txclk_freq_cnt[8]_i_3_n_0 ;
  wire \txclk_freq_cnt[8]_i_4_n_0 ;
  wire \txclk_freq_cnt[8]_i_5_n_0 ;
  wire \txclk_freq_cnt[8]_i_6_n_0 ;
  wire \txclk_freq_cnt[8]_i_7_n_0 ;
  wire \txclk_freq_cnt[8]_i_8_n_0 ;
  wire \txclk_freq_cnt[8]_i_9_n_0 ;
  wire [17:0]txclk_freq_cnt_reg;
  wire \txclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire txclk_rst;
  wire txclk_run;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;
  wire [3:3]\NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED ;
  wire [7:4]\NLW_clk_rx_flt_b_reg[35]_i_3_DI_UNCONNECTED ;
  wire [7:3]\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_clk_rx_flt_b_reg[35]_i_3_S_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_delta_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_delta_reg[17]_i_10_CO_UNCONNECTED ;
  wire [7:0]\NLW_clk_rx_flt_delta_reg[17]_i_10_O_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_delta_reg[17]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_delta_reg[17]_i_2_DI_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_delta_reg[17]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_delta_reg[17]_i_2_S_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_delta_reg[17]_i_9_CO_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_delta_reg[17]_i_9_DI_UNCONNECTED ;
  wire [7:0]\NLW_clk_rx_flt_delta_reg[17]_i_9_O_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_delta_reg[17]_i_9_S_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_delta_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_clk_rx_flt_delta_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_q_reg[0][17]_i_1_DI_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_q_reg[0][17]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [7:4]NLW_clk_rx_freq_lock_reg_i_1_CO_UNCONNECTED;
  wire [7:4]NLW_clk_rx_freq_lock_reg_i_1_DI_UNCONNECTED;
  wire [7:0]NLW_clk_rx_freq_lock_reg_i_1_O_UNCONNECTED;
  wire [7:4]NLW_clk_rx_freq_lock_reg_i_1_S_UNCONNECTED;
  wire [3:3]\NLW_clk_rx_tmr_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_tmr_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_clk_rx_tmr_reg[31]_i_4_DI_UNCONNECTED ;
  wire [7:7]\NLW_clk_rx_tmr_reg[31]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_clk_rx_tmr_reg[31]_i_4_S_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_tmr_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_tx_tmr_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_tx_tmr_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_clk_tx_tmr_reg[31]_i_4_DI_UNCONNECTED ;
  wire [7:7]\NLW_clk_tx_tmr_reg[31]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_clk_tx_tmr_reg[31]_i_4_S_UNCONNECTED ;
  wire [3:3]\NLW_clk_tx_tmr_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_druclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED ;
  wire [7:2]\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_druclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_txclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED ;
  wire [7:2]\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_txclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3 DRUCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({DRUCLK_FREQ_CAP_INST_n_0,DRUCLK_FREQ_CAP_INST_n_1,DRUCLK_FREQ_CAP_INST_n_2,DRUCLK_FREQ_CAP_INST_n_3,DRUCLK_FREQ_CAP_INST_n_4,DRUCLK_FREQ_CAP_INST_n_5,DRUCLK_FREQ_CAP_INST_n_6,DRUCLK_FREQ_CAP_INST_n_7,DRUCLK_FREQ_CAP_INST_n_8,DRUCLK_FREQ_CAP_INST_n_9,DRUCLK_FREQ_CAP_INST_n_10,DRUCLK_FREQ_CAP_INST_n_11,DRUCLK_FREQ_CAP_INST_n_12,DRUCLK_FREQ_CAP_INST_n_13,DRUCLK_FREQ_CAP_INST_n_14,DRUCLK_FREQ_CAP_INST_n_15,DRUCLK_FREQ_CAP_INST_n_16,DRUCLK_FREQ_CAP_INST_n_17}),
        .src_clk(out),
        .src_in(druclk_freq_cnt_reg));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2 DRUCLK_RST_INST
       (.dest_arst(druclk_rst),
        .dest_clk(out),
        .src_arst(clk_dru_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__496 DRUCLK_RUN_SYNC_INST
       (.dest_clk(out),
        .dest_out(druclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_dru_freq_run));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2 RXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({RXCLK_FREQ_CAP_INST_n_0,RXCLK_FREQ_CAP_INST_n_1,RXCLK_FREQ_CAP_INST_n_2,RXCLK_FREQ_CAP_INST_n_3,RXCLK_FREQ_CAP_INST_n_4,RXCLK_FREQ_CAP_INST_n_5,RXCLK_FREQ_CAP_INST_n_6,RXCLK_FREQ_CAP_INST_n_7,RXCLK_FREQ_CAP_INST_n_8,RXCLK_FREQ_CAP_INST_n_9,RXCLK_FREQ_CAP_INST_n_10,RXCLK_FREQ_CAP_INST_n_11,RXCLK_FREQ_CAP_INST_n_12,RXCLK_FREQ_CAP_INST_n_13,RXCLK_FREQ_CAP_INST_n_14,RXCLK_FREQ_CAP_INST_n_15,RXCLK_FREQ_CAP_INST_n_16,RXCLK_FREQ_CAP_INST_n_17}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1 RXCLK_RST_INST
       (.dest_arst(rxclk_rst),
        .dest_clk(1'b0),
        .src_arst(clk_rx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__495 RXCLK_RUN_SYNC_INST
       (.dest_clk(1'b0),
        .dest_out(rxclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_rx_freq_run));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0 RX_FREQ_LOCK_EDGE_INST
       (.D(D[7]),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .clk_rx_freq_evt_reg(RX_FREQ_LOCK_EDGE_INST_n_0),
        .clk_rx_freq_lock_reg(clk_rx_freq_lock),
        .\slv_reg_0x11C_reg[7] (\slv_reg_0x11C_reg[7] [1]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0 RX_TMR_END_EDGE_INST
       (.D(D[6]),
        .Q({\clk_rx_tmr_reg_n_0_[31] ,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] ,\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] ,\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] ,\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] ,\clk_rx_tmr_reg[0]_0 }),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .b0_clkdet_rx_tmr_evt_clr(b0_clkdet_rx_tmr_evt_clr),
        .clk_rx_tmr_end(clk_rx_tmr_end),
        .clk_rx_tmr_evt_reg(RX_TMR_END_EDGE_INST_n_1),
        .clkdet_ctrl_rx_tmr_clr_del(clkdet_ctrl_rx_tmr_clr_del),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1 TXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({TXCLK_FREQ_CAP_INST_n_0,TXCLK_FREQ_CAP_INST_n_1,TXCLK_FREQ_CAP_INST_n_2,TXCLK_FREQ_CAP_INST_n_3,TXCLK_FREQ_CAP_INST_n_4,TXCLK_FREQ_CAP_INST_n_5,TXCLK_FREQ_CAP_INST_n_6,TXCLK_FREQ_CAP_INST_n_7,TXCLK_FREQ_CAP_INST_n_8,TXCLK_FREQ_CAP_INST_n_9,TXCLK_FREQ_CAP_INST_n_10,TXCLK_FREQ_CAP_INST_n_11,TXCLK_FREQ_CAP_INST_n_12,TXCLK_FREQ_CAP_INST_n_13,TXCLK_FREQ_CAP_INST_n_14,TXCLK_FREQ_CAP_INST_n_15,TXCLK_FREQ_CAP_INST_n_16,TXCLK_FREQ_CAP_INST_n_17}),
        .src_clk(mgtrefclk1_odiv2_i),
        .src_in(txclk_freq_cnt_reg));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0 TXCLK_RST_INST
       (.dest_arst(txclk_rst),
        .dest_clk(mgtrefclk1_odiv2_i),
        .src_arst(clk_tx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__494 TXCLK_RUN_SYNC_INST
       (.dest_clk(mgtrefclk1_odiv2_i),
        .dest_out(txclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_tx_freq_run));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1 TX_FREQ_LOCK_EDGE_INST
       (.D(D[5]),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .clk_tx_freq_evt_reg(TX_FREQ_LOCK_EDGE_INST_n_0),
        .clk_tx_freq_lock_reg(D[2]),
        .\slv_reg_0x11C_reg[6] (\slv_reg_0x11C_reg[7] [0]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__493 TX_LOCK_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(D[3]),
        .src_clk(mgtrefclk1_odiv2_i),
        .src_in(tx_refclk_rdy));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2 TX_TMR_END_EDGE_INST
       (.D(D[4]),
        .Q({\clk_tx_tmr_reg_n_0_[31] ,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] ,\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] ,\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] ,\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] ,\clk_tx_tmr_reg[0]_0 }),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .b0_clkdet_tx_tmr_evt_clr(b0_clkdet_tx_tmr_evt_clr),
        .clk_tx_tmr_end(clk_tx_tmr_end),
        .clk_tx_tmr_evt_reg(TX_TMR_END_EDGE_INST_n_1),
        .clkdet_ctrl_tx_tmr_clr_del(clkdet_ctrl_tx_tmr_clr_del),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  LUT1 #(
    .INIT(2'h1)) 
    \cfg_phy_mem_map_status[233]_i_1 
       (.I0(D[2]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \cfg_phy_mem_map_status[234]_i_1 
       (.I0(clk_rx_freq_lock),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h77777775)) 
    \clk_cnt[0]_i_1 
       (.I0(clk_cnt_end),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .I4(b0_clkdet_ctrl_run),
        .O(\clk_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_10 
       (.I0(cfg_phy_mem_map_control[10]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[0]),
        .O(\clk_cnt[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_11 
       (.I0(clk_cnt_reg[7]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[17]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_12 
       (.I0(clk_cnt_reg[6]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[16]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_13 
       (.I0(clk_cnt_reg[5]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[15]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_14 
       (.I0(clk_cnt_reg[4]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[14]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_15 
       (.I0(clk_cnt_reg[3]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[13]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_16 
       (.I0(clk_cnt_reg[2]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[12]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_17 
       (.I0(clk_cnt_reg[1]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[11]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h3330303055555555)) 
    \clk_cnt[0]_i_18 
       (.I0(clk_cnt_reg[0]),
        .I1(clk_sm_cur[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(\clk_cnt[0]_i_19_n_0 ),
        .I4(cfg_phy_mem_map_control[10]),
        .I5(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \clk_cnt[0]_i_19 
       (.I0(clk_sm_cur[1]),
        .I1(\clk_sm_cur[2]_i_4_n_0 ),
        .I2(\clk_sm_cur[2]_i_5_n_0 ),
        .I3(\clk_sm_cur[2]_i_6_n_0 ),
        .I4(\clk_sm_cur[2]_i_7_n_0 ),
        .I5(clk_sm_cur[0]),
        .O(\clk_cnt[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h02020202F2020202)) 
    \clk_cnt[0]_i_20 
       (.I0(b0_clkdet_ctrl_run),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[0]),
        .I3(\clk_sm_cur[2]_i_4_n_0 ),
        .I4(\clk_sm_cur[2]_i_5_n_0 ),
        .I5(\clk_cnt[0]_i_22_n_0 ),
        .O(\clk_cnt[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008FF0800)) 
    \clk_cnt[0]_i_21 
       (.I0(\clk_sm_cur[2]_i_4_n_0 ),
        .I1(\clk_sm_cur[2]_i_5_n_0 ),
        .I2(\clk_cnt[0]_i_22_n_0 ),
        .I3(\clk_cnt[0]_i_23_n_0 ),
        .I4(b0_clkdet_ctrl_run),
        .I5(clk_sm_cur[2]),
        .O(\clk_cnt[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_cnt[0]_i_22 
       (.I0(\clk_sm_cur[2]_i_11_n_0 ),
        .I1(\clk_cnt[0]_i_24_n_0 ),
        .I2(\clk_sm_cur[2]_i_10_n_0 ),
        .I3(\clk_cnt[0]_i_25_n_0 ),
        .O(\clk_cnt[0]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[0]_i_23 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[1]),
        .O(\clk_cnt[0]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_cnt[0]_i_24 
       (.I0(clk_cnt_reg[16]),
        .I1(clk_cnt_reg[17]),
        .I2(clk_cnt_reg[18]),
        .I3(clk_cnt_reg[19]),
        .O(\clk_cnt[0]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_cnt[0]_i_25 
       (.I0(clk_cnt_reg[24]),
        .I1(clk_cnt_reg[25]),
        .I2(clk_cnt_reg[26]),
        .I3(clk_cnt_reg[27]),
        .O(\clk_cnt[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_3 
       (.I0(cfg_phy_mem_map_control[17]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[7]),
        .O(\clk_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_4 
       (.I0(cfg_phy_mem_map_control[16]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[6]),
        .O(\clk_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_5 
       (.I0(cfg_phy_mem_map_control[15]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[5]),
        .O(\clk_cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_6 
       (.I0(cfg_phy_mem_map_control[14]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[4]),
        .O(\clk_cnt[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_7 
       (.I0(cfg_phy_mem_map_control[13]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[3]),
        .O(\clk_cnt[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_8 
       (.I0(cfg_phy_mem_map_control[12]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[2]),
        .O(\clk_cnt[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00F8FFFF00F80000)) 
    \clk_cnt[0]_i_9 
       (.I0(cfg_phy_mem_map_control[11]),
        .I1(\clk_cnt[0]_i_19_n_0 ),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .I3(clk_sm_cur[2]),
        .I4(\clk_cnt[0]_i_21_n_0 ),
        .I5(clk_cnt_reg[1]),
        .O(\clk_cnt[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_10 
       (.I0(clk_cnt_reg[23]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_11 
       (.I0(clk_cnt_reg[22]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_12 
       (.I0(clk_cnt_reg[21]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[16]_i_13 
       (.I0(clk_cnt_reg[20]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[30]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[16]_i_14 
       (.I0(clk_cnt_reg[19]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[29]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[16]_i_15 
       (.I0(clk_cnt_reg[18]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[28]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[16]_i_16 
       (.I0(clk_cnt_reg[17]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[27]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[16]_i_17 
       (.I0(clk_cnt_reg[16]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[26]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_2 
       (.I0(clk_cnt_reg[23]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_3 
       (.I0(clk_cnt_reg[22]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_4 
       (.I0(clk_cnt_reg[21]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[16]_i_5 
       (.I0(cfg_phy_mem_map_control[30]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[20]),
        .O(\clk_cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[16]_i_6 
       (.I0(cfg_phy_mem_map_control[29]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[19]),
        .O(\clk_cnt[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[16]_i_7 
       (.I0(cfg_phy_mem_map_control[28]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[18]),
        .O(\clk_cnt[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[16]_i_8 
       (.I0(cfg_phy_mem_map_control[27]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[17]),
        .O(\clk_cnt[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[16]_i_9 
       (.I0(cfg_phy_mem_map_control[26]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[16]),
        .O(\clk_cnt[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_10 
       (.I0(clk_cnt_reg[30]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_11 
       (.I0(clk_cnt_reg[29]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_12 
       (.I0(clk_cnt_reg[28]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_13 
       (.I0(clk_cnt_reg[27]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_14 
       (.I0(clk_cnt_reg[26]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_15 
       (.I0(clk_cnt_reg[25]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_16 
       (.I0(clk_cnt_reg[24]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_2 
       (.I0(clk_cnt_reg[30]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_3 
       (.I0(clk_cnt_reg[29]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_4 
       (.I0(clk_cnt_reg[28]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_5 
       (.I0(clk_cnt_reg[27]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_6 
       (.I0(clk_cnt_reg[26]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_7 
       (.I0(clk_cnt_reg[25]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_8 
       (.I0(clk_cnt_reg[24]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_9 
       (.I0(clk_cnt_reg[31]),
        .I1(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_10 
       (.I0(clk_cnt_reg[15]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[25]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_11 
       (.I0(clk_cnt_reg[14]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[24]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_12 
       (.I0(clk_cnt_reg[13]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[23]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_13 
       (.I0(clk_cnt_reg[12]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[22]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_14 
       (.I0(clk_cnt_reg[11]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[21]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_15 
       (.I0(clk_cnt_reg[10]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[20]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_16 
       (.I0(clk_cnt_reg[9]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[19]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hC015)) 
    \clk_cnt[8]_i_17 
       (.I0(clk_cnt_reg[8]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(cfg_phy_mem_map_control[18]),
        .I3(\clk_cnt[0]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \clk_cnt[8]_i_18 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(\clk_cnt[8]_i_19_n_0 ),
        .I4(\clk_cnt[0]_i_22_n_0 ),
        .O(\clk_cnt[8]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \clk_cnt[8]_i_19 
       (.I0(\clk_sm_cur[2]_i_9_n_0 ),
        .I1(\clk_cnt[8]_i_20_n_0 ),
        .I2(\clk_sm_cur[2]_i_8_n_0 ),
        .I3(\clk_cnt[8]_i_21_n_0 ),
        .O(\clk_cnt[8]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_2 
       (.I0(cfg_phy_mem_map_control[25]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[15]),
        .O(\clk_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_cnt[8]_i_20 
       (.I0(clk_cnt_reg[1]),
        .I1(clk_cnt_reg[0]),
        .I2(clk_cnt_reg[3]),
        .I3(clk_cnt_reg[2]),
        .O(\clk_cnt[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_cnt[8]_i_21 
       (.I0(clk_cnt_reg[15]),
        .I1(clk_cnt_reg[14]),
        .I2(clk_cnt_reg[13]),
        .I3(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_3 
       (.I0(cfg_phy_mem_map_control[24]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[14]),
        .O(\clk_cnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_4 
       (.I0(cfg_phy_mem_map_control[23]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[13]),
        .O(\clk_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_5 
       (.I0(cfg_phy_mem_map_control[22]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_6 
       (.I0(cfg_phy_mem_map_control[21]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[11]),
        .O(\clk_cnt[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_7 
       (.I0(cfg_phy_mem_map_control[20]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[10]),
        .O(\clk_cnt[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_8 
       (.I0(cfg_phy_mem_map_control[19]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[9]),
        .O(\clk_cnt[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \clk_cnt[8]_i_9 
       (.I0(cfg_phy_mem_map_control[18]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[0]_i_21_n_0 ),
        .I3(clk_cnt_reg[8]),
        .O(\clk_cnt[8]_i_9_n_0 ));
  FDRE \clk_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_15 ),
        .Q(clk_cnt_reg[0]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[0]_i_2_n_0 ,\clk_cnt_reg[0]_i_2_n_1 ,\clk_cnt_reg[0]_i_2_n_2 ,\clk_cnt_reg[0]_i_2_n_3 ,\NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED [3],\clk_cnt_reg[0]_i_2_n_5 ,\clk_cnt_reg[0]_i_2_n_6 ,\clk_cnt_reg[0]_i_2_n_7 }),
        .DI({\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_4_n_0 ,\clk_cnt[0]_i_5_n_0 ,\clk_cnt[0]_i_6_n_0 ,\clk_cnt[0]_i_7_n_0 ,\clk_cnt[0]_i_8_n_0 ,\clk_cnt[0]_i_9_n_0 ,\clk_cnt[0]_i_10_n_0 }),
        .O({\clk_cnt_reg[0]_i_2_n_8 ,\clk_cnt_reg[0]_i_2_n_9 ,\clk_cnt_reg[0]_i_2_n_10 ,\clk_cnt_reg[0]_i_2_n_11 ,\clk_cnt_reg[0]_i_2_n_12 ,\clk_cnt_reg[0]_i_2_n_13 ,\clk_cnt_reg[0]_i_2_n_14 ,\clk_cnt_reg[0]_i_2_n_15 }),
        .S({\clk_cnt[0]_i_11_n_0 ,\clk_cnt[0]_i_12_n_0 ,\clk_cnt[0]_i_13_n_0 ,\clk_cnt[0]_i_14_n_0 ,\clk_cnt[0]_i_15_n_0 ,\clk_cnt[0]_i_16_n_0 ,\clk_cnt[0]_i_17_n_0 ,\clk_cnt[0]_i_18_n_0 }));
  FDRE \clk_cnt_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_13 ),
        .Q(clk_cnt_reg[10]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_12 ),
        .Q(clk_cnt_reg[11]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_11 ),
        .Q(clk_cnt_reg[12]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_10 ),
        .Q(clk_cnt_reg[13]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_9 ),
        .Q(clk_cnt_reg[14]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_8 ),
        .Q(clk_cnt_reg[15]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_15 ),
        .Q(clk_cnt_reg[16]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[16]_i_1 
       (.CI(\clk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[16]_i_1_n_0 ,\clk_cnt_reg[16]_i_1_n_1 ,\clk_cnt_reg[16]_i_1_n_2 ,\clk_cnt_reg[16]_i_1_n_3 ,\NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[16]_i_1_n_5 ,\clk_cnt_reg[16]_i_1_n_6 ,\clk_cnt_reg[16]_i_1_n_7 }),
        .DI({\clk_cnt[16]_i_2_n_0 ,\clk_cnt[16]_i_3_n_0 ,\clk_cnt[16]_i_4_n_0 ,\clk_cnt[16]_i_5_n_0 ,\clk_cnt[16]_i_6_n_0 ,\clk_cnt[16]_i_7_n_0 ,\clk_cnt[16]_i_8_n_0 ,\clk_cnt[16]_i_9_n_0 }),
        .O({\clk_cnt_reg[16]_i_1_n_8 ,\clk_cnt_reg[16]_i_1_n_9 ,\clk_cnt_reg[16]_i_1_n_10 ,\clk_cnt_reg[16]_i_1_n_11 ,\clk_cnt_reg[16]_i_1_n_12 ,\clk_cnt_reg[16]_i_1_n_13 ,\clk_cnt_reg[16]_i_1_n_14 ,\clk_cnt_reg[16]_i_1_n_15 }),
        .S({\clk_cnt[16]_i_10_n_0 ,\clk_cnt[16]_i_11_n_0 ,\clk_cnt[16]_i_12_n_0 ,\clk_cnt[16]_i_13_n_0 ,\clk_cnt[16]_i_14_n_0 ,\clk_cnt[16]_i_15_n_0 ,\clk_cnt[16]_i_16_n_0 ,\clk_cnt[16]_i_17_n_0 }));
  FDRE \clk_cnt_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_14 ),
        .Q(clk_cnt_reg[17]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_13 ),
        .Q(clk_cnt_reg[18]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_12 ),
        .Q(clk_cnt_reg[19]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_14 ),
        .Q(clk_cnt_reg[1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_11 ),
        .Q(clk_cnt_reg[20]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_10 ),
        .Q(clk_cnt_reg[21]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_9 ),
        .Q(clk_cnt_reg[22]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_8 ),
        .Q(clk_cnt_reg[23]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_15 ),
        .Q(clk_cnt_reg[24]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[24]_i_1 
       (.CI(\clk_cnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED [7],\clk_cnt_reg[24]_i_1_n_1 ,\clk_cnt_reg[24]_i_1_n_2 ,\clk_cnt_reg[24]_i_1_n_3 ,\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[24]_i_1_n_5 ,\clk_cnt_reg[24]_i_1_n_6 ,\clk_cnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,\clk_cnt[24]_i_2_n_0 ,\clk_cnt[24]_i_3_n_0 ,\clk_cnt[24]_i_4_n_0 ,\clk_cnt[24]_i_5_n_0 ,\clk_cnt[24]_i_6_n_0 ,\clk_cnt[24]_i_7_n_0 ,\clk_cnt[24]_i_8_n_0 }),
        .O({\clk_cnt_reg[24]_i_1_n_8 ,\clk_cnt_reg[24]_i_1_n_9 ,\clk_cnt_reg[24]_i_1_n_10 ,\clk_cnt_reg[24]_i_1_n_11 ,\clk_cnt_reg[24]_i_1_n_12 ,\clk_cnt_reg[24]_i_1_n_13 ,\clk_cnt_reg[24]_i_1_n_14 ,\clk_cnt_reg[24]_i_1_n_15 }),
        .S({\clk_cnt[24]_i_9_n_0 ,\clk_cnt[24]_i_10_n_0 ,\clk_cnt[24]_i_11_n_0 ,\clk_cnt[24]_i_12_n_0 ,\clk_cnt[24]_i_13_n_0 ,\clk_cnt[24]_i_14_n_0 ,\clk_cnt[24]_i_15_n_0 ,\clk_cnt[24]_i_16_n_0 }));
  FDRE \clk_cnt_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_14 ),
        .Q(clk_cnt_reg[25]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_13 ),
        .Q(clk_cnt_reg[26]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_12 ),
        .Q(clk_cnt_reg[27]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_11 ),
        .Q(clk_cnt_reg[28]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_10 ),
        .Q(clk_cnt_reg[29]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_13 ),
        .Q(clk_cnt_reg[2]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_9 ),
        .Q(clk_cnt_reg[30]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_8 ),
        .Q(clk_cnt_reg[31]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_12 ),
        .Q(clk_cnt_reg[3]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_11 ),
        .Q(clk_cnt_reg[4]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_10 ),
        .Q(clk_cnt_reg[5]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_9 ),
        .Q(clk_cnt_reg[6]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_8 ),
        .Q(clk_cnt_reg[7]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_15 ),
        .Q(clk_cnt_reg[8]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[8]_i_1 
       (.CI(\clk_cnt_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[8]_i_1_n_0 ,\clk_cnt_reg[8]_i_1_n_1 ,\clk_cnt_reg[8]_i_1_n_2 ,\clk_cnt_reg[8]_i_1_n_3 ,\NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[8]_i_1_n_5 ,\clk_cnt_reg[8]_i_1_n_6 ,\clk_cnt_reg[8]_i_1_n_7 }),
        .DI({\clk_cnt[8]_i_2_n_0 ,\clk_cnt[8]_i_3_n_0 ,\clk_cnt[8]_i_4_n_0 ,\clk_cnt[8]_i_5_n_0 ,\clk_cnt[8]_i_6_n_0 ,\clk_cnt[8]_i_7_n_0 ,\clk_cnt[8]_i_8_n_0 ,\clk_cnt[8]_i_9_n_0 }),
        .O({\clk_cnt_reg[8]_i_1_n_8 ,\clk_cnt_reg[8]_i_1_n_9 ,\clk_cnt_reg[8]_i_1_n_10 ,\clk_cnt_reg[8]_i_1_n_11 ,\clk_cnt_reg[8]_i_1_n_12 ,\clk_cnt_reg[8]_i_1_n_13 ,\clk_cnt_reg[8]_i_1_n_14 ,\clk_cnt_reg[8]_i_1_n_15 }),
        .S({\clk_cnt[8]_i_10_n_0 ,\clk_cnt[8]_i_11_n_0 ,\clk_cnt[8]_i_12_n_0 ,\clk_cnt[8]_i_13_n_0 ,\clk_cnt[8]_i_14_n_0 ,\clk_cnt[8]_i_15_n_0 ,\clk_cnt[8]_i_16_n_0 ,\clk_cnt[8]_i_17_n_0 }));
  FDRE \clk_cnt_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_14 ),
        .Q(clk_cnt_reg[9]),
        .R(i_reg_clkdet_run_reg));
  LUT5 #(
    .INIT(32'h0008FFFF)) 
    \clk_dru_freq[28]_i_1 
       (.I0(clk_cnt_end),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .I4(b0_clkdet_ctrl_run),
        .O(\clk_dru_freq[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAA00000000)) 
    clk_dru_freq_lock_i_1
       (.I0(clk_dru_freq_lock_reg_0),
        .I1(clk_sm_cur[0]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[2]),
        .I4(clk_cnt_end),
        .I5(b0_clkdet_ctrl_run),
        .O(clk_dru_freq_lock_i_1_n_0));
  FDRE clk_dru_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_dru_freq_lock_i_1_n_0),
        .Q(clk_dru_freq_lock_reg_0),
        .R(1'b0));
  FDRE \clk_dru_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_17),
        .Q(clk_dru_freq[0]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_16),
        .Q(clk_dru_freq[1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_15),
        .Q(clk_dru_freq[2]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_14),
        .Q(clk_dru_freq[3]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_13),
        .Q(clk_dru_freq[4]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_12),
        .Q(clk_dru_freq[5]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_11),
        .Q(clk_dru_freq[6]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_10),
        .Q(clk_dru_freq[7]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_9),
        .Q(clk_dru_freq[8]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_8),
        .Q(clk_dru_freq[9]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_7),
        .Q(clk_dru_freq[10]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_6),
        .Q(clk_dru_freq[11]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_5),
        .Q(clk_dru_freq[12]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_4),
        .Q(clk_dru_freq[13]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_3),
        .Q(clk_dru_freq[14]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_2),
        .Q(clk_dru_freq[15]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_1),
        .Q(clk_dru_freq[16]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq[28]_i_1_n_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_0),
        .Q(clk_dru_freq[17]),
        .R(i_reg_clkdet_run_reg));
  FDRE clk_dru_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_reg_n_0),
        .Q(clk_dru_freq_rst),
        .R(1'b0));
  FDRE clk_dru_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_reg_n_0),
        .Q(clk_dru_freq_run),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAFFFFAA2FFFFF)) 
    clk_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(clk_cnt_end),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .I4(b0_clkdet_ctrl_run),
        .I5(clk_sm_cur[1]),
        .O(clk_freq_rst_i_1_n_0));
  FDRE clk_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_i_1_n_0),
        .Q(clk_freq_rst_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2A0000AAEA0000)) 
    clk_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(clk_cnt_end),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[2]),
        .I4(b0_clkdet_ctrl_run),
        .I5(clk_sm_cur[0]),
        .O(clk_freq_run_i_1_n_0));
  FDRE clk_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_i_1_n_0),
        .Q(clk_freq_run_reg_n_0),
        .R(1'b0));
  FDRE \clk_rx_flt_a_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_rx_flt_a[18]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_rx_flt_a[19]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_rx_flt_a[20]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_rx_flt_a[21]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_rx_flt_a[22]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_rx_flt_a[23]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_rx_flt_a[24]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_rx_flt_a[25]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_rx_flt_a[26]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_rx_flt_a[27]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_rx_flt_a[28]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_rx_flt_a[29]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_rx_flt_a[30]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_rx_flt_a[31]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_rx_flt_a[32]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_a_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_rx_flt_a[33]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_2 
       (.I0(\clk_rx_flt_q_reg[0]__0 [7]),
        .I1(\clk_rx_flt_q_reg[0]__0 [6]),
        .O(\clk_rx_flt_b[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]__0 [6]),
        .I1(\clk_rx_flt_q_reg[0]__0 [5]),
        .O(\clk_rx_flt_b[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]__0 [5]),
        .I1(\clk_rx_flt_q_reg[0]__0 [4]),
        .O(\clk_rx_flt_b[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]__0 [4]),
        .I1(\clk_rx_flt_q_reg[0]__0 [3]),
        .O(\clk_rx_flt_b[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_6 
       (.I0(\clk_rx_flt_q_reg[0]__0 [3]),
        .I1(\clk_rx_flt_q_reg[0]__0 [2]),
        .O(\clk_rx_flt_b[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_7 
       (.I0(\clk_rx_flt_q_reg[0]__0 [2]),
        .I1(\clk_rx_flt_q_reg[0]__0 [1]),
        .O(\clk_rx_flt_b[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_8 
       (.I0(\clk_rx_flt_q_reg[0]__0 [1]),
        .I1(\clk_rx_flt_q_reg[0]__0 [0]),
        .O(\clk_rx_flt_b[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clk_rx_flt_b[23]_i_9 
       (.I0(\clk_rx_flt_q_reg[0]__0 [0]),
        .O(\clk_rx_flt_b[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_2 
       (.I0(\clk_rx_flt_q_reg[0]__0 [15]),
        .I1(\clk_rx_flt_q_reg[0]__0 [14]),
        .O(\clk_rx_flt_b[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]__0 [14]),
        .I1(\clk_rx_flt_q_reg[0]__0 [13]),
        .O(\clk_rx_flt_b[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]__0 [13]),
        .I1(\clk_rx_flt_q_reg[0]__0 [12]),
        .O(\clk_rx_flt_b[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]__0 [12]),
        .I1(\clk_rx_flt_q_reg[0]__0 [11]),
        .O(\clk_rx_flt_b[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_6 
       (.I0(\clk_rx_flt_q_reg[0]__0 [11]),
        .I1(\clk_rx_flt_q_reg[0]__0 [10]),
        .O(\clk_rx_flt_b[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_7 
       (.I0(\clk_rx_flt_q_reg[0]__0 [10]),
        .I1(\clk_rx_flt_q_reg[0]__0 [9]),
        .O(\clk_rx_flt_b[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_8 
       (.I0(\clk_rx_flt_q_reg[0]__0 [9]),
        .I1(\clk_rx_flt_q_reg[0]__0 [8]),
        .O(\clk_rx_flt_b[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_9 
       (.I0(\clk_rx_flt_q_reg[0]__0 [8]),
        .I1(\clk_rx_flt_q_reg[0]__0 [7]),
        .O(\clk_rx_flt_b[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \clk_rx_flt_b[35]_i_2 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[2]),
        .I3(clk_cnt_end),
        .O(\clk_rx_flt_b[35]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clk_rx_flt_b[35]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]__0 [17]),
        .O(\clk_rx_flt_b[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]__0 [17]),
        .I1(\clk_rx_flt_q_reg[0]__0 [16]),
        .O(\clk_rx_flt_b[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_6 
       (.I0(\clk_rx_flt_q_reg[0]__0 [16]),
        .I1(\clk_rx_flt_q_reg[0]__0 [15]),
        .O(\clk_rx_flt_b[35]_i_6_n_0 ));
  FDRE \clk_rx_flt_b_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[18]),
        .Q(p_0_in__0[0]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[19]),
        .Q(p_0_in__0[1]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[20]),
        .Q(p_0_in__0[2]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[21]),
        .Q(p_0_in__0[3]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[22]),
        .Q(p_0_in__0[4]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[23]),
        .Q(p_0_in__0[5]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_b_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[23]_i_1_n_0 ,\clk_rx_flt_b_reg[23]_i_1_n_1 ,\clk_rx_flt_b_reg[23]_i_1_n_2 ,\clk_rx_flt_b_reg[23]_i_1_n_3 ,\NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_b_reg[23]_i_1_n_5 ,\clk_rx_flt_b_reg[23]_i_1_n_6 ,\clk_rx_flt_b_reg[23]_i_1_n_7 }),
        .DI({\clk_rx_flt_q_reg[0]__0 [7:1],1'b0}),
        .O({clk_rx_flt_b00_out[23:18],\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({\clk_rx_flt_b[23]_i_2_n_0 ,\clk_rx_flt_b[23]_i_3_n_0 ,\clk_rx_flt_b[23]_i_4_n_0 ,\clk_rx_flt_b[23]_i_5_n_0 ,\clk_rx_flt_b[23]_i_6_n_0 ,\clk_rx_flt_b[23]_i_7_n_0 ,\clk_rx_flt_b[23]_i_8_n_0 ,\clk_rx_flt_b[23]_i_9_n_0 }));
  FDRE \clk_rx_flt_b_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[24]),
        .Q(p_0_in__0[6]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[25]),
        .Q(p_0_in__0[7]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[26]),
        .Q(p_0_in__0[8]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[27]),
        .Q(p_0_in__0[9]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[28]),
        .Q(p_0_in__0[10]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[29]),
        .Q(p_0_in__0[11]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[30]),
        .Q(p_0_in__0[12]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[31]),
        .Q(p_0_in__0[13]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_b_reg[31]_i_1 
       (.CI(\clk_rx_flt_b_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[31]_i_1_n_0 ,\clk_rx_flt_b_reg[31]_i_1_n_1 ,\clk_rx_flt_b_reg[31]_i_1_n_2 ,\clk_rx_flt_b_reg[31]_i_1_n_3 ,\NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_b_reg[31]_i_1_n_5 ,\clk_rx_flt_b_reg[31]_i_1_n_6 ,\clk_rx_flt_b_reg[31]_i_1_n_7 }),
        .DI(\clk_rx_flt_q_reg[0]__0 [15:8]),
        .O(clk_rx_flt_b00_out[31:24]),
        .S({\clk_rx_flt_b[31]_i_2_n_0 ,\clk_rx_flt_b[31]_i_3_n_0 ,\clk_rx_flt_b[31]_i_4_n_0 ,\clk_rx_flt_b[31]_i_5_n_0 ,\clk_rx_flt_b[31]_i_6_n_0 ,\clk_rx_flt_b[31]_i_7_n_0 ,\clk_rx_flt_b[31]_i_8_n_0 ,\clk_rx_flt_b[31]_i_9_n_0 }));
  FDRE \clk_rx_flt_b_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[32]),
        .Q(p_0_in__0[14]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[33]),
        .Q(p_0_in__0[15]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[34]),
        .Q(p_0_in__0[16]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_b_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(clk_rx_flt_b00_out[35]),
        .Q(p_0_in__0[17]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_b_reg[35]_i_3 
       (.CI(\clk_rx_flt_b_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [7:4],clk_rx_flt_b00_out[35],\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [2],\clk_rx_flt_b_reg[35]_i_3_n_6 ,\clk_rx_flt_b_reg[35]_i_3_n_7 }),
        .DI({\NLW_clk_rx_flt_b_reg[35]_i_3_DI_UNCONNECTED [7:4],1'b0,1'b0,\clk_rx_flt_q_reg[0]__0 [17:16]}),
        .O({\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED [7:3],clk_rx_flt_b00_out[34:32]}),
        .S({\NLW_clk_rx_flt_b_reg[35]_i_3_S_UNCONNECTED [7:4],1'b1,\clk_rx_flt_b[35]_i_4_n_0 ,\clk_rx_flt_b[35]_i_5_n_0 ,\clk_rx_flt_b[35]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_10 
       (.I0(\cfg_phy_mem_map_status_reg[295] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [15]),
        .O(\clk_rx_flt_delta[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_11 
       (.I0(\cfg_phy_mem_map_status_reg[294] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [14]),
        .O(\clk_rx_flt_delta[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_12 
       (.I0(\cfg_phy_mem_map_status_reg[293] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [13]),
        .O(\clk_rx_flt_delta[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_13 
       (.I0(\cfg_phy_mem_map_status_reg[292] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [12]),
        .O(\clk_rx_flt_delta[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_14 
       (.I0(\cfg_phy_mem_map_status_reg[291] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [11]),
        .O(\clk_rx_flt_delta[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_15 
       (.I0(\cfg_phy_mem_map_status_reg[290] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [10]),
        .O(\clk_rx_flt_delta[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_16 
       (.I0(\cfg_phy_mem_map_status_reg[289] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [9]),
        .O(\clk_rx_flt_delta[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[15]_i_17 
       (.I0(\cfg_phy_mem_map_status_reg[288] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [8]),
        .O(\clk_rx_flt_delta[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_2 
       (.I0(\cfg_phy_mem_map_status_reg[295] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [15]),
        .O(p_1_in[15]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_3 
       (.I0(\cfg_phy_mem_map_status_reg[294] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [14]),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_4 
       (.I0(\cfg_phy_mem_map_status_reg[293] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [13]),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_5 
       (.I0(\cfg_phy_mem_map_status_reg[292] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [12]),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_6 
       (.I0(\cfg_phy_mem_map_status_reg[291] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [11]),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_7 
       (.I0(\cfg_phy_mem_map_status_reg[290] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [10]),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_8 
       (.I0(\cfg_phy_mem_map_status_reg[289] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [9]),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[15]_i_9 
       (.I0(\cfg_phy_mem_map_status_reg[288] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \clk_rx_flt_delta[17]_i_1 
       (.I0(\clk_rx_flt_q_reg[0]__0 [1]),
        .I1(\clk_rx_flt_q_reg[0]__0 [0]),
        .I2(\clk_rx_flt_q_reg[0]__0 [3]),
        .I3(\clk_rx_flt_q_reg[0]__0 [2]),
        .I4(\clk_rx_flt_delta[17]_i_3_n_0 ),
        .I5(\clk_rx_flt_delta[17]_i_4_n_0 ),
        .O(clk_rx_flt_delta));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_11 
       (.I0(\clk_rx_flt_q_reg[0]__0 [16]),
        .I1(\cfg_phy_mem_map_status_reg[296] ),
        .I2(\cfg_phy_mem_map_status_reg[297] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [17]),
        .O(\clk_rx_flt_delta[17]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_12 
       (.I0(\cfg_phy_mem_map_status_reg[297] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [17]),
        .I2(\cfg_phy_mem_map_status_reg[296] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [16]),
        .O(\clk_rx_flt_delta[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_13 
       (.I0(\clk_rx_flt_q_reg[0]__0 [14]),
        .I1(\cfg_phy_mem_map_status_reg[294] ),
        .I2(\cfg_phy_mem_map_status_reg[295] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [15]),
        .O(\clk_rx_flt_delta[17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_14 
       (.I0(\clk_rx_flt_q_reg[0]__0 [12]),
        .I1(\cfg_phy_mem_map_status_reg[292] ),
        .I2(\cfg_phy_mem_map_status_reg[293] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [13]),
        .O(\clk_rx_flt_delta[17]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_15 
       (.I0(\clk_rx_flt_q_reg[0]__0 [10]),
        .I1(\cfg_phy_mem_map_status_reg[290] ),
        .I2(\cfg_phy_mem_map_status_reg[291] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [11]),
        .O(\clk_rx_flt_delta[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_16 
       (.I0(\clk_rx_flt_q_reg[0]__0 [8]),
        .I1(\cfg_phy_mem_map_status_reg[288] ),
        .I2(\cfg_phy_mem_map_status_reg[289] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [9]),
        .O(\clk_rx_flt_delta[17]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_17 
       (.I0(\clk_rx_flt_q_reg[0]__0 [6]),
        .I1(\cfg_phy_mem_map_status_reg[286] ),
        .I2(\cfg_phy_mem_map_status_reg[287] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [7]),
        .O(\clk_rx_flt_delta[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_18 
       (.I0(\clk_rx_flt_q_reg[0]__0 [4]),
        .I1(\cfg_phy_mem_map_status_reg[284] ),
        .I2(\cfg_phy_mem_map_status_reg[285] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [5]),
        .O(\clk_rx_flt_delta[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_19 
       (.I0(\clk_rx_flt_q_reg[0]__0 [2]),
        .I1(\cfg_phy_mem_map_status_reg[282] ),
        .I2(\cfg_phy_mem_map_status_reg[283] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [3]),
        .O(\clk_rx_flt_delta[17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \clk_rx_flt_delta[17]_i_20 
       (.I0(\clk_rx_flt_q_reg[0]__0 [0]),
        .I1(\cfg_phy_mem_map_status_reg[280] ),
        .I2(\cfg_phy_mem_map_status_reg[281] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [1]),
        .O(\clk_rx_flt_delta[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_21 
       (.I0(\cfg_phy_mem_map_status_reg[295] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [15]),
        .I2(\cfg_phy_mem_map_status_reg[294] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [14]),
        .O(\clk_rx_flt_delta[17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_22 
       (.I0(\cfg_phy_mem_map_status_reg[293] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [13]),
        .I2(\cfg_phy_mem_map_status_reg[292] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [12]),
        .O(\clk_rx_flt_delta[17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_23 
       (.I0(\cfg_phy_mem_map_status_reg[291] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [11]),
        .I2(\cfg_phy_mem_map_status_reg[290] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [10]),
        .O(\clk_rx_flt_delta[17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_24 
       (.I0(\cfg_phy_mem_map_status_reg[289] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [9]),
        .I2(\cfg_phy_mem_map_status_reg[288] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [8]),
        .O(\clk_rx_flt_delta[17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_25 
       (.I0(\cfg_phy_mem_map_status_reg[287] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [7]),
        .I2(\cfg_phy_mem_map_status_reg[286] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [6]),
        .O(\clk_rx_flt_delta[17]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_26 
       (.I0(\cfg_phy_mem_map_status_reg[285] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [5]),
        .I2(\cfg_phy_mem_map_status_reg[284] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [4]),
        .O(\clk_rx_flt_delta[17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_27 
       (.I0(\cfg_phy_mem_map_status_reg[283] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [3]),
        .I2(\cfg_phy_mem_map_status_reg[282] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [2]),
        .O(\clk_rx_flt_delta[17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \clk_rx_flt_delta[17]_i_28 
       (.I0(\cfg_phy_mem_map_status_reg[281] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [1]),
        .I2(\cfg_phy_mem_map_status_reg[280] ),
        .I3(\clk_rx_flt_q_reg[0]__0 [0]),
        .O(\clk_rx_flt_delta[17]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \clk_rx_flt_delta[17]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]__0 [4]),
        .I1(\clk_rx_flt_q_reg[0]__0 [5]),
        .I2(\clk_rx_flt_q_reg[0]__0 [6]),
        .I3(\clk_rx_flt_q_reg[0]__0 [7]),
        .I4(\clk_rx_flt_delta[17]_i_8_n_0 ),
        .O(\clk_rx_flt_delta[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_delta[17]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]__0 [12]),
        .I1(\clk_rx_flt_q_reg[0]__0 [13]),
        .I2(\clk_rx_flt_q_reg[0]__0 [14]),
        .I3(\clk_rx_flt_q_reg[0]__0 [15]),
        .I4(\clk_rx_flt_q_reg[0]__0 [17]),
        .I5(\clk_rx_flt_q_reg[0]__0 [16]),
        .O(\clk_rx_flt_delta[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[17]_i_5 
       (.I0(\cfg_phy_mem_map_status_reg[296] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [16]),
        .O(p_1_in[16]));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[17]_i_6 
       (.I0(\cfg_phy_mem_map_status_reg[297] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [17]),
        .O(\clk_rx_flt_delta[17]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[17]_i_7 
       (.I0(\cfg_phy_mem_map_status_reg[296] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [16]),
        .O(\clk_rx_flt_delta[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_rx_flt_delta[17]_i_8 
       (.I0(\clk_rx_flt_q_reg[0]__0 [11]),
        .I1(\clk_rx_flt_q_reg[0]__0 [10]),
        .I2(\clk_rx_flt_q_reg[0]__0 [9]),
        .I3(\clk_rx_flt_q_reg[0]__0 [8]),
        .O(\clk_rx_flt_delta[17]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_10 
       (.I0(\cfg_phy_mem_map_status_reg[287] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [7]),
        .O(\clk_rx_flt_delta[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_11 
       (.I0(\cfg_phy_mem_map_status_reg[286] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [6]),
        .O(\clk_rx_flt_delta[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_12 
       (.I0(\cfg_phy_mem_map_status_reg[285] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [5]),
        .O(\clk_rx_flt_delta[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_13 
       (.I0(\cfg_phy_mem_map_status_reg[284] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [4]),
        .O(\clk_rx_flt_delta[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_14 
       (.I0(\cfg_phy_mem_map_status_reg[283] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [3]),
        .O(\clk_rx_flt_delta[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_15 
       (.I0(\cfg_phy_mem_map_status_reg[282] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [2]),
        .O(\clk_rx_flt_delta[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_16 
       (.I0(\cfg_phy_mem_map_status_reg[281] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [1]),
        .O(\clk_rx_flt_delta[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \clk_rx_flt_delta[7]_i_17 
       (.I0(\cfg_phy_mem_map_status_reg[280] ),
        .I1(\clk_rx_flt_q_reg[0]__0 [0]),
        .O(\clk_rx_flt_delta[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_2 
       (.I0(\cfg_phy_mem_map_status_reg[287] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [7]),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_3 
       (.I0(\cfg_phy_mem_map_status_reg[286] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [6]),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_4 
       (.I0(\cfg_phy_mem_map_status_reg[285] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [5]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_5 
       (.I0(\cfg_phy_mem_map_status_reg[284] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [4]),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_6 
       (.I0(\cfg_phy_mem_map_status_reg[283] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [3]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_7 
       (.I0(\cfg_phy_mem_map_status_reg[282] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [2]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_8 
       (.I0(\cfg_phy_mem_map_status_reg[281] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [1]),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h47)) 
    \clk_rx_flt_delta[7]_i_9 
       (.I0(\cfg_phy_mem_map_status_reg[280] ),
        .I1(clk_rx_flt_delta1),
        .I2(\clk_rx_flt_q_reg[0]__0 [0]),
        .O(p_1_in[0]));
  FDSE \clk_rx_flt_delta_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[10]),
        .Q(\clk_rx_flt_delta_reg_n_0_[10] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[11]),
        .Q(\clk_rx_flt_delta_reg_n_0_[11] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[12]),
        .Q(\clk_rx_flt_delta_reg_n_0_[12] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[13]),
        .Q(\clk_rx_flt_delta_reg_n_0_[13] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[14]),
        .Q(\clk_rx_flt_delta_reg_n_0_[14] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[15]),
        .Q(\clk_rx_flt_delta_reg_n_0_[15] ),
        .S(clk_rx_flt_delta));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \clk_rx_flt_delta_reg[15]_i_1 
       (.CI(\clk_rx_flt_delta_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_delta_reg[15]_i_1_n_0 ,\clk_rx_flt_delta_reg[15]_i_1_n_1 ,\clk_rx_flt_delta_reg[15]_i_1_n_2 ,\clk_rx_flt_delta_reg[15]_i_1_n_3 ,\NLW_clk_rx_flt_delta_reg[15]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_delta_reg[15]_i_1_n_5 ,\clk_rx_flt_delta_reg[15]_i_1_n_6 ,\clk_rx_flt_delta_reg[15]_i_1_n_7 }),
        .DI(p_1_in[15:8]),
        .O(clk_rx_flt_delta0_in[15:8]),
        .S({\clk_rx_flt_delta[15]_i_10_n_0 ,\clk_rx_flt_delta[15]_i_11_n_0 ,\clk_rx_flt_delta[15]_i_12_n_0 ,\clk_rx_flt_delta[15]_i_13_n_0 ,\clk_rx_flt_delta[15]_i_14_n_0 ,\clk_rx_flt_delta[15]_i_15_n_0 ,\clk_rx_flt_delta[15]_i_16_n_0 ,\clk_rx_flt_delta[15]_i_17_n_0 }));
  FDSE \clk_rx_flt_delta_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[16]),
        .Q(\clk_rx_flt_delta_reg_n_0_[16] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[17]),
        .Q(\clk_rx_flt_delta_reg_n_0_[17] ),
        .S(clk_rx_flt_delta));
  CARRY8 \clk_rx_flt_delta_reg[17]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_delta_reg[17]_i_10_n_0 ,\clk_rx_flt_delta_reg[17]_i_10_n_1 ,\clk_rx_flt_delta_reg[17]_i_10_n_2 ,\clk_rx_flt_delta_reg[17]_i_10_n_3 ,\NLW_clk_rx_flt_delta_reg[17]_i_10_CO_UNCONNECTED [3],\clk_rx_flt_delta_reg[17]_i_10_n_5 ,\clk_rx_flt_delta_reg[17]_i_10_n_6 ,\clk_rx_flt_delta_reg[17]_i_10_n_7 }),
        .DI({\clk_rx_flt_delta[17]_i_13_n_0 ,\clk_rx_flt_delta[17]_i_14_n_0 ,\clk_rx_flt_delta[17]_i_15_n_0 ,\clk_rx_flt_delta[17]_i_16_n_0 ,\clk_rx_flt_delta[17]_i_17_n_0 ,\clk_rx_flt_delta[17]_i_18_n_0 ,\clk_rx_flt_delta[17]_i_19_n_0 ,\clk_rx_flt_delta[17]_i_20_n_0 }),
        .O(\NLW_clk_rx_flt_delta_reg[17]_i_10_O_UNCONNECTED [7:0]),
        .S({\clk_rx_flt_delta[17]_i_21_n_0 ,\clk_rx_flt_delta[17]_i_22_n_0 ,\clk_rx_flt_delta[17]_i_23_n_0 ,\clk_rx_flt_delta[17]_i_24_n_0 ,\clk_rx_flt_delta[17]_i_25_n_0 ,\clk_rx_flt_delta[17]_i_26_n_0 ,\clk_rx_flt_delta[17]_i_27_n_0 ,\clk_rx_flt_delta[17]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \clk_rx_flt_delta_reg[17]_i_2 
       (.CI(\clk_rx_flt_delta_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_delta_reg[17]_i_2_CO_UNCONNECTED [7:1],\clk_rx_flt_delta_reg[17]_i_2_n_7 }),
        .DI({\NLW_clk_rx_flt_delta_reg[17]_i_2_DI_UNCONNECTED [7:2],1'b0,p_1_in[16]}),
        .O({\NLW_clk_rx_flt_delta_reg[17]_i_2_O_UNCONNECTED [7:2],clk_rx_flt_delta0_in[17:16]}),
        .S({\NLW_clk_rx_flt_delta_reg[17]_i_2_S_UNCONNECTED [7:2],\clk_rx_flt_delta[17]_i_6_n_0 ,\clk_rx_flt_delta[17]_i_7_n_0 }));
  CARRY8 \clk_rx_flt_delta_reg[17]_i_9 
       (.CI(\clk_rx_flt_delta_reg[17]_i_10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_delta_reg[17]_i_9_CO_UNCONNECTED [7:1],clk_rx_flt_delta1}),
        .DI({\NLW_clk_rx_flt_delta_reg[17]_i_9_DI_UNCONNECTED [7:1],\clk_rx_flt_delta[17]_i_11_n_0 }),
        .O(\NLW_clk_rx_flt_delta_reg[17]_i_9_O_UNCONNECTED [7:0]),
        .S({\NLW_clk_rx_flt_delta_reg[17]_i_9_S_UNCONNECTED [7:1],\clk_rx_flt_delta[17]_i_12_n_0 }));
  FDSE \clk_rx_flt_delta_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[3]),
        .Q(\clk_rx_flt_delta_reg_n_0_[3] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[4]),
        .Q(\clk_rx_flt_delta_reg_n_0_[4] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[5]),
        .Q(\clk_rx_flt_delta_reg_n_0_[5] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[6]),
        .Q(\clk_rx_flt_delta_reg_n_0_[6] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[7]),
        .Q(\clk_rx_flt_delta_reg_n_0_[7] ),
        .S(clk_rx_flt_delta));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \clk_rx_flt_delta_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_delta_reg[7]_i_1_n_0 ,\clk_rx_flt_delta_reg[7]_i_1_n_1 ,\clk_rx_flt_delta_reg[7]_i_1_n_2 ,\clk_rx_flt_delta_reg[7]_i_1_n_3 ,\NLW_clk_rx_flt_delta_reg[7]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_delta_reg[7]_i_1_n_5 ,\clk_rx_flt_delta_reg[7]_i_1_n_6 ,\clk_rx_flt_delta_reg[7]_i_1_n_7 }),
        .DI(p_1_in[7:0]),
        .O({clk_rx_flt_delta0_in[7:3],\NLW_clk_rx_flt_delta_reg[7]_i_1_O_UNCONNECTED [2:0]}),
        .S({\clk_rx_flt_delta[7]_i_10_n_0 ,\clk_rx_flt_delta[7]_i_11_n_0 ,\clk_rx_flt_delta[7]_i_12_n_0 ,\clk_rx_flt_delta[7]_i_13_n_0 ,\clk_rx_flt_delta[7]_i_14_n_0 ,\clk_rx_flt_delta[7]_i_15_n_0 ,\clk_rx_flt_delta[7]_i_16_n_0 ,\clk_rx_flt_delta[7]_i_17_n_0 }));
  FDSE \clk_rx_flt_delta_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[8]),
        .Q(\clk_rx_flt_delta_reg_n_0_[8] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[9]),
        .Q(\clk_rx_flt_delta_reg_n_0_[9] ),
        .S(clk_rx_flt_delta));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_flt_lock_cnt[0]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_lock_cnt[1]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_rx_flt_lock_cnt[2]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clk_rx_flt_lock_cnt[3]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clk_rx_flt_lock_cnt[4]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .I4(\clk_rx_flt_lock_cnt_reg[7]_0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clk_rx_flt_lock_cnt[5]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .I4(\clk_rx_flt_lock_cnt_reg[7]_0 [4]),
        .I5(\clk_rx_flt_lock_cnt_reg[7]_0 [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_lock_cnt[6]_i_1 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \clk_rx_flt_lock_cnt[7]_i_1 
       (.I0(\cfg_phy_mem_map_control_b0_reg[603] ),
        .I1(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[2]),
        .I5(clk_cnt_end),
        .O(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \clk_rx_flt_lock_cnt[7]_i_2 
       (.I0(clk_cnt_end),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .I4(clk_rx_flt_lock_cnt_end),
        .O(clk_rx_flt_lock_cnt));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_rx_flt_lock_cnt[7]_i_3 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [6]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_4 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_6_n_0 ),
        .I1(\clk_rx_flt_lock_cnt[7]_i_7_n_0 ),
        .I2(\clk_rx_flt_delta_reg_n_0_[15] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[17] ),
        .I4(\clk_rx_flt_delta_reg_n_0_[4] ),
        .I5(\clk_rx_flt_lock_cnt[7]_i_8_n_0 ),
        .O(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clk_rx_flt_lock_cnt[7]_i_5 
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [5]),
        .I1(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .I2(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I4(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .I5(\clk_rx_flt_lock_cnt_reg[7]_0 [4]),
        .O(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_6 
       (.I0(\clk_rx_flt_delta_reg_n_0_[10] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[7] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[12] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[9] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_7 
       (.I0(\clk_rx_flt_delta_reg_n_0_[6] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[3] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[8] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[5] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_8 
       (.I0(\clk_rx_flt_delta_reg_n_0_[14] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[11] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[16] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[13] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_8_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[0]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[1]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[2]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[3]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[4]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [4]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[5]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [5]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[6]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [6]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[7]),
        .Q(\clk_rx_flt_lock_cnt_reg[7]_0 [7]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_2 
       (.I0(clk_rx_flt_a[33]),
        .I1(p_0_in__0[15]),
        .O(\clk_rx_flt_q[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_3 
       (.I0(clk_rx_flt_a[32]),
        .I1(p_0_in__0[14]),
        .O(\clk_rx_flt_q[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_4 
       (.I0(clk_rx_flt_a[31]),
        .I1(p_0_in__0[13]),
        .O(\clk_rx_flt_q[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_5 
       (.I0(clk_rx_flt_a[30]),
        .I1(p_0_in__0[12]),
        .O(\clk_rx_flt_q[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_6 
       (.I0(clk_rx_flt_a[29]),
        .I1(p_0_in__0[11]),
        .O(\clk_rx_flt_q[0][15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_7 
       (.I0(clk_rx_flt_a[28]),
        .I1(p_0_in__0[10]),
        .O(\clk_rx_flt_q[0][15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_8 
       (.I0(clk_rx_flt_a[27]),
        .I1(p_0_in__0[9]),
        .O(\clk_rx_flt_q[0][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_9 
       (.I0(clk_rx_flt_a[26]),
        .I1(p_0_in__0[8]),
        .O(\clk_rx_flt_q[0][15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clk_rx_flt_q[0][17]_i_2 
       (.I0(p_0_in__0[17]),
        .O(\clk_rx_flt_q[0][17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \clk_rx_flt_q[0][17]_i_3 
       (.I0(p_0_in__0[16]),
        .O(\clk_rx_flt_q[0][17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_2 
       (.I0(clk_rx_flt_a[25]),
        .I1(p_0_in__0[7]),
        .O(\clk_rx_flt_q[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_3 
       (.I0(clk_rx_flt_a[24]),
        .I1(p_0_in__0[6]),
        .O(\clk_rx_flt_q[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_4 
       (.I0(clk_rx_flt_a[23]),
        .I1(p_0_in__0[5]),
        .O(\clk_rx_flt_q[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_5 
       (.I0(clk_rx_flt_a[22]),
        .I1(p_0_in__0[4]),
        .O(\clk_rx_flt_q[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_6 
       (.I0(clk_rx_flt_a[21]),
        .I1(p_0_in__0[3]),
        .O(\clk_rx_flt_q[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_7 
       (.I0(clk_rx_flt_a[20]),
        .I1(p_0_in__0[2]),
        .O(\clk_rx_flt_q[0][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_8 
       (.I0(clk_rx_flt_a[19]),
        .I1(p_0_in__0[1]),
        .O(\clk_rx_flt_q[0][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_9 
       (.I0(clk_rx_flt_a[18]),
        .I1(p_0_in__0[0]),
        .O(\clk_rx_flt_q[0][7]_i_9_n_0 ));
  FDRE \clk_rx_flt_q_reg[0][0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\clk_rx_flt_q_reg[0]__0 [0]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\clk_rx_flt_q_reg[0]__0 [10]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\clk_rx_flt_q_reg[0]__0 [11]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(\clk_rx_flt_q_reg[0]__0 [12]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[13]),
        .Q(\clk_rx_flt_q_reg[0]__0 [13]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[14]),
        .Q(\clk_rx_flt_q_reg[0]__0 [14]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[15]),
        .Q(\clk_rx_flt_q_reg[0]__0 [15]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_q_reg[0][15]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][15]_i_1_n_0 ,\clk_rx_flt_q_reg[0][15]_i_1_n_1 ,\clk_rx_flt_q_reg[0][15]_i_1_n_2 ,\clk_rx_flt_q_reg[0][15]_i_1_n_3 ,\NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_q_reg[0][15]_i_1_n_5 ,\clk_rx_flt_q_reg[0][15]_i_1_n_6 ,\clk_rx_flt_q_reg[0][15]_i_1_n_7 }),
        .DI(clk_rx_flt_a[33:26]),
        .O(p_2_in[15:8]),
        .S({\clk_rx_flt_q[0][15]_i_2_n_0 ,\clk_rx_flt_q[0][15]_i_3_n_0 ,\clk_rx_flt_q[0][15]_i_4_n_0 ,\clk_rx_flt_q[0][15]_i_5_n_0 ,\clk_rx_flt_q[0][15]_i_6_n_0 ,\clk_rx_flt_q[0][15]_i_7_n_0 ,\clk_rx_flt_q[0][15]_i_8_n_0 ,\clk_rx_flt_q[0][15]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[16]),
        .Q(\clk_rx_flt_q_reg[0]__0 [16]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[17]),
        .Q(\clk_rx_flt_q_reg[0]__0 [17]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_q_reg[0][17]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED [7:1],\clk_rx_flt_q_reg[0][17]_i_1_n_7 }),
        .DI({\NLW_clk_rx_flt_q_reg[0][17]_i_1_DI_UNCONNECTED [7:2],1'b0,1'b0}),
        .O({\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED [7:2],p_2_in[17:16]}),
        .S({\NLW_clk_rx_flt_q_reg[0][17]_i_1_S_UNCONNECTED [7:2],\clk_rx_flt_q[0][17]_i_2_n_0 ,\clk_rx_flt_q[0][17]_i_3_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\clk_rx_flt_q_reg[0]__0 [1]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\clk_rx_flt_q_reg[0]__0 [2]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\clk_rx_flt_q_reg[0]__0 [3]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\clk_rx_flt_q_reg[0]__0 [4]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\clk_rx_flt_q_reg[0]__0 [5]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\clk_rx_flt_q_reg[0]__0 [6]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\clk_rx_flt_q_reg[0]__0 [7]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  CARRY8 \clk_rx_flt_q_reg[0][7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][7]_i_1_n_0 ,\clk_rx_flt_q_reg[0][7]_i_1_n_1 ,\clk_rx_flt_q_reg[0][7]_i_1_n_2 ,\clk_rx_flt_q_reg[0][7]_i_1_n_3 ,\NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_q_reg[0][7]_i_1_n_5 ,\clk_rx_flt_q_reg[0][7]_i_1_n_6 ,\clk_rx_flt_q_reg[0][7]_i_1_n_7 }),
        .DI(clk_rx_flt_a[25:18]),
        .O(p_2_in[7:0]),
        .S({\clk_rx_flt_q[0][7]_i_2_n_0 ,\clk_rx_flt_q[0][7]_i_3_n_0 ,\clk_rx_flt_q[0][7]_i_4_n_0 ,\clk_rx_flt_q[0][7]_i_5_n_0 ,\clk_rx_flt_q[0][7]_i_6_n_0 ,\clk_rx_flt_q[0][7]_i_7_n_0 ,\clk_rx_flt_q[0][7]_i_8_n_0 ,\clk_rx_flt_q[0][7]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\clk_rx_flt_q_reg[0]__0 [8]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_flt_q_reg[0][9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\clk_rx_flt_q_reg[0]__0 [9]),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE clk_rx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(RX_FREQ_LOCK_EDGE_INST_n_0),
        .Q(D[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_freq_lock_i_2
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [6]),
        .I1(cfg_phy_mem_map_control[8]),
        .I2(cfg_phy_mem_map_control[9]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [7]),
        .O(clk_rx_freq_lock_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_freq_lock_i_3
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [4]),
        .I1(cfg_phy_mem_map_control[6]),
        .I2(cfg_phy_mem_map_control[7]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [5]),
        .O(clk_rx_freq_lock_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_freq_lock_i_4
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [2]),
        .I1(cfg_phy_mem_map_control[4]),
        .I2(cfg_phy_mem_map_control[5]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [3]),
        .O(clk_rx_freq_lock_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_freq_lock_i_5
       (.I0(\clk_rx_flt_lock_cnt_reg[7]_0 [0]),
        .I1(cfg_phy_mem_map_control[2]),
        .I2(cfg_phy_mem_map_control[3]),
        .I3(\clk_rx_flt_lock_cnt_reg[7]_0 [1]),
        .O(clk_rx_freq_lock_i_5_n_0));
  FDRE clk_rx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_lock_cnt_end),
        .Q(clk_rx_freq_lock),
        .R(1'b0));
  CARRY8 clk_rx_freq_lock_reg_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_freq_lock_reg_i_1_CO_UNCONNECTED[7:4],clk_rx_flt_lock_cnt_end,clk_rx_freq_lock_reg_i_1_n_5,clk_rx_freq_lock_reg_i_1_n_6,clk_rx_freq_lock_reg_i_1_n_7}),
        .DI({NLW_clk_rx_freq_lock_reg_i_1_DI_UNCONNECTED[7:4],clk_rx_freq_lock_i_2_n_0,clk_rx_freq_lock_i_3_n_0,clk_rx_freq_lock_i_4_n_0,clk_rx_freq_lock_i_5_n_0}),
        .O(NLW_clk_rx_freq_lock_reg_i_1_O_UNCONNECTED[7:0]),
        .S({NLW_clk_rx_freq_lock_reg_i_1_S_UNCONNECTED[7:4],S}));
  FDRE \clk_rx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [0]),
        .Q(\cfg_phy_mem_map_status_reg[280] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [1]),
        .Q(\cfg_phy_mem_map_status_reg[281] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [2]),
        .Q(\cfg_phy_mem_map_status_reg[282] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [3]),
        .Q(\cfg_phy_mem_map_status_reg[283] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [4]),
        .Q(\cfg_phy_mem_map_status_reg[284] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [5]),
        .Q(\cfg_phy_mem_map_status_reg[285] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [6]),
        .Q(\cfg_phy_mem_map_status_reg[286] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [7]),
        .Q(\cfg_phy_mem_map_status_reg[287] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [8]),
        .Q(\cfg_phy_mem_map_status_reg[288] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [9]),
        .Q(\cfg_phy_mem_map_status_reg[289] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [10]),
        .Q(\cfg_phy_mem_map_status_reg[290] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [11]),
        .Q(\cfg_phy_mem_map_status_reg[291] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [12]),
        .Q(\cfg_phy_mem_map_status_reg[292] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [13]),
        .Q(\cfg_phy_mem_map_status_reg[293] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [14]),
        .Q(\cfg_phy_mem_map_status_reg[294] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [15]),
        .Q(\cfg_phy_mem_map_status_reg[295] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [16]),
        .Q(\cfg_phy_mem_map_status_reg[296] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  FDRE \clk_rx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_flt_b[35]_i_2_n_0 ),
        .D(\clk_rx_flt_q_reg[0]__0 [17]),
        .Q(\cfg_phy_mem_map_status_reg[297] ),
        .R(\cfg_phy_mem_map_control_b0_reg[603] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_rx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(b0_clkdet_ctrl_rx_freq_rst),
        .O(clk_rx_freq_rst0));
  FDRE clk_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_rst0),
        .Q(clk_rx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_rx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(b0_clkdet_ctrl_rx_freq_rst),
        .O(clk_rx_freq_run_i_1_n_0));
  FDRE clk_rx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_run_i_1_n_0),
        .Q(clk_rx_freq_run),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_10 
       (.I0(\clk_rx_tmr_reg_n_0_[9] ),
        .O(\clk_rx_tmr[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_3 
       (.I0(\clk_rx_tmr_reg_n_0_[16] ),
        .O(\clk_rx_tmr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_4 
       (.I0(\clk_rx_tmr_reg_n_0_[15] ),
        .O(\clk_rx_tmr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_5 
       (.I0(\clk_rx_tmr_reg_n_0_[14] ),
        .O(\clk_rx_tmr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_6 
       (.I0(\clk_rx_tmr_reg_n_0_[13] ),
        .O(\clk_rx_tmr[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_7 
       (.I0(\clk_rx_tmr_reg_n_0_[12] ),
        .O(\clk_rx_tmr[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_8 
       (.I0(\clk_rx_tmr_reg_n_0_[11] ),
        .O(\clk_rx_tmr[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[16]_i_9 
       (.I0(\clk_rx_tmr_reg_n_0_[10] ),
        .O(\clk_rx_tmr[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_10 
       (.I0(\clk_rx_tmr_reg_n_0_[17] ),
        .O(\clk_rx_tmr[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_3 
       (.I0(\clk_rx_tmr_reg_n_0_[24] ),
        .O(\clk_rx_tmr[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_4 
       (.I0(\clk_rx_tmr_reg_n_0_[23] ),
        .O(\clk_rx_tmr[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_5 
       (.I0(\clk_rx_tmr_reg_n_0_[22] ),
        .O(\clk_rx_tmr[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_6 
       (.I0(\clk_rx_tmr_reg_n_0_[21] ),
        .O(\clk_rx_tmr[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_7 
       (.I0(\clk_rx_tmr_reg_n_0_[20] ),
        .O(\clk_rx_tmr[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_8 
       (.I0(\clk_rx_tmr_reg_n_0_[19] ),
        .O(\clk_rx_tmr[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[24]_i_9 
       (.I0(\clk_rx_tmr_reg_n_0_[18] ),
        .O(\clk_rx_tmr[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_10 
       (.I0(\clk_rx_tmr_reg_n_0_[26] ),
        .O(\clk_rx_tmr[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_11 
       (.I0(\clk_rx_tmr_reg_n_0_[25] ),
        .O(\clk_rx_tmr[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_5 
       (.I0(\clk_rx_tmr_reg_n_0_[31] ),
        .O(\clk_rx_tmr[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_6 
       (.I0(\clk_rx_tmr_reg_n_0_[30] ),
        .O(\clk_rx_tmr[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_7 
       (.I0(\clk_rx_tmr_reg_n_0_[29] ),
        .O(\clk_rx_tmr[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_8 
       (.I0(\clk_rx_tmr_reg_n_0_[28] ),
        .O(\clk_rx_tmr[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[31]_i_9 
       (.I0(\clk_rx_tmr_reg_n_0_[27] ),
        .O(\clk_rx_tmr[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_10 
       (.I0(\clk_rx_tmr_reg_n_0_[1] ),
        .O(\clk_rx_tmr[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_3 
       (.I0(\clk_rx_tmr_reg_n_0_[8] ),
        .O(\clk_rx_tmr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_4 
       (.I0(\clk_rx_tmr_reg_n_0_[7] ),
        .O(\clk_rx_tmr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_5 
       (.I0(\clk_rx_tmr_reg_n_0_[6] ),
        .O(\clk_rx_tmr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_6 
       (.I0(\clk_rx_tmr_reg_n_0_[5] ),
        .O(\clk_rx_tmr[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_7 
       (.I0(\clk_rx_tmr_reg_n_0_[4] ),
        .O(\clk_rx_tmr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_8 
       (.I0(\clk_rx_tmr_reg_n_0_[3] ),
        .O(\clk_rx_tmr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_tmr[8]_i_9 
       (.I0(\clk_rx_tmr_reg_n_0_[2] ),
        .O(\clk_rx_tmr[8]_i_9_n_0 ));
  FDRE clk_rx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(RX_TMR_END_EDGE_INST_n_1),
        .Q(D[6]),
        .R(1'b0));
  FDRE \clk_rx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [0]),
        .Q(\clk_rx_tmr_reg[0]_0 ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [10]),
        .Q(\clk_rx_tmr_reg_n_0_[10] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [11]),
        .Q(\clk_rx_tmr_reg_n_0_[11] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [12]),
        .Q(\clk_rx_tmr_reg_n_0_[12] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [13]),
        .Q(\clk_rx_tmr_reg_n_0_[13] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [14]),
        .Q(\clk_rx_tmr_reg_n_0_[14] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [15]),
        .Q(\clk_rx_tmr_reg_n_0_[15] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [16]),
        .Q(\clk_rx_tmr_reg_n_0_[16] ),
        .R(i_reg_clkdet_run_reg_0));
  CARRY8 \clk_rx_tmr_reg[16]_i_2 
       (.CI(\clk_rx_tmr_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_tmr_reg[16]_i_2_n_0 ,\clk_rx_tmr_reg[16]_i_2_n_1 ,\clk_rx_tmr_reg[16]_i_2_n_2 ,\clk_rx_tmr_reg[16]_i_2_n_3 ,\NLW_clk_rx_tmr_reg[16]_i_2_CO_UNCONNECTED [3],\clk_rx_tmr_reg[16]_i_2_n_5 ,\clk_rx_tmr_reg[16]_i_2_n_6 ,\clk_rx_tmr_reg[16]_i_2_n_7 }),
        .DI({\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] }),
        .O(clk_rx_tmr0[15:8]),
        .S({\clk_rx_tmr[16]_i_3_n_0 ,\clk_rx_tmr[16]_i_4_n_0 ,\clk_rx_tmr[16]_i_5_n_0 ,\clk_rx_tmr[16]_i_6_n_0 ,\clk_rx_tmr[16]_i_7_n_0 ,\clk_rx_tmr[16]_i_8_n_0 ,\clk_rx_tmr[16]_i_9_n_0 ,\clk_rx_tmr[16]_i_10_n_0 }));
  FDRE \clk_rx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [17]),
        .Q(\clk_rx_tmr_reg_n_0_[17] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [18]),
        .Q(\clk_rx_tmr_reg_n_0_[18] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [19]),
        .Q(\clk_rx_tmr_reg_n_0_[19] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [1]),
        .Q(\clk_rx_tmr_reg_n_0_[1] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [20]),
        .Q(\clk_rx_tmr_reg_n_0_[20] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [21]),
        .Q(\clk_rx_tmr_reg_n_0_[21] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [22]),
        .Q(\clk_rx_tmr_reg_n_0_[22] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [23]),
        .Q(\clk_rx_tmr_reg_n_0_[23] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [24]),
        .Q(\clk_rx_tmr_reg_n_0_[24] ),
        .R(i_reg_clkdet_run_reg_0));
  CARRY8 \clk_rx_tmr_reg[24]_i_2 
       (.CI(\clk_rx_tmr_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_tmr_reg[24]_i_2_n_0 ,\clk_rx_tmr_reg[24]_i_2_n_1 ,\clk_rx_tmr_reg[24]_i_2_n_2 ,\clk_rx_tmr_reg[24]_i_2_n_3 ,\NLW_clk_rx_tmr_reg[24]_i_2_CO_UNCONNECTED [3],\clk_rx_tmr_reg[24]_i_2_n_5 ,\clk_rx_tmr_reg[24]_i_2_n_6 ,\clk_rx_tmr_reg[24]_i_2_n_7 }),
        .DI({\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] }),
        .O(clk_rx_tmr0[23:16]),
        .S({\clk_rx_tmr[24]_i_3_n_0 ,\clk_rx_tmr[24]_i_4_n_0 ,\clk_rx_tmr[24]_i_5_n_0 ,\clk_rx_tmr[24]_i_6_n_0 ,\clk_rx_tmr[24]_i_7_n_0 ,\clk_rx_tmr[24]_i_8_n_0 ,\clk_rx_tmr[24]_i_9_n_0 ,\clk_rx_tmr[24]_i_10_n_0 }));
  FDRE \clk_rx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [25]),
        .Q(\clk_rx_tmr_reg_n_0_[25] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [26]),
        .Q(\clk_rx_tmr_reg_n_0_[26] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [27]),
        .Q(\clk_rx_tmr_reg_n_0_[27] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [28]),
        .Q(\clk_rx_tmr_reg_n_0_[28] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [29]),
        .Q(\clk_rx_tmr_reg_n_0_[29] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [2]),
        .Q(\clk_rx_tmr_reg_n_0_[2] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [30]),
        .Q(\clk_rx_tmr_reg_n_0_[30] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [31]),
        .Q(\clk_rx_tmr_reg_n_0_[31] ),
        .R(i_reg_clkdet_run_reg_0));
  CARRY8 \clk_rx_tmr_reg[31]_i_4 
       (.CI(\clk_rx_tmr_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED [7:6],\clk_rx_tmr_reg[31]_i_4_n_2 ,\clk_rx_tmr_reg[31]_i_4_n_3 ,\NLW_clk_rx_tmr_reg[31]_i_4_CO_UNCONNECTED [3],\clk_rx_tmr_reg[31]_i_4_n_5 ,\clk_rx_tmr_reg[31]_i_4_n_6 ,\clk_rx_tmr_reg[31]_i_4_n_7 }),
        .DI({\NLW_clk_rx_tmr_reg[31]_i_4_DI_UNCONNECTED [7],1'b0,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] }),
        .O({\NLW_clk_rx_tmr_reg[31]_i_4_O_UNCONNECTED [7],clk_rx_tmr0[30:24]}),
        .S({\NLW_clk_rx_tmr_reg[31]_i_4_S_UNCONNECTED [7],\clk_rx_tmr[31]_i_5_n_0 ,\clk_rx_tmr[31]_i_6_n_0 ,\clk_rx_tmr[31]_i_7_n_0 ,\clk_rx_tmr[31]_i_8_n_0 ,\clk_rx_tmr[31]_i_9_n_0 ,\clk_rx_tmr[31]_i_10_n_0 ,\clk_rx_tmr[31]_i_11_n_0 }));
  FDRE \clk_rx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [3]),
        .Q(\clk_rx_tmr_reg_n_0_[3] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [4]),
        .Q(\clk_rx_tmr_reg_n_0_[4] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [5]),
        .Q(\clk_rx_tmr_reg_n_0_[5] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [6]),
        .Q(\clk_rx_tmr_reg_n_0_[6] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [7]),
        .Q(\clk_rx_tmr_reg_n_0_[7] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_rx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [8]),
        .Q(\clk_rx_tmr_reg_n_0_[8] ),
        .R(i_reg_clkdet_run_reg_0));
  CARRY8 \clk_rx_tmr_reg[8]_i_2 
       (.CI(\clk_rx_tmr_reg[0]_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_tmr_reg[8]_i_2_n_0 ,\clk_rx_tmr_reg[8]_i_2_n_1 ,\clk_rx_tmr_reg[8]_i_2_n_2 ,\clk_rx_tmr_reg[8]_i_2_n_3 ,\NLW_clk_rx_tmr_reg[8]_i_2_CO_UNCONNECTED [3],\clk_rx_tmr_reg[8]_i_2_n_5 ,\clk_rx_tmr_reg[8]_i_2_n_6 ,\clk_rx_tmr_reg[8]_i_2_n_7 }),
        .DI({\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] }),
        .O(clk_rx_tmr0[7:0]),
        .S({\clk_rx_tmr[8]_i_3_n_0 ,\clk_rx_tmr[8]_i_4_n_0 ,\clk_rx_tmr[8]_i_5_n_0 ,\clk_rx_tmr[8]_i_6_n_0 ,\clk_rx_tmr[8]_i_7_n_0 ,\clk_rx_tmr[8]_i_8_n_0 ,\clk_rx_tmr[8]_i_9_n_0 ,\clk_rx_tmr[8]_i_10_n_0 }));
  FDRE \clk_rx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run_reg_1),
        .D(\slv_reg_0x218_reg[31] [9]),
        .Q(\clk_rx_tmr_reg_n_0_[9] ),
        .R(i_reg_clkdet_run_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h14141504)) 
    \clk_sm_cur[0]_i_1 
       (.I0(clk_sm_cur[2]),
        .I1(clk_sm_cur[0]),
        .I2(clk_cnt_end),
        .I3(b0_clkdet_ctrl_run),
        .I4(clk_sm_cur[1]),
        .O(\clk_sm_cur[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \clk_sm_cur[1]_i_1 
       (.I0(clk_sm_cur[2]),
        .I1(clk_cnt_end),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .O(\clk_sm_cur[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_10 
       (.I0(clk_cnt_reg[28]),
        .I1(clk_cnt_reg[29]),
        .I2(clk_cnt_reg[31]),
        .I3(clk_cnt_reg[30]),
        .O(\clk_sm_cur[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_11 
       (.I0(clk_cnt_reg[20]),
        .I1(clk_cnt_reg[21]),
        .I2(clk_cnt_reg[22]),
        .I3(clk_cnt_reg[23]),
        .O(\clk_sm_cur[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0810)) 
    \clk_sm_cur[2]_i_2 
       (.I0(clk_cnt_end),
        .I1(clk_sm_cur[0]),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .O(\clk_sm_cur[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \clk_sm_cur[2]_i_3 
       (.I0(\clk_sm_cur[2]_i_4_n_0 ),
        .I1(\clk_sm_cur[2]_i_5_n_0 ),
        .I2(\clk_sm_cur[2]_i_6_n_0 ),
        .I3(\clk_sm_cur[2]_i_7_n_0 ),
        .O(clk_cnt_end));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \clk_sm_cur[2]_i_4 
       (.I0(clk_cnt_reg[12]),
        .I1(clk_cnt_reg[13]),
        .I2(clk_cnt_reg[14]),
        .I3(clk_cnt_reg[15]),
        .I4(\clk_sm_cur[2]_i_8_n_0 ),
        .O(\clk_sm_cur[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \clk_sm_cur[2]_i_5 
       (.I0(clk_cnt_reg[2]),
        .I1(clk_cnt_reg[3]),
        .I2(clk_cnt_reg[0]),
        .I3(clk_cnt_reg[1]),
        .I4(\clk_sm_cur[2]_i_9_n_0 ),
        .O(\clk_sm_cur[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_6 
       (.I0(clk_cnt_reg[27]),
        .I1(clk_cnt_reg[26]),
        .I2(clk_cnt_reg[25]),
        .I3(clk_cnt_reg[24]),
        .I4(\clk_sm_cur[2]_i_10_n_0 ),
        .O(\clk_sm_cur[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_7 
       (.I0(clk_cnt_reg[19]),
        .I1(clk_cnt_reg[18]),
        .I2(clk_cnt_reg[17]),
        .I3(clk_cnt_reg[16]),
        .I4(\clk_sm_cur[2]_i_11_n_0 ),
        .O(\clk_sm_cur[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_sm_cur[2]_i_8 
       (.I0(clk_cnt_reg[11]),
        .I1(clk_cnt_reg[10]),
        .I2(clk_cnt_reg[9]),
        .I3(clk_cnt_reg[8]),
        .O(\clk_sm_cur[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_sm_cur[2]_i_9 
       (.I0(clk_cnt_reg[7]),
        .I1(clk_cnt_reg[6]),
        .I2(clk_cnt_reg[5]),
        .I3(clk_cnt_reg[4]),
        .O(\clk_sm_cur[2]_i_9_n_0 ));
  FDRE \clk_sm_cur_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[0]_i_1_n_0 ),
        .Q(clk_sm_cur[0]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_sm_cur_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[1]_i_1_n_0 ),
        .Q(clk_sm_cur[1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_sm_cur_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[2]_i_2_n_0 ),
        .Q(clk_sm_cur[2]),
        .R(i_reg_clkdet_run_reg));
  LUT6 #(
    .INIT(64'hFFFF0008FFFFFFFF)) 
    \clk_tx_freq[28]_i_2 
       (.I0(clk_cnt_end),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .I4(Q),
        .I5(b0_clkdet_ctrl_run),
        .O(\clk_tx_freq[28]_i_2_n_0 ));
  FDRE clk_tx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(TX_FREQ_LOCK_EDGE_INST_n_0),
        .Q(D[5]),
        .R(1'b0));
  FDRE clk_tx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(D[3]),
        .Q(D[2]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_17),
        .Q(clk_tx_freq[0]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_16),
        .Q(clk_tx_freq[1]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_tx_freq[2]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_tx_freq[3]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_tx_freq[4]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_tx_freq[5]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_tx_freq[6]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_tx_freq[7]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_tx_freq[8]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_tx_freq[9]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_tx_freq[10]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_tx_freq[11]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_tx_freq[12]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_tx_freq[13]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_tx_freq[14]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_tx_freq[15]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_tx_freq[16]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  FDRE \clk_tx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_freq[28]_i_2_n_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_tx_freq[17]),
        .R(\cfg_phy_mem_map_control_b0_reg[604] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_tx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(b0_clkdet_ctrl_tx_freq_rst),
        .O(clk_tx_freq_rst0));
  FDRE clk_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_rst0),
        .Q(clk_tx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_tx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(b0_clkdet_ctrl_tx_freq_rst),
        .O(clk_tx_freq_run_i_1_n_0));
  FDRE clk_tx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_run_i_1_n_0),
        .Q(clk_tx_freq_run),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_10 
       (.I0(\clk_tx_tmr_reg_n_0_[9] ),
        .O(\clk_tx_tmr[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_3 
       (.I0(\clk_tx_tmr_reg_n_0_[16] ),
        .O(\clk_tx_tmr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_4 
       (.I0(\clk_tx_tmr_reg_n_0_[15] ),
        .O(\clk_tx_tmr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_5 
       (.I0(\clk_tx_tmr_reg_n_0_[14] ),
        .O(\clk_tx_tmr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_6 
       (.I0(\clk_tx_tmr_reg_n_0_[13] ),
        .O(\clk_tx_tmr[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_7 
       (.I0(\clk_tx_tmr_reg_n_0_[12] ),
        .O(\clk_tx_tmr[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_8 
       (.I0(\clk_tx_tmr_reg_n_0_[11] ),
        .O(\clk_tx_tmr[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[16]_i_9 
       (.I0(\clk_tx_tmr_reg_n_0_[10] ),
        .O(\clk_tx_tmr[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_10 
       (.I0(\clk_tx_tmr_reg_n_0_[17] ),
        .O(\clk_tx_tmr[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_3 
       (.I0(\clk_tx_tmr_reg_n_0_[24] ),
        .O(\clk_tx_tmr[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_4 
       (.I0(\clk_tx_tmr_reg_n_0_[23] ),
        .O(\clk_tx_tmr[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_5 
       (.I0(\clk_tx_tmr_reg_n_0_[22] ),
        .O(\clk_tx_tmr[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_6 
       (.I0(\clk_tx_tmr_reg_n_0_[21] ),
        .O(\clk_tx_tmr[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_7 
       (.I0(\clk_tx_tmr_reg_n_0_[20] ),
        .O(\clk_tx_tmr[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_8 
       (.I0(\clk_tx_tmr_reg_n_0_[19] ),
        .O(\clk_tx_tmr[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[24]_i_9 
       (.I0(\clk_tx_tmr_reg_n_0_[18] ),
        .O(\clk_tx_tmr[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_10 
       (.I0(\clk_tx_tmr_reg_n_0_[26] ),
        .O(\clk_tx_tmr[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_11 
       (.I0(\clk_tx_tmr_reg_n_0_[25] ),
        .O(\clk_tx_tmr[31]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_5 
       (.I0(\clk_tx_tmr_reg_n_0_[31] ),
        .O(\clk_tx_tmr[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_6 
       (.I0(\clk_tx_tmr_reg_n_0_[30] ),
        .O(\clk_tx_tmr[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_7 
       (.I0(\clk_tx_tmr_reg_n_0_[29] ),
        .O(\clk_tx_tmr[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_8 
       (.I0(\clk_tx_tmr_reg_n_0_[28] ),
        .O(\clk_tx_tmr[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[31]_i_9 
       (.I0(\clk_tx_tmr_reg_n_0_[27] ),
        .O(\clk_tx_tmr[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_10 
       (.I0(\clk_tx_tmr_reg_n_0_[1] ),
        .O(\clk_tx_tmr[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_3 
       (.I0(\clk_tx_tmr_reg_n_0_[8] ),
        .O(\clk_tx_tmr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_4 
       (.I0(\clk_tx_tmr_reg_n_0_[7] ),
        .O(\clk_tx_tmr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_5 
       (.I0(\clk_tx_tmr_reg_n_0_[6] ),
        .O(\clk_tx_tmr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_6 
       (.I0(\clk_tx_tmr_reg_n_0_[5] ),
        .O(\clk_tx_tmr[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_7 
       (.I0(\clk_tx_tmr_reg_n_0_[4] ),
        .O(\clk_tx_tmr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_8 
       (.I0(\clk_tx_tmr_reg_n_0_[3] ),
        .O(\clk_tx_tmr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_tx_tmr[8]_i_9 
       (.I0(\clk_tx_tmr_reg_n_0_[2] ),
        .O(\clk_tx_tmr[8]_i_9_n_0 ));
  FDRE clk_tx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(TX_TMR_END_EDGE_INST_n_1),
        .Q(D[4]),
        .R(1'b0));
  FDRE \clk_tx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [0]),
        .Q(\clk_tx_tmr_reg[0]_0 ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [10]),
        .Q(\clk_tx_tmr_reg_n_0_[10] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [11]),
        .Q(\clk_tx_tmr_reg_n_0_[11] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [12]),
        .Q(\clk_tx_tmr_reg_n_0_[12] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [13]),
        .Q(\clk_tx_tmr_reg_n_0_[13] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [14]),
        .Q(\clk_tx_tmr_reg_n_0_[14] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [15]),
        .Q(\clk_tx_tmr_reg_n_0_[15] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [16]),
        .Q(\clk_tx_tmr_reg_n_0_[16] ),
        .R(SR));
  CARRY8 \clk_tx_tmr_reg[16]_i_2 
       (.CI(\clk_tx_tmr_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_tx_tmr_reg[16]_i_2_n_0 ,\clk_tx_tmr_reg[16]_i_2_n_1 ,\clk_tx_tmr_reg[16]_i_2_n_2 ,\clk_tx_tmr_reg[16]_i_2_n_3 ,\NLW_clk_tx_tmr_reg[16]_i_2_CO_UNCONNECTED [3],\clk_tx_tmr_reg[16]_i_2_n_5 ,\clk_tx_tmr_reg[16]_i_2_n_6 ,\clk_tx_tmr_reg[16]_i_2_n_7 }),
        .DI({\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] }),
        .O(clk_tx_tmr0[15:8]),
        .S({\clk_tx_tmr[16]_i_3_n_0 ,\clk_tx_tmr[16]_i_4_n_0 ,\clk_tx_tmr[16]_i_5_n_0 ,\clk_tx_tmr[16]_i_6_n_0 ,\clk_tx_tmr[16]_i_7_n_0 ,\clk_tx_tmr[16]_i_8_n_0 ,\clk_tx_tmr[16]_i_9_n_0 ,\clk_tx_tmr[16]_i_10_n_0 }));
  FDRE \clk_tx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [17]),
        .Q(\clk_tx_tmr_reg_n_0_[17] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [18]),
        .Q(\clk_tx_tmr_reg_n_0_[18] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [19]),
        .Q(\clk_tx_tmr_reg_n_0_[19] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [1]),
        .Q(\clk_tx_tmr_reg_n_0_[1] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [20]),
        .Q(\clk_tx_tmr_reg_n_0_[20] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [21]),
        .Q(\clk_tx_tmr_reg_n_0_[21] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [22]),
        .Q(\clk_tx_tmr_reg_n_0_[22] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [23]),
        .Q(\clk_tx_tmr_reg_n_0_[23] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [24]),
        .Q(\clk_tx_tmr_reg_n_0_[24] ),
        .R(SR));
  CARRY8 \clk_tx_tmr_reg[24]_i_2 
       (.CI(\clk_tx_tmr_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_tx_tmr_reg[24]_i_2_n_0 ,\clk_tx_tmr_reg[24]_i_2_n_1 ,\clk_tx_tmr_reg[24]_i_2_n_2 ,\clk_tx_tmr_reg[24]_i_2_n_3 ,\NLW_clk_tx_tmr_reg[24]_i_2_CO_UNCONNECTED [3],\clk_tx_tmr_reg[24]_i_2_n_5 ,\clk_tx_tmr_reg[24]_i_2_n_6 ,\clk_tx_tmr_reg[24]_i_2_n_7 }),
        .DI({\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] }),
        .O(clk_tx_tmr0[23:16]),
        .S({\clk_tx_tmr[24]_i_3_n_0 ,\clk_tx_tmr[24]_i_4_n_0 ,\clk_tx_tmr[24]_i_5_n_0 ,\clk_tx_tmr[24]_i_6_n_0 ,\clk_tx_tmr[24]_i_7_n_0 ,\clk_tx_tmr[24]_i_8_n_0 ,\clk_tx_tmr[24]_i_9_n_0 ,\clk_tx_tmr[24]_i_10_n_0 }));
  FDRE \clk_tx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [25]),
        .Q(\clk_tx_tmr_reg_n_0_[25] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [26]),
        .Q(\clk_tx_tmr_reg_n_0_[26] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [27]),
        .Q(\clk_tx_tmr_reg_n_0_[27] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [28]),
        .Q(\clk_tx_tmr_reg_n_0_[28] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [29]),
        .Q(\clk_tx_tmr_reg_n_0_[29] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [2]),
        .Q(\clk_tx_tmr_reg_n_0_[2] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [30]),
        .Q(\clk_tx_tmr_reg_n_0_[30] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [31]),
        .Q(\clk_tx_tmr_reg_n_0_[31] ),
        .R(SR));
  CARRY8 \clk_tx_tmr_reg[31]_i_4 
       (.CI(\clk_tx_tmr_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED [7:6],\clk_tx_tmr_reg[31]_i_4_n_2 ,\clk_tx_tmr_reg[31]_i_4_n_3 ,\NLW_clk_tx_tmr_reg[31]_i_4_CO_UNCONNECTED [3],\clk_tx_tmr_reg[31]_i_4_n_5 ,\clk_tx_tmr_reg[31]_i_4_n_6 ,\clk_tx_tmr_reg[31]_i_4_n_7 }),
        .DI({\NLW_clk_tx_tmr_reg[31]_i_4_DI_UNCONNECTED [7],1'b0,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] }),
        .O({\NLW_clk_tx_tmr_reg[31]_i_4_O_UNCONNECTED [7],clk_tx_tmr0[30:24]}),
        .S({\NLW_clk_tx_tmr_reg[31]_i_4_S_UNCONNECTED [7],\clk_tx_tmr[31]_i_5_n_0 ,\clk_tx_tmr[31]_i_6_n_0 ,\clk_tx_tmr[31]_i_7_n_0 ,\clk_tx_tmr[31]_i_8_n_0 ,\clk_tx_tmr[31]_i_9_n_0 ,\clk_tx_tmr[31]_i_10_n_0 ,\clk_tx_tmr[31]_i_11_n_0 }));
  FDRE \clk_tx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [3]),
        .Q(\clk_tx_tmr_reg_n_0_[3] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [4]),
        .Q(\clk_tx_tmr_reg_n_0_[4] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [5]),
        .Q(\clk_tx_tmr_reg_n_0_[5] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [6]),
        .Q(\clk_tx_tmr_reg_n_0_[6] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [7]),
        .Q(\clk_tx_tmr_reg_n_0_[7] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [8]),
        .Q(\clk_tx_tmr_reg_n_0_[8] ),
        .R(SR));
  CARRY8 \clk_tx_tmr_reg[8]_i_2 
       (.CI(\clk_tx_tmr_reg[0]_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_tx_tmr_reg[8]_i_2_n_0 ,\clk_tx_tmr_reg[8]_i_2_n_1 ,\clk_tx_tmr_reg[8]_i_2_n_2 ,\clk_tx_tmr_reg[8]_i_2_n_3 ,\NLW_clk_tx_tmr_reg[8]_i_2_CO_UNCONNECTED [3],\clk_tx_tmr_reg[8]_i_2_n_5 ,\clk_tx_tmr_reg[8]_i_2_n_6 ,\clk_tx_tmr_reg[8]_i_2_n_7 }),
        .DI({\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] }),
        .O(clk_tx_tmr0[7:0]),
        .S({\clk_tx_tmr[8]_i_3_n_0 ,\clk_tx_tmr[8]_i_4_n_0 ,\clk_tx_tmr[8]_i_5_n_0 ,\clk_tx_tmr[8]_i_6_n_0 ,\clk_tx_tmr[8]_i_7_n_0 ,\clk_tx_tmr[8]_i_8_n_0 ,\clk_tx_tmr[8]_i_9_n_0 ,\clk_tx_tmr[8]_i_10_n_0 }));
  FDRE \clk_tx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(\slv_reg_0x214_reg[31] [9]),
        .Q(\clk_tx_tmr_reg_n_0_[9] ),
        .R(SR));
  FDRE clkdet_ctrl_rx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(cfg_phy_mem_map_control[1]),
        .Q(clkdet_ctrl_rx_tmr_clr_del),
        .R(1'b0));
  FDRE clkdet_ctrl_tx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(cfg_phy_mem_map_control[0]),
        .Q(clkdet_ctrl_tx_tmr_clr_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_2 
       (.I0(druclk_freq_cnt_reg[7]),
        .O(\druclk_freq_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_3 
       (.I0(druclk_freq_cnt_reg[6]),
        .O(\druclk_freq_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_4 
       (.I0(druclk_freq_cnt_reg[5]),
        .O(\druclk_freq_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_5 
       (.I0(druclk_freq_cnt_reg[4]),
        .O(\druclk_freq_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_6 
       (.I0(druclk_freq_cnt_reg[3]),
        .O(\druclk_freq_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_7 
       (.I0(druclk_freq_cnt_reg[2]),
        .O(\druclk_freq_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[0]_i_8 
       (.I0(druclk_freq_cnt_reg[1]),
        .O(\druclk_freq_cnt[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \druclk_freq_cnt[0]_i_9 
       (.I0(druclk_freq_cnt_reg[0]),
        .O(\druclk_freq_cnt[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[16]_i_2 
       (.I0(druclk_freq_cnt_reg[17]),
        .O(\druclk_freq_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[16]_i_3 
       (.I0(druclk_freq_cnt_reg[16]),
        .O(\druclk_freq_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_2 
       (.I0(druclk_freq_cnt_reg[15]),
        .O(\druclk_freq_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_3 
       (.I0(druclk_freq_cnt_reg[14]),
        .O(\druclk_freq_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_4 
       (.I0(druclk_freq_cnt_reg[13]),
        .O(\druclk_freq_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_5 
       (.I0(druclk_freq_cnt_reg[12]),
        .O(\druclk_freq_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_6 
       (.I0(druclk_freq_cnt_reg[11]),
        .O(\druclk_freq_cnt[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_7 
       (.I0(druclk_freq_cnt_reg[10]),
        .O(\druclk_freq_cnt[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_8 
       (.I0(druclk_freq_cnt_reg[9]),
        .O(\druclk_freq_cnt[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \druclk_freq_cnt[8]_i_9 
       (.I0(druclk_freq_cnt_reg[8]),
        .O(\druclk_freq_cnt[8]_i_9_n_0 ));
  FDCE \druclk_freq_cnt_reg[0] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[0]));
  CARRY8 \druclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[0]_i_1_n_0 ,\druclk_freq_cnt_reg[0]_i_1_n_1 ,\druclk_freq_cnt_reg[0]_i_1_n_2 ,\druclk_freq_cnt_reg[0]_i_1_n_3 ,\NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\druclk_freq_cnt_reg[0]_i_1_n_5 ,\druclk_freq_cnt_reg[0]_i_1_n_6 ,\druclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\druclk_freq_cnt_reg[0]_i_1_n_8 ,\druclk_freq_cnt_reg[0]_i_1_n_9 ,\druclk_freq_cnt_reg[0]_i_1_n_10 ,\druclk_freq_cnt_reg[0]_i_1_n_11 ,\druclk_freq_cnt_reg[0]_i_1_n_12 ,\druclk_freq_cnt_reg[0]_i_1_n_13 ,\druclk_freq_cnt_reg[0]_i_1_n_14 ,\druclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({\druclk_freq_cnt[0]_i_2_n_0 ,\druclk_freq_cnt[0]_i_3_n_0 ,\druclk_freq_cnt[0]_i_4_n_0 ,\druclk_freq_cnt[0]_i_5_n_0 ,\druclk_freq_cnt[0]_i_6_n_0 ,\druclk_freq_cnt[0]_i_7_n_0 ,\druclk_freq_cnt[0]_i_8_n_0 ,\druclk_freq_cnt[0]_i_9_n_0 }));
  FDCE \druclk_freq_cnt_reg[10] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[10]));
  FDCE \druclk_freq_cnt_reg[11] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[11]));
  FDCE \druclk_freq_cnt_reg[12] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[12]));
  FDCE \druclk_freq_cnt_reg[13] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[13]));
  FDCE \druclk_freq_cnt_reg[14] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[14]));
  FDCE \druclk_freq_cnt_reg[15] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[15]));
  FDCE \druclk_freq_cnt_reg[16] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[16]));
  CARRY8 \druclk_freq_cnt_reg[16]_i_1 
       (.CI(\druclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\druclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({\NLW_druclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED [7:2],1'b0,1'b0}),
        .O({\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\druclk_freq_cnt_reg[16]_i_1_n_14 ,\druclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({\NLW_druclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED [7:2],\druclk_freq_cnt[16]_i_2_n_0 ,\druclk_freq_cnt[16]_i_3_n_0 }));
  FDCE \druclk_freq_cnt_reg[17] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[17]));
  FDCE \druclk_freq_cnt_reg[1] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[1]));
  FDCE \druclk_freq_cnt_reg[2] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[2]));
  FDCE \druclk_freq_cnt_reg[3] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[3]));
  FDCE \druclk_freq_cnt_reg[4] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[4]));
  FDCE \druclk_freq_cnt_reg[5] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[5]));
  FDCE \druclk_freq_cnt_reg[6] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[6]));
  FDCE \druclk_freq_cnt_reg[7] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[7]));
  FDCE \druclk_freq_cnt_reg[8] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[8]));
  CARRY8 \druclk_freq_cnt_reg[8]_i_1 
       (.CI(\druclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[8]_i_1_n_0 ,\druclk_freq_cnt_reg[8]_i_1_n_1 ,\druclk_freq_cnt_reg[8]_i_1_n_2 ,\druclk_freq_cnt_reg[8]_i_1_n_3 ,\NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\druclk_freq_cnt_reg[8]_i_1_n_5 ,\druclk_freq_cnt_reg[8]_i_1_n_6 ,\druclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\druclk_freq_cnt_reg[8]_i_1_n_8 ,\druclk_freq_cnt_reg[8]_i_1_n_9 ,\druclk_freq_cnt_reg[8]_i_1_n_10 ,\druclk_freq_cnt_reg[8]_i_1_n_11 ,\druclk_freq_cnt_reg[8]_i_1_n_12 ,\druclk_freq_cnt_reg[8]_i_1_n_13 ,\druclk_freq_cnt_reg[8]_i_1_n_14 ,\druclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S({\druclk_freq_cnt[8]_i_2_n_0 ,\druclk_freq_cnt[8]_i_3_n_0 ,\druclk_freq_cnt[8]_i_4_n_0 ,\druclk_freq_cnt[8]_i_5_n_0 ,\druclk_freq_cnt[8]_i_6_n_0 ,\druclk_freq_cnt[8]_i_7_n_0 ,\druclk_freq_cnt[8]_i_8_n_0 ,\druclk_freq_cnt[8]_i_9_n_0 }));
  FDCE \druclk_freq_cnt_reg[9] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[9]));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_2 
       (.I0(txclk_freq_cnt_reg[7]),
        .O(\txclk_freq_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_3 
       (.I0(txclk_freq_cnt_reg[6]),
        .O(\txclk_freq_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_4 
       (.I0(txclk_freq_cnt_reg[5]),
        .O(\txclk_freq_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_5 
       (.I0(txclk_freq_cnt_reg[4]),
        .O(\txclk_freq_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_6 
       (.I0(txclk_freq_cnt_reg[3]),
        .O(\txclk_freq_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_7 
       (.I0(txclk_freq_cnt_reg[2]),
        .O(\txclk_freq_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[0]_i_8 
       (.I0(txclk_freq_cnt_reg[1]),
        .O(\txclk_freq_cnt[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txclk_freq_cnt[0]_i_9 
       (.I0(txclk_freq_cnt_reg[0]),
        .O(\txclk_freq_cnt[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[16]_i_2 
       (.I0(txclk_freq_cnt_reg[17]),
        .O(\txclk_freq_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[16]_i_3 
       (.I0(txclk_freq_cnt_reg[16]),
        .O(\txclk_freq_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_2 
       (.I0(txclk_freq_cnt_reg[15]),
        .O(\txclk_freq_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_3 
       (.I0(txclk_freq_cnt_reg[14]),
        .O(\txclk_freq_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_4 
       (.I0(txclk_freq_cnt_reg[13]),
        .O(\txclk_freq_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_5 
       (.I0(txclk_freq_cnt_reg[12]),
        .O(\txclk_freq_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_6 
       (.I0(txclk_freq_cnt_reg[11]),
        .O(\txclk_freq_cnt[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_7 
       (.I0(txclk_freq_cnt_reg[10]),
        .O(\txclk_freq_cnt[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_8 
       (.I0(txclk_freq_cnt_reg[9]),
        .O(\txclk_freq_cnt[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txclk_freq_cnt[8]_i_9 
       (.I0(txclk_freq_cnt_reg[8]),
        .O(\txclk_freq_cnt[8]_i_9_n_0 ));
  FDCE \txclk_freq_cnt_reg[0] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[0]));
  CARRY8 \txclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[0]_i_1_n_0 ,\txclk_freq_cnt_reg[0]_i_1_n_1 ,\txclk_freq_cnt_reg[0]_i_1_n_2 ,\txclk_freq_cnt_reg[0]_i_1_n_3 ,\NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\txclk_freq_cnt_reg[0]_i_1_n_5 ,\txclk_freq_cnt_reg[0]_i_1_n_6 ,\txclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\txclk_freq_cnt_reg[0]_i_1_n_8 ,\txclk_freq_cnt_reg[0]_i_1_n_9 ,\txclk_freq_cnt_reg[0]_i_1_n_10 ,\txclk_freq_cnt_reg[0]_i_1_n_11 ,\txclk_freq_cnt_reg[0]_i_1_n_12 ,\txclk_freq_cnt_reg[0]_i_1_n_13 ,\txclk_freq_cnt_reg[0]_i_1_n_14 ,\txclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({\txclk_freq_cnt[0]_i_2_n_0 ,\txclk_freq_cnt[0]_i_3_n_0 ,\txclk_freq_cnt[0]_i_4_n_0 ,\txclk_freq_cnt[0]_i_5_n_0 ,\txclk_freq_cnt[0]_i_6_n_0 ,\txclk_freq_cnt[0]_i_7_n_0 ,\txclk_freq_cnt[0]_i_8_n_0 ,\txclk_freq_cnt[0]_i_9_n_0 }));
  FDCE \txclk_freq_cnt_reg[10] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[10]));
  FDCE \txclk_freq_cnt_reg[11] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[11]));
  FDCE \txclk_freq_cnt_reg[12] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[12]));
  FDCE \txclk_freq_cnt_reg[13] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[13]));
  FDCE \txclk_freq_cnt_reg[14] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[14]));
  FDCE \txclk_freq_cnt_reg[15] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[15]));
  FDCE \txclk_freq_cnt_reg[16] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[16]));
  CARRY8 \txclk_freq_cnt_reg[16]_i_1 
       (.CI(\txclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\txclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({\NLW_txclk_freq_cnt_reg[16]_i_1_DI_UNCONNECTED [7:2],1'b0,1'b0}),
        .O({\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\txclk_freq_cnt_reg[16]_i_1_n_14 ,\txclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({\NLW_txclk_freq_cnt_reg[16]_i_1_S_UNCONNECTED [7:2],\txclk_freq_cnt[16]_i_2_n_0 ,\txclk_freq_cnt[16]_i_3_n_0 }));
  FDCE \txclk_freq_cnt_reg[17] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[17]));
  FDCE \txclk_freq_cnt_reg[1] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[1]));
  FDCE \txclk_freq_cnt_reg[2] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[2]));
  FDCE \txclk_freq_cnt_reg[3] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[3]));
  FDCE \txclk_freq_cnt_reg[4] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[4]));
  FDCE \txclk_freq_cnt_reg[5] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[5]));
  FDCE \txclk_freq_cnt_reg[6] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[6]));
  FDCE \txclk_freq_cnt_reg[7] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[7]));
  FDCE \txclk_freq_cnt_reg[8] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[8]));
  CARRY8 \txclk_freq_cnt_reg[8]_i_1 
       (.CI(\txclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[8]_i_1_n_0 ,\txclk_freq_cnt_reg[8]_i_1_n_1 ,\txclk_freq_cnt_reg[8]_i_1_n_2 ,\txclk_freq_cnt_reg[8]_i_1_n_3 ,\NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\txclk_freq_cnt_reg[8]_i_1_n_5 ,\txclk_freq_cnt_reg[8]_i_1_n_6 ,\txclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\txclk_freq_cnt_reg[8]_i_1_n_8 ,\txclk_freq_cnt_reg[8]_i_1_n_9 ,\txclk_freq_cnt_reg[8]_i_1_n_10 ,\txclk_freq_cnt_reg[8]_i_1_n_11 ,\txclk_freq_cnt_reg[8]_i_1_n_12 ,\txclk_freq_cnt_reg[8]_i_1_n_13 ,\txclk_freq_cnt_reg[8]_i_1_n_14 ,\txclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S({\txclk_freq_cnt[8]_i_2_n_0 ,\txclk_freq_cnt[8]_i_3_n_0 ,\txclk_freq_cnt[8]_i_4_n_0 ,\txclk_freq_cnt[8]_i_5_n_0 ,\txclk_freq_cnt[8]_i_6_n_0 ,\txclk_freq_cnt[8]_i_7_n_0 ,\txclk_freq_cnt[8]_i_8_n_0 ,\txclk_freq_cnt[8]_i_9_n_0 }));
  FDCE \txclk_freq_cnt_reg[9] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[9]));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series
   (E,
    b0_MMCM_TX_DRP_LOCKED_DLY9_out,
    D,
    MMCM_TX_DRP_SRDY,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    gtrefclk1_in,
    CLK_IN,
    txoutclk,
    tx_tmds_clk,
    tx_video_clk,
    out,
    i_in_meta_reg,
    Q,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ,
    \cfg_phy_mem_map_control_b0_reg[940] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    O,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    vid_phy_axi4lite_aclk,
    mgtrefclk1_pad_p_in,
    mgtrefclk1_pad_n_in,
    txoutclk_out);
  output [0:0]E;
  output b0_MMCM_TX_DRP_LOCKED_DLY9_out;
  output [23:0]D;
  output MMCM_TX_DRP_SRDY;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output [0:0]gtrefclk1_in;
  output CLK_IN;
  output txoutclk;
  output tx_tmds_clk;
  output tx_video_clk;
  output out;
  output i_in_meta_reg;
  input [15:0]Q;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ;
  input [70:0]\cfg_phy_mem_map_control_b0_reg[940] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [7:0]O;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input vid_phy_axi4lite_aclk;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input [0:0]txoutclk_out;

  wire CESYNC_gtrefclk1_odiv2;
  wire CESYNC_tx_usrclk;
  wire CLK_IN;
  wire CLRSYNC_gtrefclk1_odiv2;
  wire CLRSYNC_tx_usrclk;
  wire [23:0]D;
  wire [0:0]E;
  wire MMCM_TX_DRP_SRDY;
  wire [7:0]O;
  wire [15:0]Q;
  wire T0;
  wire [6:0]TX_DADDR;
  wire TX_DCLK;
  wire TX_DEN;
  wire [15:0]TX_DI;
  wire [15:0]TX_DO;
  wire TX_DRDY;
  wire TX_DWE;
  wire TX_RST_MMCM;
  wire b0_MMCM_TX_DRP_LOCKED;
  wire b0_MMCM_TX_DRP_LOCKED_DLY9_out;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ;
  wire [70:0]\cfg_phy_mem_map_control_b0_reg[940] ;
  wire gt0_txmmcm_clkout1_oddr_data_i;
  wire [0:0]gtrefclk1_in;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_sync;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_sync;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire q0_clk1_gtrefclk_div1_i;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire [0:0]txoutclk_out;
  wire vid_phy_axi4lite_aclk;
  wire \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_CLKDIV_UNCONNECTED ;
  wire \NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_T_OUT_UNCONNECTED ;
  wire [7:1]\NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED ;

  assign i_in_meta_reg = gtwiz_userclk_rx_active_sync;
  assign out = gtwiz_userclk_tx_active_sync;
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_MGTREFCLK1_INST
       (.CEB(\cfg_phy_mem_map_control_b0_reg[940] [67]),
        .I(mgtrefclk1_pad_p_in),
        .IB(mgtrefclk1_pad_n_in),
        .O(gtrefclk1_in),
        .ODIV2(q0_clk1_gtrefclk_div1_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_gtrefclk1_odiv2_inst
       (.CE(CESYNC_gtrefclk1_odiv2),
        .CEMASK(1'b0),
        .CLR(CLRSYNC_gtrefclk1_odiv2),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(q0_clk1_gtrefclk_div1_i),
        .O(CLK_IN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC bufg_gt_sync_gtrefclk1_odiv2_inst
       (.CE(1'b1),
        .CESYNC(CESYNC_gtrefclk1_odiv2),
        .CLK(q0_clk1_gtrefclk_div1_i),
        .CLR(1'b0),
        .CLRSYNC(CLRSYNC_gtrefclk1_odiv2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_meta_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(\cfg_phy_mem_map_control_b0_reg[940] [66]),
        .D(1'b1),
        .Q(gtwiz_userclk_rx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_sync_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(\cfg_phy_mem_map_control_b0_reg[940] [66]),
        .D(gtwiz_userclk_rx_active_meta),
        .Q(gtwiz_userclk_rx_active_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_meta_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\cfg_phy_mem_map_control_b0_reg[940] [62]),
        .D(1'b1),
        .Q(gtwiz_userclk_tx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_sync_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\cfg_phy_mem_map_control_b0_reg[940] [62]),
        .D(gtwiz_userclk_tx_active_meta),
        .Q(gtwiz_userclk_tx_active_sync));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  OBUFTDS #(
    .IOSTANDARD("DEFAULT")) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST 
       (.I(gt0_txmmcm_clkout1_oddr_data_i),
        .O(tx_tmds_clk_p),
        .OB(tx_tmds_clk_n),
        .T(T0));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST_i_1 
       (.I0(\cfg_phy_mem_map_control_b0_reg[940] [69]),
        .O(T0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "ODDRE1" *) 
  (* XILINX_TRANSFORM_PINMAP = "C:CLK SR:RST Q:OQ D1:D[0] D2:D[4]" *) 
  OSERDESE3 #(
    .INIT(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .ODDR_MODE("TRUE"),
    .OSERDES_T_BYPASS("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST 
       (.CLK(tx_tmds_clk),
        .CLKDIV(\NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_CLKDIV_UNCONNECTED ),
        .D({\NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED [7:5],1'b0,\NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_D_UNCONNECTED [3:1],1'b1}),
        .OQ(gt0_txmmcm_clkout1_oddr_data_i),
        .RST(1'b0),
        .T(1'b0),
        .T_OUT(\NLW_tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_T_OUT_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC \tx_mmcm.bufg_gt_sync_tx_usrclk_inst 
       (.CE(1'b1),
        .CESYNC(CESYNC_tx_usrclk),
        .CLK(txoutclk_out),
        .CLR(\cfg_phy_mem_map_control_b0_reg[940] [62]),
        .CLRSYNC(CLRSYNC_tx_usrclk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \tx_mmcm.bufg_gt_tx_usrclk_inst 
       (.CE(CESYNC_tx_usrclk),
        .CEMASK(1'b0),
        .CLR(CLRSYNC_tx_usrclk),
        .CLRMASK(1'b0),
        .DIV(\cfg_phy_mem_map_control_b0_reg[940] [65:63]),
        .I(txoutclk_out),
        .O(txoutclk));
  (* ADDRESS = "4'b0100" *) 
  (* BITMASK = "4'b0110" *) 
  (* BITSET = "4'b0111" *) 
  (* RESTART = "4'b0001" *) 
  (* S1_BANDWIDTH = "LOW" *) 
  (* S1_CLKFBOUT = "38'b00000000000000100000000000000010000011" *) 
  (* S1_CLKFBOUT_FRAC = "125" *) 
  (* S1_CLKFBOUT_FRAC_CALC = "38'b11100100011000000000000000000010000001" *) 
  (* S1_CLKFBOUT_FRAC_EN = "1" *) 
  (* S1_CLKFBOUT_MULT = "5" *) 
  (* S1_CLKFBOUT_PHASE = "0" *) 
  (* S1_CLKOUT0 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT0_DIVIDE = "1" *) 
  (* S1_CLKOUT0_DUTY = "50000" *) 
  (* S1_CLKOUT0_FRAC = "125" *) 
  (* S1_CLKOUT0_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) 
  (* S1_CLKOUT0_FRAC_EN = "1" *) 
  (* S1_CLKOUT0_FRAC_REG1 = "16'b0000000000111111" *) 
  (* S1_CLKOUT0_FRAC_REG2 = "16'b0001100000000000" *) 
  (* S1_CLKOUT0_FRAC_REGSHARED = "6'b111001" *) 
  (* S1_CLKOUT0_PHASE = "0" *) 
  (* S1_CLKOUT0_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT0_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT1 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT1_DIVIDE = "1" *) 
  (* S1_CLKOUT1_DUTY = "50000" *) 
  (* S1_CLKOUT1_PHASE = "0" *) 
  (* S1_CLKOUT1_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT1_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT2 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT2_DIVIDE = "1" *) 
  (* S1_CLKOUT2_DUTY = "50000" *) 
  (* S1_CLKOUT2_PHASE = "0" *) 
  (* S1_CLKOUT2_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT2_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT3 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT3_DIVIDE = "1" *) 
  (* S1_CLKOUT3_DUTY = "50000" *) 
  (* S1_CLKOUT3_PHASE = "0" *) 
  (* S1_CLKOUT3_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT3_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT4 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT4_DIVIDE = "1" *) 
  (* S1_CLKOUT4_DUTY = "50000" *) 
  (* S1_CLKOUT4_PHASE = "0" *) 
  (* S1_CLKOUT4_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT4_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT5 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT5_DIVIDE = "1" *) 
  (* S1_CLKOUT5_DUTY = "50000" *) 
  (* S1_CLKOUT5_PHASE = "0" *) 
  (* S1_CLKOUT5_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT5_REG2 = "16'b0000000001000000" *) 
  (* S1_CLKOUT6 = "38'b00000000000000010000000000000001000001" *) 
  (* S1_CLKOUT6_DIVIDE = "1" *) 
  (* S1_CLKOUT6_DUTY = "50000" *) 
  (* S1_CLKOUT6_PHASE = "0" *) 
  (* S1_CLKOUT6_REG1 = "16'b0000000001000001" *) 
  (* S1_CLKOUT6_REG2 = "16'b0000000001000000" *) 
  (* S1_DIGITAL_FILT = "10'b0010111111" *) 
  (* S1_DIVCLK = "38'b00000000000000010000000000000001000001" *) 
  (* S1_DIVCLK_DIVIDE = "1" *) 
  (* S1_LOCK = "40'b0111001110111110100011111010010000000001" *) 
  (* S2_BANDWIDTH = "LOW" *) 
  (* S2_CLKFBOUT = "38'b00000000000000010000000000000001000001" *) 
  (* S2_CLKFBOUT_FRAC = "125" *) 
  (* S2_CLKFBOUT_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) 
  (* S2_CLKFBOUT_FRAC_EN = "1" *) 
  (* S2_CLKFBOUT_MULT = "1" *) 
  (* S2_CLKFBOUT_PHASE = "0" *) 
  (* S2_CLKOUT0 = "38'b00000000000000010000000000000001000001" *) 
  (* S2_CLKOUT0_DIVIDE = "1" *) 
  (* S2_CLKOUT0_DUTY = "50000" *) 
  (* S2_CLKOUT0_FRAC = "125" *) 
  (* S2_CLKOUT0_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) 
  (* S2_CLKOUT0_FRAC_CALC_REG1 = "16'b0000000000111111" *) 
  (* S2_CLKOUT0_FRAC_CALC_REG2 = "16'b0001100000000000" *) 
  (* S2_CLKOUT0_FRAC_CALC_REGSHARED = "16'b0001100000000000" *) 
  (* S2_CLKOUT0_FRAC_EN = "1" *) 
  (* S2_CLKOUT0_PHASE = "0" *) 
  (* S2_CLKOUT0_REG1 = "16'b0000000001000001" *) 
  (* S2_CLKOUT0_REG2 = "16'b0000000001000000" *) 
  (* S2_CLKOUT1 = "38'b00000000000000000000000000000001000001" *) 
  (* S2_CLKOUT1_DIVIDE = "2" *) 
  (* S2_CLKOUT1_DUTY = "50000" *) 
  (* S2_CLKOUT1_PHASE = "0" *) 
  (* S2_CLKOUT1_REG1 = "16'b0000000001000001" *) 
  (* S2_CLKOUT1_REG2 = "16'b0000000000000000" *) 
  (* S2_CLKOUT2 = "38'b00000000000000100000000000000001000010" *) 
  (* S2_CLKOUT2_DIVIDE = "3" *) 
  (* S2_CLKOUT2_DUTY = "50000" *) 
  (* S2_CLKOUT2_PHASE = "0" *) 
  (* S2_CLKOUT2_REG1 = "16'b0000000001000010" *) 
  (* S2_CLKOUT2_REG2 = "16'b0000000010000000" *) 
  (* S2_CLKOUT3 = "38'b00000000000000000000000000000010000010" *) 
  (* S2_CLKOUT3_DIVIDE = "4" *) 
  (* S2_CLKOUT3_DUTY = "50000" *) 
  (* S2_CLKOUT3_PHASE = "0" *) 
  (* S2_CLKOUT3_REG1 = "16'b0000000010000010" *) 
  (* S2_CLKOUT3_REG2 = "16'b0000000000000000" *) 
  (* S2_CLKOUT4 = "38'b00000000000000100000000000000010000011" *) 
  (* S2_CLKOUT4_DIVIDE = "5" *) 
  (* S2_CLKOUT4_DUTY = "50000" *) 
  (* S2_CLKOUT4_PHASE = "0" *) 
  (* S2_CLKOUT4_REG1 = "16'b0000000010000011" *) 
  (* S2_CLKOUT4_REG2 = "16'b0000000010000000" *) 
  (* S2_CLKOUT5 = "38'b00000000000000100000000000000010000011" *) 
  (* S2_CLKOUT5_DIVIDE = "5" *) 
  (* S2_CLKOUT5_DUTY = "50000" *) 
  (* S2_CLKOUT5_PHASE = "0" *) 
  (* S2_CLKOUT5_REG1 = "16'b0000000010000011" *) 
  (* S2_CLKOUT5_REG2 = "16'b0000000010000000" *) 
  (* S2_CLKOUT6 = "38'b00000000000000100001010000000010000011" *) 
  (* S2_CLKOUT6_DIVIDE = "5" *) 
  (* S2_CLKOUT6_DUTY = "50000" *) 
  (* S2_CLKOUT6_PHASE = "-90" *) 
  (* S2_CLKOUT6_REG1 = "16'b0000000010000011" *) 
  (* S2_CLKOUT6_REG2 = "16'b0000000010000101" *) 
  (* S2_DIGITAL_FILT = "10'b0010111111" *) 
  (* S2_DIVCLK = "38'b00000000000000010000000000000001000001" *) 
  (* S2_DIVCLK_DIVIDE = "1" *) 
  (* S2_LOCK = "40'b0011000110111110100011111010010000000001" *) 
  (* STATE_COUNT_CONST = "23" *) 
  (* WAIT_A_DRDY = "4'b0101" *) 
  (* WAIT_DRDY = "4'b1001" *) 
  (* WAIT_LOCK = "4'b0010" *) 
  (* WAIT_SEN = "4'b0011" *) 
  (* WRITE = "4'b1000" *) 
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp \tx_mmcm.mmcme3_drp_inst 
       (.DADDR(TX_DADDR),
        .DCLK(TX_DCLK),
        .DEN(TX_DEN),
        .DI(TX_DI),
        .DO(TX_DO),
        .DRDY(TX_DRDY),
        .DWE(TX_DWE),
        .LOCKED(b0_MMCM_TX_DRP_LOCKED),
        .PROG_CLKFBOUT_FRAC(\cfg_phy_mem_map_control_b0_reg[940] [25:16]),
        .PROG_CLKFBOUT_MULT(\cfg_phy_mem_map_control_b0_reg[940] [15:8]),
        .PROG_CLKOUT0_DIVIDE(\cfg_phy_mem_map_control_b0_reg[940] [49:42]),
        .PROG_CLKOUT0_FRAC(\cfg_phy_mem_map_control_b0_reg[940] [59:50]),
        .PROG_CLKOUT1_DIVIDE(\cfg_phy_mem_map_control_b0_reg[940] [41:34]),
        .PROG_CLKOUT2_DIVIDE(\cfg_phy_mem_map_control_b0_reg[940] [33:26]),
        .PROG_DIVCLK_DIVIDE(\cfg_phy_mem_map_control_b0_reg[940] [7:0]),
        .RST(\cfg_phy_mem_map_control_b0_reg[940] [61]),
        .RST_MMCM(TX_RST_MMCM),
        .SADDR(1'b0),
        .SCLK(vid_phy_axi4lite_aclk),
        .SEN(\cfg_phy_mem_map_control_b0_reg[940] [60]),
        .SRDY(MMCM_TX_DRP_SRDY));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series \tx_mmcm.txoutclk_mmcm0_i 
       (.CLK_IN(CLK_IN),
        .D(D),
        .DADDR(TX_DADDR),
        .DCLK(TX_DCLK),
        .DEN(TX_DEN),
        .DI(TX_DI),
        .DO(TX_DO),
        .DRDY(TX_DRDY),
        .DWE(TX_DWE),
        .E(E),
        .MMCM_LOCKED_OUT(b0_MMCM_TX_DRP_LOCKED),
        .O(O),
        .Q(Q),
        .RST_MMCM(TX_RST_MMCM),
        .b0_MMCM_TX_DRP_LOCKED_DLY9_out(b0_MMCM_TX_DRP_LOCKED_DLY9_out),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ),
        .\cfg_phy_mem_map_control_b0_reg[940] ({\cfg_phy_mem_map_control_b0_reg[940] [70],\cfg_phy_mem_map_control_b0_reg[940] [68],\cfg_phy_mem_map_control_b0_reg[940] [61]}),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_video_clk(tx_video_clk));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    D,
    b0_QPLL_LOCK_DLY3_out,
    gtwiz_reset_qpll0lock_in,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] ,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk1_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \DRPADDR_reg[9] ,
    \DRPDI_reg[15] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[14] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[22] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[9] ,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[0] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23]_0 );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]D;
  output b0_QPLL_LOCK_DLY3_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input [0:0]gtrefclk1_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [8:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\DRPADDR_reg[9] ;
  input [15:0]\DRPDI_reg[15] ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ;

  wire [15:0]D;
  wire [9:0]\DRPADDR_reg[9] ;
  wire [15:0]\DRPDI_reg[15] ;
  wire [0:0]E;
  wire [7:0]O;
  wire [8:0]Q;
  wire b0_QPLL_LOCK_DLY3_out;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  wire [23:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire [0:0]gtrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire qpll0lock_out;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire qpll1lock_out;
  wire [0:0]qpll1refclk_in;

  LUT5 #(
    .INIT(32'h00004540)) 
    \b0_QPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[14] [0]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [1]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [10]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [2]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [11]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [3]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [12]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [4]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [13]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [5]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [14]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [6]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [15]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [7]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [16]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [0]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [17]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [1]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [2]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [3]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [20]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [4]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [21]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [5]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[14] [1]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[14] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[14] [3]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .O(E));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 [6]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [23]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [2]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [3]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [7]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [8]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [0]),
        .I1(qpll0lock_out),
        .I2(Q[6]),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\b0_QPLL_LOCK_DLY_CNT_reg[23] [9]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    b0_QPLL_LOCK_DLY_i_1
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[14] [1]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[14] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[14] [3]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .O(b0_QPLL_LOCK_DLY3_out));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    gt_wrapper_inst_i_1
       (.I0(qpll0lock_out),
        .I1(Q[6]),
        .I2(qpll1lock_out),
        .O(gtwiz_reset_qpll0lock_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0000),
    .BIAS_CFG3(16'h0040),
    .BIAS_CFG4(16'h0000),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0900),
    .PPF1_CFG(16'h0900),
    .QPLL0CLKOUT_RATE("HALF"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'h1028),
    .QPLL0_CFG1_G3(16'h1028),
    .QPLL0_CFG2(16'h0FC0),
    .QPLL0_CFG2_G3(16'h0FC0),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h00A5),
    .QPLL0_CP(10'b0000011111),
    .QPLL0_CP_G3(10'b0000011111),
    .QPLL0_FBDIV(40),
    .QPLL0_FBDIV_G3(80),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b0100110111),
    .QPLL0_LPF_G3(10'b1111111111),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b0),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'h1028),
    .QPLL1_CFG1_G3(16'h1028),
    .QPLL1_CFG2(16'h0FC0),
    .QPLL1_CFG2_G3(16'h0FC0),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h00A5),
    .QPLL1_CP(10'b0000011111),
    .QPLL1_CP_G3(10'b0000011111),
    .QPLL1_FBDIV(40),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b0100110111),
    .QPLL1_LPF_G3(10'b1111111111),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b0),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE")) 
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DRPADDR_reg[9] }),
        .DRPCLK(drpclk),
        .DRPDI(\DRPDI_reg[15] ),
        .DRPDO(D),
        .DRPEN(drpen_common_in),
        .DRPRDY(drprdy_common_out),
        .DRPWE(drpwe_common_in),
        .GTGREFCLK0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ),
        .GTGREFCLK1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ),
        .GTNORTHREFCLK00(gtnorthrefclk00_in),
        .GTNORTHREFCLK01(gtnorthrefclk01_in),
        .GTNORTHREFCLK10(gtnorthrefclk10_in),
        .GTNORTHREFCLK11(gtnorthrefclk11_in),
        .GTREFCLK00(1'b0),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(gtrefclk1_in),
        .GTREFCLK11(gtrefclk1_in),
        .GTSOUTHREFCLK00(gtsouthrefclk00_in),
        .GTSOUTHREFCLK01(gtsouthrefclk01_in),
        .GTSOUTHREFCLK10(gtsouthrefclk10_in),
        .GTSOUTHREFCLK11(gtsouthrefclk11_in),
        .PCIERATEQPLL0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245 }),
        .PCIERATEQPLL1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248 }),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 }),
        .PMARSVDOUT1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293 }),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0clk_in),
        .QPLL0OUTREFCLK(qpll0refclk_in),
        .QPLL0PD(Q[7]),
        .QPLL0REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL(Q[2:0]),
        .QPLL0RESET(gtwiz_reset_qpll0reset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301 }),
        .QPLL1LOCK(qpll1lock_out),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b1),
        .QPLL1OUTCLK(qpll1clk_in),
        .QPLL1OUTREFCLK(qpll1refclk_in),
        .QPLL1PD(Q[8]),
        .QPLL1REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL(Q[5:3]),
        .QPLL1RESET(gtwiz_reset_qpll0reset_out),
        .QPLLDMONITOR0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 }),
        .QPLLDMONITOR1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 }),
        .RXRECCLK1SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 }),
        .SDM0DATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217 }),
        .SDM0FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 }),
        .SDM0RESET(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148 ),
        .SDM0TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 }),
        .SDM0TOGGLE(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149 ),
        .SDM0WIDTH({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186 }),
        .SDM1DATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242 }),
        .SDM1FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 }),
        .SDM1RESET(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150 ),
        .SDM1TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 }),
        .SDM1TOGGLE(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151 ),
        .SDM1WIDTH({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188 }),
        .TCONGPI({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327 }),
        .TCONGPO({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 }),
        .TCONPOWERUP(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152 ),
        .TCONRESET({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190 }),
        .TCONRSVDIN1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192 }),
        .TCONRSVDOUT0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_vid_phy_controller_0_0_gtwrapper,design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2016.4" *) 
module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    cpllrefclksel_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    loopback_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    rxpllclksel_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxsysclksel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txelecidle_in,
    txpllclksel_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsysclksel_in,
    txusrclk_in,
    txusrclk2_in,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drpdo_out,
    drprdy_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    rxbufstatus_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxresetdone_out,
    txbufstatus_out,
    txoutclk_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [119:0]gtwiz_userdata_tx_in;
  output [119:0]gtwiz_userdata_rx_out;
  input [8:0]cpllrefclksel_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drpwe_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [8:0]loopback_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1refclk_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]txelecidle_in;
  input [5:0]txpllclksel_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [5:0]txsysclksel_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtrefclkmonitor_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxresetdone_out;
  output [5:0]txbufstatus_out;
  output [2:0]txoutclk_out;
  output [2:0]txphaligndone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txresetdone_out;

  wire [2:0]cpllfbclklost_out;
  wire [2:0]cplllock_out;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drpwe_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [119:0]gtwiz_userdata_rx_out;
  wire [119:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxresetdone_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txelecidle_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txphaligndone_out;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txresetdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;
  wire [2:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [26:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [47:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [2:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [2:0]NLW_inst_gtpowergood_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [47:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [2:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [47:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [2:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [2:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [14:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [383:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [17:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [8:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [2:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "54" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "40" *) 
  (* C_RX_LINE_RATE = "5.940000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "108" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "148.500000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "40" *) 
  (* C_RX_USRCLK2_FREQUENCY = "148.500000" *) 
  (* C_RX_USRCLK_FREQUENCY = "148.500000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "1" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1'b0" *) 
  (* C_TOTAL_NUM_CHANNELS = "3" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
  (* C_TXPROGDIV_FREQ_VAL = "148.500000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "0" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "40" *) 
  (* C_TX_LINE_RATE = "5.940000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "108" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "148.500000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "2" *) 
  (* C_TX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "40" *) 
  (* C_TX_USRCLK2_FREQUENCY = "148.500000" *) 
  (* C_TX_USRCLK_FREQUENCY = "148.500000" *) 
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[2:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[8:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[26:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[2:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[8:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in({1'b0,1'b0,1'b0}),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in({1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b1,1'b1,1'b1}),
        .cpllpd_in({1'b0,1'b0,1'b0}),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in({1'b0,1'b0,1'b0}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[47:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[2:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in(drpclk_in),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[2:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(NLW_inst_gtpowergood_out_UNCONNECTED[2:0]),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxreset_in({1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in({1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[2:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[2:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[5:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[5:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[2:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[2:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[2:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[2:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[47:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[2:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[47:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[2:0]),
        .qpll0clk_in(qpll0clk_in),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in(qpll1clk_in),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b1),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b0),
        .qpll1refclk_in(qpll1refclk_in),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b0),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[2:0]),
        .resetovrd_in({1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[2:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[2:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0}),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[2:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[2:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[2:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[2:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[2:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[14:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[2:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[5:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[2:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[2:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[2:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[2:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[47:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[47:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[23:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[23:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[383:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[23:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[5:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[2:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[2:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[17:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[5:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[2:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[2:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[2:0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in({1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[23:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[2:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[2:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[2:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[2:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[2:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[2:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[2:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[2:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0}),
        .rxphovrden_in({1'b0,1'b0,1'b0}),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in({1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0}),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[2:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0}),
        .rxqpien_in({1'b0,1'b0,1'b0}),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[2:0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[2:0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[2:0]),
        .rxratemode_in({1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[2:0]),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in({1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[2:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[2:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[2:0]),
        .rxslippma_in({1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[2:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[5:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[8:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[2:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[2:0]),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in({1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1}),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[2:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0}),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[2:0]),
        .txcominit_in({1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[2:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b0,1'b0,1'b0}),
        .txdlyen_in({1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[2:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0}),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0}),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[2:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[2:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0}),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in({1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b0,1'b0,1'b0}),
        .txphdlyreset_in({1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[2:0]),
        .txphovrden_in({1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b1,1'b1,1'b1}),
        .txpippmsel_in({1'b0,1'b0,1'b0}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0}),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in({1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0}),
        .txqpibiasen_in({1'b0,1'b0,1'b0}),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[2:0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[2:0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in({1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[2:0]),
        .txratemode_in({1'b0,1'b0,1'b0}),
        .txresetdone_out(txresetdone_out),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[2:0]),
        .txsyncin_in({1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[2:0]),
        .txsysclksel_in(txsysclksel_in),
        .txuserrdy_in({1'b1,1'b1,1'b1}),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper
   (rst_in0,
    cplllock_out,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    GTHE4_CHANNEL_TXSYNCOUT,
    rxdata_out,
    dmonitorout_out,
    drpdo_out,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in);
  output rst_in0;
  output [2:0]cplllock_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]drpdo_out;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [0:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTRXRESET;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]rxqpien_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  input [119:0]gtwiz_userdata_tx_in;
  input [47:0]drpdi_in;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]rxpd_in;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]rxoutclksel_in;
  input [8:0]rxrate_in;
  input [8:0]txmargin_in;
  input [8:0]txoutclksel_in;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [29:0]drpaddr_in;

  wire [0:0]GTHE4_CHANNEL_CPLLPD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [119:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire rst_in0;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel channel_inst
       (.GTHE4_CHANNEL_CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .GTHE4_CHANNEL_TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .GTHE4_CHANNEL_TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .GTHE4_CHANNEL_TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in(drprst_in),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rst_in0(rst_in0),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    D,
    b0_QPLL_LOCK_DLY3_out,
    gtwiz_reset_qpll0lock_in,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] ,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk1_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \DRPADDR_reg[9] ,
    \DRPDI_reg[15] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[14] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[22] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[9] ,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[0] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23]_0 );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]D;
  output b0_QPLL_LOCK_DLY3_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input [0:0]gtrefclk1_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [8:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\DRPADDR_reg[9] ;
  input [15:0]\DRPDI_reg[15] ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ;

  wire [15:0]D;
  wire [9:0]\DRPADDR_reg[9] ;
  wire [15:0]\DRPDI_reg[15] ;
  wire [0:0]E;
  wire [7:0]O;
  wire [8:0]Q;
  wire b0_QPLL_LOCK_DLY3_out;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  wire [23:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire [0:0]gtrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;

  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gthe4_common common_inst
       (.D(D),
        .\DRPADDR_reg[9] (\DRPADDR_reg[9] ),
        .\DRPDI_reg[15] (\DRPDI_reg[15] ),
        .E(E),
        .O(O),
        .Q(Q),
        .b0_QPLL_LOCK_DLY3_out(b0_QPLL_LOCK_DLY3_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0] (\b0_QPLL_LOCK_DLY_CNT_reg[0] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[14] (\b0_QPLL_LOCK_DLY_CNT_reg[14] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[22] (\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] (\b0_QPLL_LOCK_DLY_CNT_reg[23] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 (\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[9] (\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in));
endmodule

module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4
   (txsyncdone_out,
    txphaligndone_out,
    gtwiz_reset_rx_cdr_stable_out,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncout_out,
    rxdata_out,
    dmonitorout_out,
    drpdo_out,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    gtwiz_reset_tx_done_out,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_buffbypass_tx_reset_in,
    txusrclk2_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_clk_freerun_in,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txusrclk_in,
    gtwiz_userdata_tx_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in);
  output [2:0]txsyncdone_out;
  output [2:0]txphaligndone_out;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncout_out;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]drpdo_out;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [2:0]txusrclk2_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [2:0]rxqpien_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [2:0]txusrclk_in;
  input [119:0]gtwiz_userdata_tx_in;
  input [47:0]drpdi_in;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]rxpd_in;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]rxoutclksel_in;
  input [8:0]rxrate_in;
  input [8:0]txmargin_in;
  input [8:0]txoutclksel_in;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [29:0]drpaddr_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_gtpowergood_int__0;
  wire gtwiz_reset_gtrxreset_int;
  wire gtwiz_reset_gttxreset_int;
  wire gtwiz_reset_plllock_tx_int__0;
  wire gtwiz_reset_pllreset_tx_int;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rxcdrlock_int__0;
  wire gtwiz_reset_rxprogdivreset_int;
  wire gtwiz_reset_rxuserrdy_int;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_txprogdivreset_int;
  wire gtwiz_reset_txuserrdy_int;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [119:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire rst_in0;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxresetdone_sync;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:2]txdlysreset_int;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [2:0]txresetdone_sync;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [0:0]txsyncallin_int;
  wire [2:0]txsyncdone_out;
  wire [2:0]txsyncout_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.GTHE4_CHANNEL_CPLLPD(gtwiz_reset_pllreset_tx_int),
        .GTHE4_CHANNEL_GTRXRESET(gtwiz_reset_gtrxreset_int),
        .GTHE4_CHANNEL_GTTXRESET(gtwiz_reset_gttxreset_int),
        .GTHE4_CHANNEL_RXPROGDIVRESET(gtwiz_reset_rxprogdivreset_int),
        .GTHE4_CHANNEL_RXUSERRDY(gtwiz_reset_rxuserrdy_int),
        .GTHE4_CHANNEL_TXDLYSRESET(txdlysreset_int),
        .GTHE4_CHANNEL_TXPROGDIVRESET(gtwiz_reset_txprogdivreset_int),
        .GTHE4_CHANNEL_TXSYNCALLIN(txsyncallin_int),
        .GTHE4_CHANNEL_TXSYNCOUT(txsyncout_out),
        .GTHE4_CHANNEL_TXUSERRDY(gtwiz_reset_txuserrdy_int),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in(drprst_in),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rst_in0(rst_in0),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[0]),
        .rxresetdone_sync(rxresetdone_sync[0]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[0]),
        .txresetdone_sync(txresetdone_sync[0]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[1]),
        .rxresetdone_sync(rxresetdone_sync[1]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[1]),
        .txresetdone_sync(txresetdone_sync[1]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[2]),
        .rxresetdone_sync(rxresetdone_sync[2]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[2]),
        .txresetdone_sync(txresetdone_sync[2]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTHE4_CHANNEL_CPLLPD(gtwiz_reset_pllreset_tx_int),
        .GTHE4_CHANNEL_GTRXRESET(gtwiz_reset_gtrxreset_int),
        .GTHE4_CHANNEL_GTTXRESET(gtwiz_reset_gttxreset_int),
        .GTHE4_CHANNEL_RXPROGDIVRESET(gtwiz_reset_rxprogdivreset_int),
        .GTHE4_CHANNEL_RXUSERRDY(gtwiz_reset_rxuserrdy_int),
        .GTHE4_CHANNEL_TXPROGDIVRESET(gtwiz_reset_txprogdivreset_int),
        .GTHE4_CHANNEL_TXUSERRDY(gtwiz_reset_txuserrdy_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .in0(gtwiz_reset_gtpowergood_int__0),
        .pllreset_tx_out_reg_0(gtwiz_reset_plllock_tx_int__0),
        .pllreset_tx_out_reg_1(gtwiz_reset_rxcdrlock_int__0),
        .rst_in0(rst_in0),
        .rst_in_sync2_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .rxresetdone_sync(rxresetdone_sync),
        .rxusrclk2_in(rxusrclk2_in[0]),
        .txresetdone_sync(txresetdone_sync),
        .txusrclk2_in(txusrclk2_in[0]));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx \gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst 
       (.GTHE4_CHANNEL_TXDLYSRESET(txdlysreset_int),
        .GTHE4_CHANNEL_TXSYNCALLIN(txsyncallin_int),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .rst_in_out_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .txphaligndone_out(txphaligndone_out),
        .txsyncdone_out(txsyncdone_out[0]),
        .txusrclk2_in(txusrclk2_in[0]));
  LUT3 #(
    .INIT(8'h80)) 
    gtwiz_reset_gtpowergood_int
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[2]),
        .I2(gtpowergood_out[0]),
        .O(gtwiz_reset_gtpowergood_int__0));
  LUT3 #(
    .INIT(8'h80)) 
    gtwiz_reset_plllock_tx_int
       (.I0(cplllock_out[1]),
        .I1(cplllock_out[2]),
        .I2(cplllock_out[0]),
        .O(gtwiz_reset_plllock_tx_int__0));
  LUT3 #(
    .INIT(8'h80)) 
    gtwiz_reset_rxcdrlock_int
       (.I0(rxcdrlock_out[1]),
        .I1(rxcdrlock_out[2]),
        .I2(rxcdrlock_out[0]),
        .O(gtwiz_reset_rxcdrlock_int__0));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
(* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) (* C_GT_REV = "54" *) 
(* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "2" *) (* C_LOCATE_COMMON = "1" *) 
(* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
(* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) (* C_PCIE_ENABLE = "0" *) 
(* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) (* C_RX_BUFFBYPASS_MODE = "0" *) 
(* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) (* C_RX_CB_DISP = "8'b00000000" *) 
(* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) (* C_RX_CB_MAX_LEVEL = "1" *) 
(* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_CC_DISP = "8'b00000000" *) 
(* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) (* C_RX_CC_LEN_SEQ = "1" *) 
(* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) (* C_RX_COMMA_P_ENABLE = "0" *) 
(* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) (* C_RX_ENABLE = "1" *) 
(* C_RX_INT_DATA_WIDTH = "40" *) (* C_RX_LINE_RATE = "5.940000" *) (* C_RX_MASTER_CHANNEL_IDX = "108" *) 
(* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "148.500000" *) (* C_RX_OUTCLK_SOURCE = "1" *) 
(* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_REFCLK_FREQUENCY = "297.000000" *) 
(* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
(* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
(* C_RX_USER_DATA_WIDTH = "40" *) (* C_RX_USRCLK2_FREQUENCY = "148.500000" *) (* C_RX_USRCLK_FREQUENCY = "148.500000" *) 
(* C_SECONDARY_QPLL_ENABLE = "1" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) (* C_SIM_CPLL_CAL_BYPASS = "1'b0" *) 
(* C_TOTAL_NUM_CHANNELS = "3" *) (* C_TOTAL_NUM_COMMONS = "0" *) (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
(* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "2" *) (* C_TXPROGDIV_FREQ_VAL = "148.500000" *) 
(* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_TX_BUFFER_MODE = "0" *) 
(* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) (* C_TX_INT_DATA_WIDTH = "40" *) 
(* C_TX_LINE_RATE = "5.940000" *) (* C_TX_MASTER_CHANNEL_IDX = "108" *) (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
(* C_TX_OUTCLK_FREQUENCY = "148.500000" *) (* C_TX_OUTCLK_SOURCE = "4" *) (* C_TX_PLL_TYPE = "2" *) 
(* C_TX_REFCLK_FREQUENCY = "297.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
(* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
(* C_TX_USER_DATA_WIDTH = "40" *) (* C_TX_USRCLK2_FREQUENCY = "148.500000" *) (* C_TX_USRCLK_FREQUENCY = "148.500000" *) 
module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [53:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [119:0]gtwiz_userdata_tx_in;
  output [119:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]cpllpd_in;
  input [8:0]cpllrefclksel_in;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [47:0]gtrsvd_in;
  input [2:0]gtrxreset_in;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [2:0]gttxreset_in;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [8:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [47:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [2:0]rxchbonden_in;
  input [14:0]rxchbondi_in;
  input [8:0]rxchbondlevel_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [20:0]rxckcalstart_in;
  input [2:0]rxcommadeten_in;
  input [5:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [11:0]rxdfecfokfcnum_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [5:0]rxelecidlemode_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [5:0]rxmonitorsel_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [2:0]rxosovrden_in;
  input [8:0]rxoutclksel_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [5:0]rxpd_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [2:0]rxprogdivreset_in;
  input [2:0]rxqpien_in;
  input [8:0]rxrate_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxtermination_in;
  input [2:0]rxuserrdy_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [59:0]tstin_in;
  input [23:0]tx8b10bbypass_in;
  input [2:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [47:0]txctrl0_in;
  input [47:0]txctrl1_in;
  input [23:0]txctrl2_in;
  input [383:0]txdata_in;
  input [23:0]txdataextendrsvd_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [5:0]txdeemph_in;
  input [2:0]txdetectrx_in;
  input [14:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [2:0]txdlybypass_in;
  input [2:0]txdlyen_in;
  input [2:0]txdlyhold_in;
  input [2:0]txdlyovrden_in;
  input [2:0]txdlysreset_in;
  input [2:0]txdlyupdown_in;
  input [2:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [17:0]txheader_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [20:0]txmaincursor_in;
  input [8:0]txmargin_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [8:0]txoutclksel_in;
  input [2:0]txpcsreset_in;
  input [5:0]txpd_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txphalign_in;
  input [2:0]txphalignen_in;
  input [2:0]txphdlypd_in;
  input [2:0]txphdlyreset_in;
  input [2:0]txphdlytstclk_in;
  input [2:0]txphinit_in;
  input [2:0]txphovrden_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [14:0]txpippmstepsize_in;
  input [2:0]txpisopd_in;
  input [5:0]txpllclksel_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [14:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [2:0]txprogdivreset_in;
  input [2:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [2:0]txqpiweakpup_in;
  input [8:0]txrate_in;
  input [2:0]txratemode_in;
  input [20:0]txsequence_in;
  input [2:0]txswing_in;
  input [2:0]txsyncallin_in;
  input [2:0]txsyncin_in;
  input [2:0]txsyncmode_in;
  input [5:0]txsysclksel_in;
  input [2:0]txuserrdy_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]bufgtce_out;
  output [8:0]bufgtcemask_out;
  output [26:0]bufgtdiv_out;
  output [2:0]bufgtreset_out;
  output [8:0]bufgtrstmask_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]dmonitorout_out;
  output [2:0]dmonitoroutclk_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [47:0]pcsrsvdout_out;
  output [2:0]phystatus_out;
  output [47:0]pinrsrvdas_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [14:0]rxchbondo_out;
  output [2:0]rxckcaldone_out;
  output [5:0]rxclkcorcnt_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [383:0]rxdata_out;
  output [23:0]rxdataextendrsvd_out;
  output [5:0]rxdatavalid_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [17:0]rxheader_out;
  output [5:0]rxheadervalid_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [23:0]rxmonitorout_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [5:0]rxstartofseq_out;
  output [8:0]rxstatus_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [5:0]txbufstatus_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]txsyncout_out;

  wire \<const0> ;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_qpll1lock_in;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [119:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [0:0]qpll1reset_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [2:0]txsyncout_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = qpll1reset_in;
  assign gtwiz_userclk_rx_active_out[0] = gtwiz_userclk_rx_active_in;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = gtwiz_userclk_tx_active_in;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = rxctrl1_out[35];
  assign gtwiz_userdata_rx_out[118] = rxctrl0_out[35];
  assign gtwiz_userdata_rx_out[117:110] = rxdata_out[287:280];
  assign gtwiz_userdata_rx_out[109] = rxctrl1_out[34];
  assign gtwiz_userdata_rx_out[108] = rxctrl0_out[34];
  assign gtwiz_userdata_rx_out[107:100] = rxdata_out[279:272];
  assign gtwiz_userdata_rx_out[99] = rxctrl1_out[33];
  assign gtwiz_userdata_rx_out[98] = rxctrl0_out[33];
  assign gtwiz_userdata_rx_out[97:90] = rxdata_out[271:264];
  assign gtwiz_userdata_rx_out[89] = rxctrl1_out[32];
  assign gtwiz_userdata_rx_out[88] = rxctrl0_out[32];
  assign gtwiz_userdata_rx_out[87:80] = rxdata_out[263:256];
  assign gtwiz_userdata_rx_out[79] = rxctrl1_out[19];
  assign gtwiz_userdata_rx_out[78] = rxctrl0_out[19];
  assign gtwiz_userdata_rx_out[77:70] = rxdata_out[159:152];
  assign gtwiz_userdata_rx_out[69] = rxctrl1_out[18];
  assign gtwiz_userdata_rx_out[68] = rxctrl0_out[18];
  assign gtwiz_userdata_rx_out[67:60] = rxdata_out[151:144];
  assign gtwiz_userdata_rx_out[59] = rxctrl1_out[17];
  assign gtwiz_userdata_rx_out[58] = rxctrl0_out[17];
  assign gtwiz_userdata_rx_out[57:50] = rxdata_out[143:136];
  assign gtwiz_userdata_rx_out[49] = rxctrl1_out[16];
  assign gtwiz_userdata_rx_out[48] = rxctrl0_out[16];
  assign gtwiz_userdata_rx_out[47:40] = rxdata_out[135:128];
  assign gtwiz_userdata_rx_out[39] = rxctrl1_out[3];
  assign gtwiz_userdata_rx_out[38] = rxctrl0_out[3];
  assign gtwiz_userdata_rx_out[37:30] = rxdata_out[31:24];
  assign gtwiz_userdata_rx_out[29] = rxctrl1_out[2];
  assign gtwiz_userdata_rx_out[28] = rxctrl0_out[2];
  assign gtwiz_userdata_rx_out[27:20] = rxdata_out[23:16];
  assign gtwiz_userdata_rx_out[19] = rxctrl1_out[1];
  assign gtwiz_userdata_rx_out[18] = rxctrl0_out[1];
  assign gtwiz_userdata_rx_out[17:10] = rxdata_out[15:8];
  assign gtwiz_userdata_rx_out[9] = rxctrl1_out[0];
  assign gtwiz_userdata_rx_out[8] = rxctrl0_out[0];
  assign gtwiz_userdata_rx_out[7:0] = rxdata_out[7:0];
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = gtwiz_reset_qpll0lock_in;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = gtwiz_reset_qpll1lock_in;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[9] = \<const0> ;
  assign tcongpo_out[8] = \<const0> ;
  assign tcongpo_out[7] = \<const0> ;
  assign tcongpo_out[6] = \<const0> ;
  assign tcongpo_out[5] = \<const0> ;
  assign tcongpo_out[4] = \<const0> ;
  assign tcongpo_out[3] = \<const0> ;
  assign tcongpo_out[2] = \<const0> ;
  assign tcongpo_out[1] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4 \gen_gtwizard_gthe4_top.design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4_inst 
       (.bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in(drprst_in),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

(* ADDRESS = "4'b0100" *) (* BITMASK = "4'b0110" *) (* BITSET = "4'b0111" *) 
(* RESTART = "4'b0001" *) (* S1_BANDWIDTH = "LOW" *) (* S1_CLKFBOUT = "38'b00000000000000100000000000000010000011" *) 
(* S1_CLKFBOUT_FRAC = "125" *) (* S1_CLKFBOUT_FRAC_CALC = "38'b11100100011000000000000000000010000001" *) (* S1_CLKFBOUT_FRAC_EN = "1" *) 
(* S1_CLKFBOUT_MULT = "5" *) (* S1_CLKFBOUT_PHASE = "0" *) (* S1_CLKOUT0 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT0_DIVIDE = "1" *) (* S1_CLKOUT0_DUTY = "50000" *) (* S1_CLKOUT0_FRAC = "125" *) 
(* S1_CLKOUT0_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) (* S1_CLKOUT0_FRAC_EN = "1" *) (* S1_CLKOUT0_FRAC_REG1 = "16'b0000000000111111" *) 
(* S1_CLKOUT0_FRAC_REG2 = "16'b0001100000000000" *) (* S1_CLKOUT0_FRAC_REGSHARED = "6'b111001" *) (* S1_CLKOUT0_PHASE = "0" *) 
(* S1_CLKOUT0_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT0_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT1 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT1_DIVIDE = "1" *) (* S1_CLKOUT1_DUTY = "50000" *) (* S1_CLKOUT1_PHASE = "0" *) 
(* S1_CLKOUT1_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT1_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT2 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT2_DIVIDE = "1" *) (* S1_CLKOUT2_DUTY = "50000" *) (* S1_CLKOUT2_PHASE = "0" *) 
(* S1_CLKOUT2_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT2_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT3 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT3_DIVIDE = "1" *) (* S1_CLKOUT3_DUTY = "50000" *) (* S1_CLKOUT3_PHASE = "0" *) 
(* S1_CLKOUT3_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT3_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT4 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT4_DIVIDE = "1" *) (* S1_CLKOUT4_DUTY = "50000" *) (* S1_CLKOUT4_PHASE = "0" *) 
(* S1_CLKOUT4_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT4_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT5 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT5_DIVIDE = "1" *) (* S1_CLKOUT5_DUTY = "50000" *) (* S1_CLKOUT5_PHASE = "0" *) 
(* S1_CLKOUT5_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT5_REG2 = "16'b0000000001000000" *) (* S1_CLKOUT6 = "38'b00000000000000010000000000000001000001" *) 
(* S1_CLKOUT6_DIVIDE = "1" *) (* S1_CLKOUT6_DUTY = "50000" *) (* S1_CLKOUT6_PHASE = "0" *) 
(* S1_CLKOUT6_REG1 = "16'b0000000001000001" *) (* S1_CLKOUT6_REG2 = "16'b0000000001000000" *) (* S1_DIGITAL_FILT = "10'b0010111111" *) 
(* S1_DIVCLK = "38'b00000000000000010000000000000001000001" *) (* S1_DIVCLK_DIVIDE = "1" *) (* S1_LOCK = "40'b0111001110111110100011111010010000000001" *) 
(* S2_BANDWIDTH = "LOW" *) (* S2_CLKFBOUT = "38'b00000000000000010000000000000001000001" *) (* S2_CLKFBOUT_FRAC = "125" *) 
(* S2_CLKFBOUT_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) (* S2_CLKFBOUT_FRAC_EN = "1" *) (* S2_CLKFBOUT_MULT = "1" *) 
(* S2_CLKFBOUT_PHASE = "0" *) (* S2_CLKOUT0 = "38'b00000000000000010000000000000001000001" *) (* S2_CLKOUT0_DIVIDE = "1" *) 
(* S2_CLKOUT0_DUTY = "50000" *) (* S2_CLKOUT0_FRAC = "125" *) (* S2_CLKOUT0_FRAC_CALC = "38'b11100100011000000000000000000000111111" *) 
(* S2_CLKOUT0_FRAC_CALC_REG1 = "16'b0000000000111111" *) (* S2_CLKOUT0_FRAC_CALC_REG2 = "16'b0001100000000000" *) (* S2_CLKOUT0_FRAC_CALC_REGSHARED = "16'b0001100000000000" *) 
(* S2_CLKOUT0_FRAC_EN = "1" *) (* S2_CLKOUT0_PHASE = "0" *) (* S2_CLKOUT0_REG1 = "16'b0000000001000001" *) 
(* S2_CLKOUT0_REG2 = "16'b0000000001000000" *) (* S2_CLKOUT1 = "38'b00000000000000000000000000000001000001" *) (* S2_CLKOUT1_DIVIDE = "2" *) 
(* S2_CLKOUT1_DUTY = "50000" *) (* S2_CLKOUT1_PHASE = "0" *) (* S2_CLKOUT1_REG1 = "16'b0000000001000001" *) 
(* S2_CLKOUT1_REG2 = "16'b0000000000000000" *) (* S2_CLKOUT2 = "38'b00000000000000100000000000000001000010" *) (* S2_CLKOUT2_DIVIDE = "3" *) 
(* S2_CLKOUT2_DUTY = "50000" *) (* S2_CLKOUT2_PHASE = "0" *) (* S2_CLKOUT2_REG1 = "16'b0000000001000010" *) 
(* S2_CLKOUT2_REG2 = "16'b0000000010000000" *) (* S2_CLKOUT3 = "38'b00000000000000000000000000000010000010" *) (* S2_CLKOUT3_DIVIDE = "4" *) 
(* S2_CLKOUT3_DUTY = "50000" *) (* S2_CLKOUT3_PHASE = "0" *) (* S2_CLKOUT3_REG1 = "16'b0000000010000010" *) 
(* S2_CLKOUT3_REG2 = "16'b0000000000000000" *) (* S2_CLKOUT4 = "38'b00000000000000100000000000000010000011" *) (* S2_CLKOUT4_DIVIDE = "5" *) 
(* S2_CLKOUT4_DUTY = "50000" *) (* S2_CLKOUT4_PHASE = "0" *) (* S2_CLKOUT4_REG1 = "16'b0000000010000011" *) 
(* S2_CLKOUT4_REG2 = "16'b0000000010000000" *) (* S2_CLKOUT5 = "38'b00000000000000100000000000000010000011" *) (* S2_CLKOUT5_DIVIDE = "5" *) 
(* S2_CLKOUT5_DUTY = "50000" *) (* S2_CLKOUT5_PHASE = "0" *) (* S2_CLKOUT5_REG1 = "16'b0000000010000011" *) 
(* S2_CLKOUT5_REG2 = "16'b0000000010000000" *) (* S2_CLKOUT6 = "38'b00000000000000100001010000000010000011" *) (* S2_CLKOUT6_DIVIDE = "5" *) 
(* S2_CLKOUT6_DUTY = "50000" *) (* S2_CLKOUT6_PHASE = "-90" *) (* S2_CLKOUT6_REG1 = "16'b0000000010000011" *) 
(* S2_CLKOUT6_REG2 = "16'b0000000010000101" *) (* S2_DIGITAL_FILT = "10'b0010111111" *) (* S2_DIVCLK = "38'b00000000000000010000000000000001000001" *) 
(* S2_DIVCLK_DIVIDE = "1" *) (* S2_LOCK = "40'b0011000110111110100011111010010000000001" *) (* STATE_COUNT_CONST = "23" *) 
(* WAIT_A_DRDY = "4'b0101" *) (* WAIT_DRDY = "4'b1001" *) (* WAIT_LOCK = "4'b0010" *) 
(* WAIT_SEN = "4'b0011" *) (* WRITE = "4'b1000" *) 
module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_mmcme3_drp
   (SADDR,
    SEN,
    SCLK,
    RST,
    SRDY,
    PROG_CLKFBOUT_MULT,
    PROG_CLKFBOUT_FRAC,
    PROG_DIVCLK_DIVIDE,
    PROG_CLKOUT0_DIVIDE,
    PROG_CLKOUT0_FRAC,
    PROG_CLKOUT1_DIVIDE,
    PROG_CLKOUT2_DIVIDE,
    DO,
    DRDY,
    LOCKED,
    DWE,
    DEN,
    DADDR,
    DI,
    DCLK,
    RST_MMCM);
  (* mark_debug = "true" *) input SADDR;
  (* mark_debug = "true" *) input SEN;
  input SCLK;
  (* mark_debug = "true" *) input RST;
  (* mark_debug = "true" *) output SRDY;
  (* mark_debug = "true" *) input [7:0]PROG_CLKFBOUT_MULT;
  (* mark_debug = "true" *) input [9:0]PROG_CLKFBOUT_FRAC;
  (* mark_debug = "true" *) input [7:0]PROG_DIVCLK_DIVIDE;
  (* mark_debug = "true" *) input [7:0]PROG_CLKOUT0_DIVIDE;
  (* mark_debug = "true" *) input [9:0]PROG_CLKOUT0_FRAC;
  (* mark_debug = "true" *) input [7:0]PROG_CLKOUT1_DIVIDE;
  (* mark_debug = "true" *) input [7:0]PROG_CLKOUT2_DIVIDE;
  (* mark_debug = "true" *) input [15:0]DO;
  (* mark_debug = "true" *) input DRDY;
  (* mark_debug = "true" *) input LOCKED;
  (* mark_debug = "true" *) output DWE;
  (* mark_debug = "true" *) output DEN;
  (* mark_debug = "true" *) output [6:0]DADDR;
  (* mark_debug = "true" *) output [15:0]DI;
  (* mark_debug = "true" *) output DCLK;
  (* mark_debug = "true" *) output RST_MMCM;

  (* MARK_DEBUG *) wire [6:0]DADDR;
  wire \DADDR[6]_i_1_n_0 ;
  wire \DADDR[6]_i_2_n_0 ;
  (* MARK_DEBUG *) wire DCLK;
  (* MARK_DEBUG *) wire DEN;
  (* MARK_DEBUG *) wire [15:0]DI;
  wire \DI[0]_i_2_n_0 ;
  wire \DI[10]_i_2_n_0 ;
  wire \DI[11]_i_2_n_0 ;
  wire \DI[12]_i_2_n_0 ;
  wire \DI[13]_i_2_n_0 ;
  wire \DI[14]_i_2_n_0 ;
  wire \DI[15]_i_2_n_0 ;
  wire \DI[15]_i_3_n_0 ;
  wire \DI[1]_i_2_n_0 ;
  wire \DI[2]_i_2_n_0 ;
  wire \DI[3]_i_2_n_0 ;
  wire \DI[4]_i_2_n_0 ;
  wire \DI[5]_i_2_n_0 ;
  wire \DI[6]_i_2_n_0 ;
  wire \DI[7]_i_2_n_0 ;
  wire \DI[9]_i_2_n_0 ;
  (* MARK_DEBUG *) wire [15:0]DO;
  (* MARK_DEBUG *) wire DRDY;
  (* MARK_DEBUG *) wire DWE;
  (* MARK_DEBUG *) wire LOCKED;
  (* MARK_DEBUG *) wire [9:0]PROG_CLKFBOUT_FRAC;
  (* MARK_DEBUG *) wire [7:0]PROG_CLKFBOUT_MULT;
  (* MARK_DEBUG *) wire [7:0]PROG_CLKOUT0_DIVIDE;
  (* MARK_DEBUG *) wire [9:0]PROG_CLKOUT0_FRAC;
  (* MARK_DEBUG *) wire [7:0]PROG_CLKOUT1_DIVIDE;
  (* MARK_DEBUG *) wire [7:0]PROG_CLKOUT2_DIVIDE;
  (* MARK_DEBUG *) wire [7:0]PROG_DIVCLK_DIVIDE;
  (* MARK_DEBUG *) wire RST;
  (* MARK_DEBUG *) wire RST_MMCM;
  (* MARK_DEBUG *) wire SADDR;
  (* MARK_DEBUG *) wire SEN;
  (* MARK_DEBUG *) wire SRDY;
  wire [3:0]current_state;
  wire \current_state[0]_i_2_n_0 ;
  wire \current_state[1]_i_2_n_0 ;
  wire \current_state[1]_i_3_n_0 ;
  wire \current_state[1]_i_4_n_0 ;
  wire \current_state[2]_i_2_n_0 ;
  wire [0:0]high_time;
  wire [9:0]i_s1_digital_filt;
  wire [39:0]i_s1_lock;
  wire [5:0]low_time;
  wire next_den;
  wire [15:0]next_di;
  wire next_dwe;
  wire [5:3]next_rom_addr;
  wire next_rst_mmcm;
  wire next_srdy;
  wire [3:0]next_state;
  wire no_count;
  wire [6:6]p_0_in__0;
  wire [7:6]p_1_in;
  wire [6:0]p_2_in;
  wire [7:6]p_3_in;
  wire [6:0]p_4_in;
  wire [7:6]p_5_in;
  wire [13:0]p_6_in;
  wire [38:0]rom;
  wire \rom[15][13]_i_2_n_0 ;
  wire \rom[15][2]_i_2_n_0 ;
  wire \rom[15][4]_i_2_n_0 ;
  wire \rom[15][4]_i_3_n_0 ;
  wire \rom[15][5]_i_2_n_0 ;
  wire \rom[15][5]_i_3_n_0 ;
  wire \rom[15][5]_i_4_n_0 ;
  wire \rom[16][1]_i_2_n_0 ;
  wire \rom[16][2]_i_2_n_0 ;
  wire \rom[16][3]_i_2_n_0 ;
  wire \rom[16][3]_i_3_n_0 ;
  wire \rom[16][4]_i_2_n_0 ;
  wire \rom[16][4]_i_3_n_0 ;
  wire \rom[16][5]_i_2_n_0 ;
  wire \rom[16][6]_i_2_n_0 ;
  wire \rom[17][6]_i_2_n_0 ;
  wire \rom[17][7]_i_2_n_0 ;
  wire \rom[18][8]_i_2_n_0 ;
  wire \rom[18][9]_i_2_n_0 ;
  wire \rom[19][0]_i_2_n_0 ;
  wire \rom[19][0]_i_3_n_0 ;
  wire \rom[19][0]_i_4_n_0 ;
  wire \rom[19][10]_i_2_n_0 ;
  wire \rom[19][11]_i_2_n_0 ;
  wire \rom[19][12]_i_2_n_0 ;
  wire \rom[19][12]_i_3_n_0 ;
  wire \rom[19][12]_i_4_n_0 ;
  wire \rom[19][12]_i_5_n_0 ;
  wire \rom[19][12]_i_6_n_0 ;
  wire \rom[19][13]_i_2_n_0 ;
  wire \rom[19][13]_i_3_n_0 ;
  wire \rom[19][13]_i_4_n_0 ;
  wire \rom[19][13]_i_5_n_0 ;
  wire \rom[19][13]_i_6_n_0 ;
  wire \rom[19][14]_i_2_n_0 ;
  wire \rom[19][14]_i_3_n_0 ;
  wire \rom[19][14]_i_4_n_0 ;
  wire \rom[19][14]_i_5_n_0 ;
  wire \rom[19][14]_i_6_n_0 ;
  wire \rom[19][1]_i_2_n_0 ;
  wire \rom[19][1]_i_3_n_0 ;
  wire \rom[19][1]_i_4_n_0 ;
  wire \rom[19][1]_i_5_n_0 ;
  wire \rom[19][2]_i_2_n_0 ;
  wire \rom[19][2]_i_3_n_0 ;
  wire \rom[19][3]_i_2_n_0 ;
  wire \rom[19][3]_i_3_n_0 ;
  wire \rom[19][3]_i_4_n_0 ;
  wire \rom[19][3]_i_5_n_0 ;
  wire \rom[19][3]_i_6_n_0 ;
  wire \rom[19][3]_i_7_n_0 ;
  wire \rom[19][4]_i_2_n_0 ;
  wire \rom[19][4]_i_3_n_0 ;
  wire \rom[19][4]_i_4_n_0 ;
  wire \rom[19][5]_i_2_n_0 ;
  wire \rom[19][5]_i_3_n_0 ;
  wire \rom[19][5]_i_4_n_0 ;
  wire \rom[19][5]_i_5_n_0 ;
  wire \rom[19][5]_i_6_n_0 ;
  wire \rom[19][6]_i_2_n_0 ;
  wire \rom[19][6]_i_3_n_0 ;
  wire \rom[19][6]_i_4_n_0 ;
  wire \rom[19][7]_i_2_n_0 ;
  wire \rom[19][7]_i_3_n_0 ;
  wire \rom[19][7]_i_4_n_0 ;
  wire \rom[19][7]_i_5_n_0 ;
  wire \rom[19][8]_i_2_n_0 ;
  wire \rom[19][8]_i_3_n_0 ;
  wire \rom[19][9]_i_2_n_0 ;
  wire \rom[19][9]_i_3_n_0 ;
  wire \rom[1][0]_i_1_n_0 ;
  wire \rom[1][1]_i_1_n_0 ;
  wire \rom[1][2]_i_1_n_0 ;
  wire \rom[1][2]_i_2_n_0 ;
  wire \rom[1][3]_i_1_n_0 ;
  wire \rom[1][4]_i_1_n_0 ;
  wire \rom[1][4]_i_2_n_0 ;
  wire \rom[1][4]_i_3_n_0 ;
  wire \rom[1][5]_i_1_n_0 ;
  wire \rom[1][5]_i_2_n_0 ;
  wire \rom[1][5]_i_3_n_0 ;
  wire \rom[1][5]_i_4_n_0 ;
  wire \rom[1][6]_i_1_n_0 ;
  wire \rom[20][0]_i_2_n_0 ;
  wire \rom[20][0]_i_3_n_0 ;
  wire \rom[20][10]_i_10_n_0 ;
  wire \rom[20][10]_i_11_n_0 ;
  wire \rom[20][10]_i_12_n_0 ;
  wire \rom[20][10]_i_13_n_0 ;
  wire \rom[20][10]_i_2_n_0 ;
  wire \rom[20][10]_i_3_n_0 ;
  wire \rom[20][10]_i_4_n_0 ;
  wire \rom[20][10]_i_5_n_0 ;
  wire \rom[20][10]_i_6_n_0 ;
  wire \rom[20][10]_i_7_n_0 ;
  wire \rom[20][10]_i_8_n_0 ;
  wire \rom[20][10]_i_9_n_0 ;
  wire \rom[20][11]_i_10_n_0 ;
  wire \rom[20][11]_i_11_n_0 ;
  wire \rom[20][11]_i_12_n_0 ;
  wire \rom[20][11]_i_2_n_0 ;
  wire \rom[20][11]_i_3_n_0 ;
  wire \rom[20][11]_i_4_n_0 ;
  wire \rom[20][11]_i_5_n_0 ;
  wire \rom[20][11]_i_6_n_0 ;
  wire \rom[20][11]_i_7_n_0 ;
  wire \rom[20][11]_i_8_n_0 ;
  wire \rom[20][11]_i_9_n_0 ;
  wire \rom[20][12]_i_10_n_0 ;
  wire \rom[20][12]_i_11_n_0 ;
  wire \rom[20][12]_i_12_n_0 ;
  wire \rom[20][12]_i_2_n_0 ;
  wire \rom[20][12]_i_3_n_0 ;
  wire \rom[20][12]_i_4_n_0 ;
  wire \rom[20][12]_i_5_n_0 ;
  wire \rom[20][12]_i_6_n_0 ;
  wire \rom[20][12]_i_7_n_0 ;
  wire \rom[20][12]_i_8_n_0 ;
  wire \rom[20][12]_i_9_n_0 ;
  wire \rom[20][13]_i_10_n_0 ;
  wire \rom[20][13]_i_11_n_0 ;
  wire \rom[20][13]_i_12_n_0 ;
  wire \rom[20][13]_i_2_n_0 ;
  wire \rom[20][13]_i_3_n_0 ;
  wire \rom[20][13]_i_4_n_0 ;
  wire \rom[20][13]_i_5_n_0 ;
  wire \rom[20][13]_i_6_n_0 ;
  wire \rom[20][13]_i_7_n_0 ;
  wire \rom[20][13]_i_8_n_0 ;
  wire \rom[20][13]_i_9_n_0 ;
  wire \rom[20][14]_i_11_n_0 ;
  wire \rom[20][14]_i_12_n_0 ;
  wire \rom[20][14]_i_13_n_0 ;
  wire \rom[20][14]_i_14_n_0 ;
  wire \rom[20][14]_i_15_n_0 ;
  wire \rom[20][14]_i_16_n_0 ;
  wire \rom[20][14]_i_17_n_0 ;
  wire \rom[20][14]_i_18_n_0 ;
  wire \rom[20][14]_i_19_n_0 ;
  wire \rom[20][14]_i_20_n_0 ;
  wire \rom[20][14]_i_21_n_0 ;
  wire \rom[20][14]_i_22_n_0 ;
  wire \rom[20][14]_i_23_n_0 ;
  wire \rom[20][14]_i_24_n_0 ;
  wire \rom[20][14]_i_25_n_0 ;
  wire \rom[20][14]_i_26_n_0 ;
  wire \rom[20][14]_i_27_n_0 ;
  wire \rom[20][14]_i_28_n_0 ;
  wire \rom[20][14]_i_2_n_0 ;
  wire \rom[20][14]_i_4_n_0 ;
  wire \rom[20][14]_i_5_n_0 ;
  wire \rom[20][14]_i_6_n_0 ;
  wire \rom[20][14]_i_7_n_0 ;
  wire \rom[20][14]_i_8_n_0 ;
  wire \rom[20][14]_i_9_n_0 ;
  wire \rom[20][1]_i_2_n_0 ;
  wire \rom[20][1]_i_3_n_0 ;
  wire \rom[20][2]_i_2_n_0 ;
  wire \rom[20][2]_i_3_n_0 ;
  wire \rom[20][2]_i_4_n_0 ;
  wire \rom[20][2]_i_5_n_0 ;
  wire \rom[20][2]_i_6_n_0 ;
  wire \rom[20][3]_i_2_n_0 ;
  wire \rom[20][3]_i_3_n_0 ;
  wire \rom[20][3]_i_4_n_0 ;
  wire \rom[20][3]_i_5_n_0 ;
  wire \rom[20][3]_i_6_n_0 ;
  wire \rom[20][4]_i_2_n_0 ;
  wire \rom[20][4]_i_3_n_0 ;
  wire \rom[20][4]_i_4_n_0 ;
  wire \rom[20][4]_i_5_n_0 ;
  wire \rom[20][4]_i_6_n_0 ;
  wire \rom[20][5]_i_2_n_0 ;
  wire \rom[20][5]_i_3_n_0 ;
  wire \rom[20][5]_i_4_n_0 ;
  wire \rom[20][5]_i_5_n_0 ;
  wire \rom[20][5]_i_6_n_0 ;
  wire \rom[20][6]_i_10_n_0 ;
  wire \rom[20][6]_i_11_n_0 ;
  wire \rom[20][6]_i_2_n_0 ;
  wire \rom[20][6]_i_3_n_0 ;
  wire \rom[20][6]_i_4_n_0 ;
  wire \rom[20][6]_i_5_n_0 ;
  wire \rom[20][6]_i_6_n_0 ;
  wire \rom[20][6]_i_7_n_0 ;
  wire \rom[20][6]_i_8_n_0 ;
  wire \rom[20][6]_i_9_n_0 ;
  wire \rom[20][7]_i_10_n_0 ;
  wire \rom[20][7]_i_11_n_0 ;
  wire \rom[20][7]_i_2_n_0 ;
  wire \rom[20][7]_i_3_n_0 ;
  wire \rom[20][7]_i_4_n_0 ;
  wire \rom[20][7]_i_5_n_0 ;
  wire \rom[20][7]_i_6_n_0 ;
  wire \rom[20][7]_i_7_n_0 ;
  wire \rom[20][7]_i_8_n_0 ;
  wire \rom[20][7]_i_9_n_0 ;
  wire \rom[20][8]_i_10_n_0 ;
  wire \rom[20][8]_i_2_n_0 ;
  wire \rom[20][8]_i_3_n_0 ;
  wire \rom[20][8]_i_4_n_0 ;
  wire \rom[20][8]_i_5_n_0 ;
  wire \rom[20][8]_i_6_n_0 ;
  wire \rom[20][8]_i_7_n_0 ;
  wire \rom[20][8]_i_8_n_0 ;
  wire \rom[20][8]_i_9_n_0 ;
  wire \rom[20][9]_i_2_n_0 ;
  wire \rom[20][9]_i_3_n_0 ;
  wire \rom[20][9]_i_4_n_0 ;
  wire \rom[20][9]_i_5_n_0 ;
  wire \rom[20][9]_i_6_n_0 ;
  wire \rom[21][12]_i_2_n_0 ;
  wire \rom[21][12]_i_3_n_0 ;
  wire \rom[21][12]_i_4_n_0 ;
  wire \rom[21][12]_i_5_n_0 ;
  wire \rom[21][15]_i_2_n_0 ;
  wire \rom[21][15]_i_3_n_0 ;
  wire \rom[21][15]_i_4_n_0 ;
  wire \rom[21][15]_i_5_n_0 ;
  wire \rom[21][15]_i_6_n_0 ;
  wire \rom[22][11]_i_2_n_0 ;
  wire \rom[22][11]_i_3_n_0 ;
  wire \rom[22][12]_i_10_n_0 ;
  wire \rom[22][12]_i_11_n_0 ;
  wire \rom[22][12]_i_2_n_0 ;
  wire \rom[22][12]_i_3_n_0 ;
  wire \rom[22][12]_i_4_n_0 ;
  wire \rom[22][12]_i_5_n_0 ;
  wire \rom[22][12]_i_6_n_0 ;
  wire \rom[22][12]_i_7_n_0 ;
  wire \rom[22][12]_i_8_n_0 ;
  wire \rom[22][12]_i_9_n_0 ;
  wire \rom[22][15]_i_10_n_0 ;
  wire \rom[22][15]_i_11_n_0 ;
  wire \rom[22][15]_i_12_n_0 ;
  wire \rom[22][15]_i_13_n_0 ;
  wire \rom[22][15]_i_14_n_0 ;
  wire \rom[22][15]_i_15_n_0 ;
  wire \rom[22][15]_i_16_n_0 ;
  wire \rom[22][15]_i_17_n_0 ;
  wire \rom[22][15]_i_18_n_0 ;
  wire \rom[22][15]_i_19_n_0 ;
  wire \rom[22][15]_i_20_n_0 ;
  wire \rom[22][15]_i_21_n_0 ;
  wire \rom[22][15]_i_22_n_0 ;
  wire \rom[22][15]_i_2_n_0 ;
  wire \rom[22][15]_i_3_n_0 ;
  wire \rom[22][15]_i_4_n_0 ;
  wire \rom[22][15]_i_5_n_0 ;
  wire \rom[22][15]_i_6_n_0 ;
  wire \rom[22][15]_i_8_n_0 ;
  wire \rom[22][15]_i_9_n_0 ;
  wire \rom[22][4]_i_2_n_0 ;
  wire \rom[22][4]_i_3_n_0 ;
  wire \rom[22][7]_i_2_n_0 ;
  wire \rom[22][7]_i_3_n_0 ;
  wire \rom[22][7]_i_4_n_0 ;
  wire \rom[22][7]_i_5_n_0 ;
  wire \rom[22][8]_i_2_n_0 ;
  wire \rom[22][8]_i_3_n_0 ;
  wire \rom[2][7]_i_2_n_0 ;
  wire \rom[3][2]_i_2_n_0 ;
  wire \rom[3][4]_i_2_n_0 ;
  wire \rom[3][4]_i_3_n_0 ;
  wire \rom[3][5]_i_2_n_0 ;
  wire \rom[3][5]_i_3_n_0 ;
  wire \rom[3][5]_i_4_n_0 ;
  wire \rom[4][7]_i_2_n_0 ;
  wire \rom[5][2]_i_2_n_0 ;
  wire \rom[5][4]_i_2_n_0 ;
  wire \rom[5][4]_i_3_n_0 ;
  wire \rom[5][5]_i_2_n_0 ;
  wire \rom[5][5]_i_3_n_0 ;
  wire \rom[5][5]_i_4_n_0 ;
  wire \rom[6][7]_i_2_n_0 ;
  wire [5:0]rom_addr;
  wire \rom_addr[0]_i_1_n_0 ;
  wire \rom_addr[1]_i_1_n_0 ;
  wire \rom_addr[2]_i_1_n_0 ;
  wire \rom_addr[4]_i_1_n_0 ;
  wire \rom_addr[4]_i_2_n_0 ;
  wire \rom_addr[5]_i_1_n_0 ;
  wire \rom_addr[5]_i_3_n_0 ;
  wire [38:0]rom_do;
  wire \rom_do[0]_i_2_n_0 ;
  wire \rom_do[0]_i_4_n_0 ;
  wire \rom_do[0]_i_5_n_0 ;
  wire \rom_do[0]_i_6_n_0 ;
  wire \rom_do[0]_i_7_n_0 ;
  wire \rom_do[10]_i_1_n_0 ;
  wire \rom_do[10]_i_2_n_0 ;
  wire \rom_do[10]_i_3_n_0 ;
  wire \rom_do[10]_i_4_n_0 ;
  wire \rom_do[11]_i_10_n_0 ;
  wire \rom_do[11]_i_2_n_0 ;
  wire \rom_do[11]_i_3_n_0 ;
  wire \rom_do[11]_i_4_n_0 ;
  wire \rom_do[11]_i_6_n_0 ;
  wire \rom_do[11]_i_7_n_0 ;
  wire \rom_do[11]_i_8_n_0 ;
  wire \rom_do[11]_i_9_n_0 ;
  wire \rom_do[12]_i_2_n_0 ;
  wire \rom_do[12]_i_3_n_0 ;
  wire \rom_do[12]_i_4_n_0 ;
  wire \rom_do[12]_i_5_n_0 ;
  wire \rom_do[12]_i_6_n_0 ;
  wire \rom_do[13]_i_1_n_0 ;
  wire \rom_do[13]_i_2_n_0 ;
  wire \rom_do[13]_i_3_n_0 ;
  wire \rom_do[14]_i_1_n_0 ;
  wire \rom_do[14]_i_2_n_0 ;
  wire \rom_do[14]_i_3_n_0 ;
  wire \rom_do[15]_i_2_n_0 ;
  wire \rom_do[15]_i_3_n_0 ;
  wire \rom_do[15]_i_4_n_0 ;
  wire \rom_do[1]_i_2_n_0 ;
  wire \rom_do[1]_i_3_n_0 ;
  wire \rom_do[1]_i_4_n_0 ;
  wire \rom_do[1]_i_5_n_0 ;
  wire \rom_do[1]_i_6_n_0 ;
  wire \rom_do[2]_i_3_n_0 ;
  wire \rom_do[2]_i_4_n_0 ;
  wire \rom_do[2]_i_5_n_0 ;
  wire \rom_do[2]_i_6_n_0 ;
  wire \rom_do[3]_i_2_n_0 ;
  wire \rom_do[3]_i_3_n_0 ;
  wire \rom_do[3]_i_4_n_0 ;
  wire \rom_do[3]_i_5_n_0 ;
  wire \rom_do[4]_i_2_n_0 ;
  wire \rom_do[4]_i_3_n_0 ;
  wire \rom_do[4]_i_4_n_0 ;
  wire \rom_do[4]_i_5_n_0 ;
  wire \rom_do[4]_i_6_n_0 ;
  wire \rom_do[4]_i_7_n_0 ;
  wire \rom_do[5]_i_2_n_0 ;
  wire \rom_do[5]_i_3_n_0 ;
  wire \rom_do[5]_i_4_n_0 ;
  wire \rom_do[5]_i_5_n_0 ;
  wire \rom_do[5]_i_6_n_0 ;
  wire \rom_do[6]_i_10_n_0 ;
  wire \rom_do[6]_i_2_n_0 ;
  wire \rom_do[6]_i_3_n_0 ;
  wire \rom_do[6]_i_5_n_0 ;
  wire \rom_do[6]_i_6_n_0 ;
  wire \rom_do[6]_i_8_n_0 ;
  wire \rom_do[6]_i_9_n_0 ;
  wire \rom_do[7]_i_10_n_0 ;
  wire \rom_do[7]_i_2_n_0 ;
  wire \rom_do[7]_i_3_n_0 ;
  wire \rom_do[7]_i_4_n_0 ;
  wire \rom_do[7]_i_5_n_0 ;
  wire \rom_do[7]_i_6_n_0 ;
  wire \rom_do[7]_i_7_n_0 ;
  wire \rom_do[7]_i_9_n_0 ;
  wire \rom_do[8]_i_2_n_0 ;
  wire \rom_do[8]_i_4_n_0 ;
  wire \rom_do[8]_i_5_n_0 ;
  wire \rom_do[8]_i_6_n_0 ;
  wire \rom_do[8]_i_7_n_0 ;
  wire \rom_do[9]_i_3_n_0 ;
  wire \rom_do[9]_i_4_n_0 ;
  wire \rom_do[9]_i_5_n_0 ;
  wire \rom_do[9]_i_6_n_0 ;
  wire \rom_do_reg[0]_i_3_n_0 ;
  wire \rom_do_reg[11]_i_5_n_0 ;
  wire \rom_do_reg[2]_i_2_n_0 ;
  wire \rom_do_reg[6]_i_4_n_0 ;
  wire \rom_do_reg[6]_i_7_n_0 ;
  wire \rom_do_reg[7]_i_8_n_0 ;
  wire \rom_do_reg[8]_i_3_n_0 ;
  wire \rom_do_reg[9]_i_2_n_0 ;
  wire [13:0]\rom_reg[15]__0 ;
  wire [11:0]\rom_reg[16]__0 ;
  wire [7:6]\rom_reg[17]__0 ;
  wire [9:0]\rom_reg[18]__0 ;
  wire [14:0]\rom_reg[19]__0 ;
  wire [11:0]\rom_reg[1]__0 ;
  wire \rom_reg[20][14]_i_3_n_1 ;
  wire \rom_reg[20][14]_i_3_n_10 ;
  wire \rom_reg[20][14]_i_3_n_11 ;
  wire \rom_reg[20][14]_i_3_n_12 ;
  wire \rom_reg[20][14]_i_3_n_13 ;
  wire \rom_reg[20][14]_i_3_n_14 ;
  wire \rom_reg[20][14]_i_3_n_15 ;
  wire \rom_reg[20][14]_i_3_n_2 ;
  wire \rom_reg[20][14]_i_3_n_3 ;
  wire \rom_reg[20][14]_i_3_n_5 ;
  wire \rom_reg[20][14]_i_3_n_6 ;
  wire \rom_reg[20][14]_i_3_n_7 ;
  wire \rom_reg[20][14]_i_3_n_8 ;
  wire \rom_reg[20][14]_i_3_n_9 ;
  wire [14:0]\rom_reg[20]__0 ;
  wire [15:8]\rom_reg[21]__0 ;
  wire \rom_reg[22][15]_i_7_n_1 ;
  wire \rom_reg[22][15]_i_7_n_10 ;
  wire \rom_reg[22][15]_i_7_n_11 ;
  wire \rom_reg[22][15]_i_7_n_12 ;
  wire \rom_reg[22][15]_i_7_n_13 ;
  wire \rom_reg[22][15]_i_7_n_14 ;
  wire \rom_reg[22][15]_i_7_n_2 ;
  wire \rom_reg[22][15]_i_7_n_3 ;
  wire \rom_reg[22][15]_i_7_n_5 ;
  wire \rom_reg[22][15]_i_7_n_6 ;
  wire \rom_reg[22][15]_i_7_n_7 ;
  wire \rom_reg[22][15]_i_7_n_8 ;
  wire \rom_reg[22][15]_i_7_n_9 ;
  wire [15:4]\rom_reg[22]__0 ;
  wire [12:6]\rom_reg[2]__0 ;
  wire [11:0]\rom_reg[3]__0 ;
  wire [7:6]\rom_reg[4]__0 ;
  wire [11:0]\rom_reg[5]__0 ;
  wire [7:6]\rom_reg[6]__0 ;
  wire [4:0]state_count;
  wire \state_count[0]_i_1_n_0 ;
  wire \state_count[1]_i_1_n_0 ;
  wire \state_count[2]_i_1_n_0 ;
  wire \state_count[3]_i_1_n_0 ;
  wire \state_count[4]_i_1_n_0 ;
  wire \state_count[4]_i_2_n_0 ;
  wire \state_count[4]_i_3_n_0 ;
  wire w_edge;
  wire [7:3]\NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED ;
  wire [0:0]\NLW_rom_reg[22][15]_i_7_O_UNCONNECTED ;

  assign DCLK = SCLK;
  LUT4 #(
    .INIT(16'h0010)) 
    \DADDR[6]_i_1 
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(\DADDR[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0014)) 
    \DADDR[6]_i_2 
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(\DADDR[6]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[0] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[32]),
        .Q(DADDR[0]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[1] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[33]),
        .Q(DADDR[1]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[2] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[34]),
        .Q(DADDR[2]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[3] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[35]),
        .Q(DADDR[3]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[4] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[36]),
        .Q(DADDR[4]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[5] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[37]),
        .Q(DADDR[5]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DADDR_reg[6] 
       (.C(DCLK),
        .CE(\DADDR[6]_i_2_n_0 ),
        .D(rom_do[38]),
        .Q(DADDR[6]),
        .R(\DADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    DEN_i_1
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .O(next_den));
  (* KEEP = "yes" *) 
  FDRE DEN_reg
       (.C(DCLK),
        .CE(1'b1),
        .D(next_den),
        .Q(DEN),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[0]_i_1 
       (.I0(current_state[1]),
        .I1(DI[0]),
        .I2(rom_do[0]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[0]_i_2_n_0 ),
        .O(next_di[0]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[0]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[0]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[0]),
        .O(\DI[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[10]_i_1 
       (.I0(current_state[1]),
        .I1(DI[10]),
        .I2(rom_do[10]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[10]_i_2_n_0 ),
        .O(next_di[10]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[10]_i_2 
       (.I0(rom_do[26]),
        .I1(DO[10]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[10]),
        .O(\DI[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[11]_i_1 
       (.I0(current_state[1]),
        .I1(DI[11]),
        .I2(rom_do[11]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[11]_i_2_n_0 ),
        .O(next_di[11]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[11]_i_2 
       (.I0(rom_do[27]),
        .I1(DO[11]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[11]),
        .O(\DI[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[12]_i_1 
       (.I0(current_state[1]),
        .I1(DI[12]),
        .I2(rom_do[12]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[12]_i_2_n_0 ),
        .O(next_di[12]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[12]_i_2 
       (.I0(rom_do[28]),
        .I1(DO[12]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[12]),
        .O(\DI[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[13]_i_1 
       (.I0(current_state[1]),
        .I1(DI[13]),
        .I2(rom_do[13]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[13]_i_2_n_0 ),
        .O(next_di[13]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[13]_i_2 
       (.I0(rom_do[29]),
        .I1(DO[13]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[13]),
        .O(\DI[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[14]_i_1 
       (.I0(current_state[1]),
        .I1(DI[14]),
        .I2(rom_do[14]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[14]_i_2_n_0 ),
        .O(next_di[14]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[14]_i_2 
       (.I0(rom_do[30]),
        .I1(DO[14]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[14]),
        .O(\DI[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[15]_i_1 
       (.I0(current_state[1]),
        .I1(DI[15]),
        .I2(rom_do[15]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[15]_i_3_n_0 ),
        .O(next_di[15]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \DI[15]_i_2 
       (.I0(current_state[3]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(current_state[2]),
        .O(\DI[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[15]_i_3 
       (.I0(rom_do[31]),
        .I1(DO[15]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[15]),
        .O(\DI[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[1]_i_1 
       (.I0(current_state[1]),
        .I1(DI[1]),
        .I2(rom_do[1]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[1]_i_2_n_0 ),
        .O(next_di[1]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[1]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[1]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[1]),
        .O(\DI[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[2]_i_1 
       (.I0(current_state[1]),
        .I1(DI[2]),
        .I2(rom_do[2]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[2]_i_2_n_0 ),
        .O(next_di[2]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[2]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[2]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[2]),
        .O(\DI[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[3]_i_1 
       (.I0(current_state[1]),
        .I1(DI[3]),
        .I2(rom_do[3]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[3]_i_2_n_0 ),
        .O(next_di[3]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[3]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[3]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[3]),
        .O(\DI[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[4]_i_1 
       (.I0(current_state[1]),
        .I1(DI[4]),
        .I2(rom_do[4]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[4]_i_2_n_0 ),
        .O(next_di[4]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[4]_i_2 
       (.I0(rom_do[23]),
        .I1(DO[4]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[4]),
        .O(\DI[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[5]_i_1 
       (.I0(current_state[1]),
        .I1(DI[5]),
        .I2(rom_do[5]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[5]_i_2_n_0 ),
        .O(next_di[5]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[5]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[5]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[5]),
        .O(\DI[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[6]_i_1 
       (.I0(current_state[1]),
        .I1(DI[6]),
        .I2(rom_do[6]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[6]_i_2_n_0 ),
        .O(next_di[6]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[6]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[6]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[6]),
        .O(\DI[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[7]_i_1 
       (.I0(current_state[1]),
        .I1(DI[7]),
        .I2(rom_do[7]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[7]_i_2_n_0 ),
        .O(next_di[7]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[7]_i_2 
       (.I0(rom_do[23]),
        .I1(DO[7]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[7]),
        .O(\DI[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFFCF20000000)) 
    \DI[8]_i_1 
       (.I0(rom_do[8]),
        .I1(current_state[3]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[8]),
        .O(next_di[8]));
  LUT5 #(
    .INIT(32'hA8FFA800)) 
    \DI[9]_i_1 
       (.I0(current_state[1]),
        .I1(DI[9]),
        .I2(rom_do[9]),
        .I3(\DI[15]_i_2_n_0 ),
        .I4(\DI[9]_i_2_n_0 ),
        .O(next_di[9]));
  LUT6 #(
    .INIT(64'hF8FFFFFF08000000)) 
    \DI[9]_i_2 
       (.I0(rom_do[38]),
        .I1(DO[9]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .I4(current_state[2]),
        .I5(DI[9]),
        .O(\DI[9]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[0]),
        .Q(DI[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[10]),
        .Q(DI[10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[11]),
        .Q(DI[11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[12]),
        .Q(DI[12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[13] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[13]),
        .Q(DI[13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[14] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[14]),
        .Q(DI[14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[15] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[15]),
        .Q(DI[15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[1]),
        .Q(DI[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[2]),
        .Q(DI[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[3]),
        .Q(DI[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[4]),
        .Q(DI[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[5]),
        .Q(DI[5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[6]),
        .Q(DI[6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[7]),
        .Q(DI[7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[8]),
        .Q(DI[8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \DI_reg[9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_di[9]),
        .Q(DI[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    DWE_i_1
       (.I0(current_state[0]),
        .I1(current_state[2]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .O(next_dwe));
  (* KEEP = "yes" *) 
  FDRE DWE_reg
       (.C(DCLK),
        .CE(1'b1),
        .D(next_dwe),
        .Q(DWE),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAA8BE)) 
    RST_MMCM_i_1
       (.I0(RST_MMCM),
        .I1(current_state[2]),
        .I2(current_state[0]),
        .I3(current_state[1]),
        .I4(current_state[3]),
        .O(next_rst_mmcm));
  (* KEEP = "yes" *) 
  FDRE RST_MMCM_reg
       (.C(DCLK),
        .CE(1'b1),
        .D(next_rst_mmcm),
        .Q(RST_MMCM),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    SRDY_i_1
       (.I0(current_state[1]),
        .I1(current_state[2]),
        .I2(LOCKED),
        .I3(current_state[3]),
        .I4(current_state[0]),
        .O(next_srdy));
  (* KEEP = "yes" *) 
  FDRE SRDY_reg
       (.C(DCLK),
        .CE(1'b1),
        .D(next_srdy),
        .Q(SRDY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDFFFFFFFDFF0000)) 
    \current_state[0]_i_1 
       (.I0(DRDY),
        .I1(current_state[2]),
        .I2(current_state[1]),
        .I3(current_state[0]),
        .I4(current_state[3]),
        .I5(\current_state[0]_i_2_n_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h00FC33FC77FF77FF)) 
    \current_state[0]_i_2 
       (.I0(DRDY),
        .I1(current_state[2]),
        .I2(LOCKED),
        .I3(current_state[0]),
        .I4(SEN),
        .I5(current_state[1]),
        .O(\current_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03BBFF00)) 
    \current_state[1]_i_2 
       (.I0(DRDY),
        .I1(current_state[2]),
        .I2(SEN),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(\current_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \current_state[1]_i_3 
       (.I0(DRDY),
        .I1(\current_state[1]_i_4_n_0 ),
        .I2(current_state[0]),
        .I3(current_state[2]),
        .I4(current_state[1]),
        .O(\current_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \current_state[1]_i_4 
       (.I0(state_count[2]),
        .I1(state_count[0]),
        .I2(state_count[1]),
        .I3(state_count[3]),
        .I4(state_count[4]),
        .O(\current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0338003830303030)) 
    \current_state[2]_i_1 
       (.I0(\current_state[2]_i_2_n_0 ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(SEN),
        .I5(current_state[0]),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \current_state[2]_i_2 
       (.I0(DRDY),
        .I1(state_count[4]),
        .I2(state_count[3]),
        .I3(state_count[1]),
        .I4(state_count[0]),
        .I5(state_count[2]),
        .O(\current_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3004000C)) 
    \current_state[3]_i_1 
       (.I0(DRDY),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .O(next_state[3]));
  FDSE #(
    .INIT(1'b1)) 
    \current_state_reg[0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(current_state[0]),
        .S(RST));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(current_state[1]),
        .R(RST));
  MUXF7 \current_state_reg[1]_i_1 
       (.I0(\current_state[1]_i_2_n_0 ),
        .I1(\current_state[1]_i_3_n_0 ),
        .O(next_state[1]),
        .S(current_state[3]));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(current_state[2]),
        .R(RST));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(next_state[3]),
        .Q(current_state[3]),
        .R(RST));
  LUT3 #(
    .INIT(8'h67)) 
    \rom[15][0]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[0]),
        .I1(PROG_DIVCLK_DIVIDE[1]),
        .I2(\rom[15][13]_i_2_n_0 ),
        .O(p_6_in[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[15][12]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[1]),
        .I1(PROG_DIVCLK_DIVIDE[0]),
        .I2(\rom[15][13]_i_2_n_0 ),
        .O(p_6_in[12]));
  LUT3 #(
    .INIT(8'hE0)) 
    \rom[15][13]_i_1 
       (.I0(\rom[15][13]_i_2_n_0 ),
        .I1(PROG_DIVCLK_DIVIDE[1]),
        .I2(PROG_DIVCLK_DIVIDE[0]),
        .O(p_6_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rom[15][13]_i_2 
       (.I0(PROG_DIVCLK_DIVIDE[6]),
        .I1(PROG_DIVCLK_DIVIDE[7]),
        .I2(PROG_DIVCLK_DIVIDE[4]),
        .I3(PROG_DIVCLK_DIVIDE[5]),
        .I4(PROG_DIVCLK_DIVIDE[3]),
        .I5(PROG_DIVCLK_DIVIDE[2]),
        .O(\rom[15][13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5AAA5AAB)) 
    \rom[15][1]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[2]),
        .I1(\rom[15][2]_i_2_n_0 ),
        .I2(PROG_DIVCLK_DIVIDE[1]),
        .I3(PROG_DIVCLK_DIVIDE[0]),
        .I4(PROG_DIVCLK_DIVIDE[3]),
        .O(p_6_in[1]));
  LUT5 #(
    .INIT(32'h5AAAAAAB)) 
    \rom[15][2]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[3]),
        .I1(\rom[15][2]_i_2_n_0 ),
        .I2(PROG_DIVCLK_DIVIDE[1]),
        .I3(PROG_DIVCLK_DIVIDE[0]),
        .I4(PROG_DIVCLK_DIVIDE[2]),
        .O(p_6_in[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rom[15][2]_i_2 
       (.I0(PROG_DIVCLK_DIVIDE[5]),
        .I1(PROG_DIVCLK_DIVIDE[4]),
        .I2(PROG_DIVCLK_DIVIDE[7]),
        .I3(PROG_DIVCLK_DIVIDE[6]),
        .O(\rom[15][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA9AAF9AAA9AAA)) 
    \rom[15][3]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[4]),
        .I1(\rom[15][4]_i_2_n_0 ),
        .I2(PROG_DIVCLK_DIVIDE[3]),
        .I3(PROG_DIVCLK_DIVIDE[2]),
        .I4(PROG_DIVCLK_DIVIDE[5]),
        .I5(\rom[15][4]_i_3_n_0 ),
        .O(p_6_in[3]));
  LUT6 #(
    .INIT(64'h9AAAAAAF9AAAAAAA)) 
    \rom[15][4]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[5]),
        .I1(\rom[15][4]_i_2_n_0 ),
        .I2(PROG_DIVCLK_DIVIDE[3]),
        .I3(PROG_DIVCLK_DIVIDE[2]),
        .I4(PROG_DIVCLK_DIVIDE[4]),
        .I5(\rom[15][4]_i_3_n_0 ),
        .O(p_6_in[4]));
  LUT2 #(
    .INIT(4'h7)) 
    \rom[15][4]_i_2 
       (.I0(PROG_DIVCLK_DIVIDE[0]),
        .I1(PROG_DIVCLK_DIVIDE[1]),
        .O(\rom[15][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[15][4]_i_3 
       (.I0(PROG_DIVCLK_DIVIDE[1]),
        .I1(PROG_DIVCLK_DIVIDE[0]),
        .I2(PROG_DIVCLK_DIVIDE[7]),
        .I3(PROG_DIVCLK_DIVIDE[6]),
        .O(\rom[15][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A9AFF9A9A9A9A)) 
    \rom[15][5]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[6]),
        .I1(\rom[15][5]_i_2_n_0 ),
        .I2(PROG_DIVCLK_DIVIDE[5]),
        .I3(\rom[15][5]_i_3_n_0 ),
        .I4(PROG_DIVCLK_DIVIDE[7]),
        .I5(\rom[15][5]_i_4_n_0 ),
        .O(p_6_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rom[15][5]_i_2 
       (.I0(PROG_DIVCLK_DIVIDE[3]),
        .I1(PROG_DIVCLK_DIVIDE[1]),
        .I2(PROG_DIVCLK_DIVIDE[0]),
        .I3(PROG_DIVCLK_DIVIDE[2]),
        .I4(PROG_DIVCLK_DIVIDE[4]),
        .O(\rom[15][5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom[15][5]_i_3 
       (.I0(PROG_DIVCLK_DIVIDE[2]),
        .I1(PROG_DIVCLK_DIVIDE[3]),
        .O(\rom[15][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[15][5]_i_4 
       (.I0(PROG_DIVCLK_DIVIDE[1]),
        .I1(PROG_DIVCLK_DIVIDE[0]),
        .I2(PROG_DIVCLK_DIVIDE[5]),
        .I3(PROG_DIVCLK_DIVIDE[4]),
        .O(\rom[15][5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rom[15][6]_i_1 
       (.I0(PROG_DIVCLK_DIVIDE[1]),
        .I1(\rom[15][13]_i_2_n_0 ),
        .O(p_6_in[6]));
  LUT4 #(
    .INIT(16'h3D38)) 
    \rom[16][0]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .I3(\rom[16][6]_i_2_n_0 ),
        .O(low_time[0]));
  LUT5 #(
    .INIT(32'h3CDD3C88)) 
    \rom[16][1]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[16][1]_i_2_n_0 ),
        .O(low_time[1]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    \rom[16][1]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[2]),
        .I5(PROG_CLKFBOUT_MULT[1]),
        .O(\rom[16][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCDDDD3CCC8888)) 
    \rom[16][2]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(PROG_CLKFBOUT_MULT[3]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[0]),
        .I5(\rom[16][2]_i_2_n_0 ),
        .O(low_time[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \rom[16][2]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[2]),
        .I5(PROG_CLKFBOUT_MULT[3]),
        .O(\rom[16][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3CCCDDDD3CCC8888)) 
    \rom[16][3]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(PROG_CLKFBOUT_MULT[4]),
        .I2(\rom[16][3]_i_2_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[0]),
        .I5(\rom[16][3]_i_3_n_0 ),
        .O(low_time[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rom[16][3]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[1]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .O(\rom[16][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \rom[16][3]_i_3 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[3]),
        .I3(PROG_CLKFBOUT_MULT[2]),
        .I4(PROG_CLKFBOUT_MULT[1]),
        .I5(PROG_CLKFBOUT_MULT[4]),
        .O(\rom[16][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFCFC0C5C0C0)) 
    \rom[16][4]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(\rom[16][4]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .I3(PROG_CLKFBOUT_MULT[6]),
        .I4(\rom[16][4]_i_3_n_0 ),
        .I5(PROG_CLKFBOUT_MULT[5]),
        .O(low_time[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rom[16][4]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[5]),
        .I1(PROG_CLKFBOUT_MULT[3]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[2]),
        .I4(PROG_CLKFBOUT_MULT[4]),
        .O(\rom[16][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[16][4]_i_3 
       (.I0(PROG_CLKFBOUT_MULT[3]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[4]),
        .O(\rom[16][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hCFCFC5C0)) 
    \rom[16][5]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(\rom[16][5]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .I3(\rom[17][6]_i_2_n_0 ),
        .I4(PROG_CLKFBOUT_MULT[6]),
        .O(low_time[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rom[16][5]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[4]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[3]),
        .I5(PROG_CLKFBOUT_MULT[5]),
        .O(\rom[16][5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[16][6]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[1]),
        .I1(PROG_CLKFBOUT_MULT[7]),
        .I2(\rom[16][6]_i_2_n_0 ),
        .O(high_time));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    \rom[16][6]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[1]),
        .I5(PROG_CLKFBOUT_MULT[2]),
        .O(\rom[16][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rom[17][6]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(\rom[17][6]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[6]),
        .I3(PROG_CLKFBOUT_MULT[7]),
        .O(no_count));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rom[17][6]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[4]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[5]),
        .O(\rom[17][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \rom[17][7]_i_1 
       (.I0(PROG_CLKFBOUT_MULT[7]),
        .I1(PROG_CLKFBOUT_MULT[6]),
        .I2(\rom[17][7]_i_2_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .O(w_edge));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rom[17][7]_i_2 
       (.I0(PROG_CLKFBOUT_MULT[4]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[5]),
        .O(\rom[17][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][0]_i_1 
       (.I0(\rom[18][8]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][2]_i_2_n_0 ),
        .O(i_s1_lock[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][1]_i_1 
       (.I0(\rom[18][9]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][3]_i_2_n_0 ),
        .O(i_s1_lock[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][2]_i_1 
       (.I0(\rom[19][10]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][4]_i_2_n_0 ),
        .O(i_s1_lock[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][3]_i_1 
       (.I0(\rom[19][11]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][5]_i_2_n_0 ),
        .O(i_s1_lock[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][4]_i_1 
       (.I0(\rom[19][12]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][6]_i_2_n_0 ),
        .O(i_s1_lock[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][5]_i_1 
       (.I0(\rom[19][13]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][7]_i_2_n_0 ),
        .O(i_s1_lock[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][6]_i_1 
       (.I0(\rom[19][14]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][8]_i_2_n_0 ),
        .O(i_s1_lock[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][7]_i_1 
       (.I0(\rom[20][10]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][9]_i_2_n_0 ),
        .O(i_s1_lock[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][8]_i_1 
       (.I0(\rom[20][11]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[18][8]_i_2_n_0 ),
        .O(i_s1_lock[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[18][8]_i_2 
       (.I0(\rom[20][11]_i_7_n_0 ),
        .I1(\rom[20][11]_i_8_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][11]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][2]_i_5_n_0 ),
        .O(\rom[18][8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[18][9]_i_1 
       (.I0(\rom[20][12]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[18][9]_i_2_n_0 ),
        .O(i_s1_lock[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[18][9]_i_2 
       (.I0(\rom[20][12]_i_7_n_0 ),
        .I1(\rom[20][12]_i_8_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][12]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][3]_i_5_n_0 ),
        .O(\rom[18][9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][0]_i_1 
       (.I0(\rom[19][8]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][0]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][0]_i_3_n_0 ),
        .O(i_s1_lock[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][0]_i_2 
       (.I0(\rom[20][6]_i_10_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][6]_i_11_n_0 ),
        .O(\rom[19][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][0]_i_3 
       (.I0(\rom[20][6]_i_9_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][0]_i_4_n_0 ),
        .O(\rom[19][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h026D036F00DB027D)) 
    \rom[19][0]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[19][0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][10]_i_1 
       (.I0(\rom[20][13]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][10]_i_2_n_0 ),
        .O(i_s1_lock[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][10]_i_2 
       (.I0(\rom[20][13]_i_7_n_0 ),
        .I1(\rom[20][13]_i_8_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][13]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][4]_i_5_n_0 ),
        .O(\rom[19][10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][11]_i_1 
       (.I0(\rom[20][14]_i_5_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][11]_i_2_n_0 ),
        .O(i_s1_lock[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][11]_i_2 
       (.I0(\rom[20][14]_i_22_n_0 ),
        .I1(\rom[20][14]_i_23_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][14]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][5]_i_5_n_0 ),
        .O(\rom[19][11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[19][12]_i_1 
       (.I0(\rom[19][12]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[19][12]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[19][12]_i_4_n_0 ),
        .O(i_s1_lock[32]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][12]_i_2 
       (.I0(\rom[19][12]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][6]_i_6_n_0 ),
        .O(\rom[19][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][12]_i_3 
       (.I0(\rom[20][6]_i_4_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][6]_i_5_n_0 ),
        .O(\rom[19][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][12]_i_4 
       (.I0(\rom[19][12]_i_6_n_0 ),
        .I1(\rom[20][6]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][6]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][6]_i_9_n_0 ),
        .O(\rom[19][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00070003BE7DD7BE)) 
    \rom[19][12]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h13133233213153EB)) 
    \rom[19][12]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_12 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[19][12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[19][13]_i_1 
       (.I0(\rom[19][13]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[19][13]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[19][13]_i_4_n_0 ),
        .O(i_s1_lock[33]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][13]_i_2 
       (.I0(\rom[19][13]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][7]_i_6_n_0 ),
        .O(\rom[19][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][13]_i_3 
       (.I0(\rom[20][7]_i_4_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][7]_i_5_n_0 ),
        .O(\rom[19][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][13]_i_4 
       (.I0(\rom[19][13]_i_6_n_0 ),
        .I1(\rom[20][7]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][7]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][7]_i_9_n_0 ),
        .O(\rom[19][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0003A65D0005CBA6)) 
    \rom[19][13]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[19][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00010006B8651DBA)) 
    \rom[19][13]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[19][14]_i_1 
       (.I0(\rom[19][14]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[19][14]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[19][14]_i_4_n_0 ),
        .O(i_s1_lock[34]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][14]_i_2 
       (.I0(\rom[19][14]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][8]_i_6_n_0 ),
        .O(\rom[19][14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][14]_i_3 
       (.I0(\rom[20][8]_i_4_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][8]_i_5_n_0 ),
        .O(\rom[19][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][14]_i_4 
       (.I0(\rom[19][14]_i_6_n_0 ),
        .I1(\rom[20][8]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][8]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][8]_i_9_n_0 ),
        .O(\rom[19][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0003DCFD0021BB7B)) 
    \rom[19][14]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[19][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00030007BE7DDFBE)) 
    \rom[19][14]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][1]_i_1 
       (.I0(\rom[19][9]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][1]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][1]_i_3_n_0 ),
        .O(i_s1_lock[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][1]_i_2 
       (.I0(\rom[20][7]_i_10_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][1]_i_4_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_13 ),
        .I4(\rom[20][10]_i_7_n_0 ),
        .O(\rom[19][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][1]_i_3 
       (.I0(\rom[20][7]_i_9_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][1]_i_5_n_0 ),
        .O(\rom[19][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h01024B74)) 
    \rom[19][1]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D00063A655DBA)) 
    \rom[19][1]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][2]_i_1 
       (.I0(\rom[20][0]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][2]_i_2_n_0 ),
        .O(i_s1_lock[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][2]_i_2 
       (.I0(\rom[20][8]_i_10_n_0 ),
        .I1(\rom[20][14]_i_6_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][8]_i_9_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[19][2]_i_3_n_0 ),
        .O(\rom[19][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00213B7B0033C7DE)) 
    \rom[19][2]_i_3 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[19][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][3]_i_1 
       (.I0(\rom[20][1]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][3]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][3]_i_3_n_0 ),
        .O(i_s1_lock[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][3]_i_2 
       (.I0(\rom[20][10]_i_11_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][3]_i_4_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_13 ),
        .I4(\rom[19][3]_i_5_n_0 ),
        .O(\rom[19][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][3]_i_3 
       (.I0(\rom[20][10]_i_13_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][3]_i_6_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_13 ),
        .I4(\rom[19][3]_i_7_n_0 ),
        .O(\rom[19][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h01024BF4)) 
    \rom[19][3]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h0001A379)) 
    \rom[19][3]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_10 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_12 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h02D8013B)) 
    \rom[19][3]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[19][3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h03024BF4)) 
    \rom[19][3]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[19][3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][4]_i_1 
       (.I0(\rom[20][2]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][4]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][4]_i_3_n_0 ),
        .O(i_s1_lock[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][4]_i_2 
       (.I0(\rom[20][11]_i_10_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][2]_i_4_n_0 ),
        .O(\rom[19][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][4]_i_3 
       (.I0(\rom[20][11]_i_12_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][4]_i_4_n_0 ),
        .O(\rom[19][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000512A0000251C8)) 
    \rom[19][4]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[19][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][5]_i_1 
       (.I0(\rom[20][3]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][5]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][5]_i_3_n_0 ),
        .O(i_s1_lock[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][5]_i_2 
       (.I0(\rom[20][12]_i_10_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][5]_i_4_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_13 ),
        .I4(\rom[19][5]_i_5_n_0 ),
        .O(\rom[19][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][5]_i_3 
       (.I0(\rom[20][12]_i_12_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][5]_i_6_n_0 ),
        .O(\rom[19][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h06023D16)) 
    \rom[19][5]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[19][5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h0429063D)) 
    \rom[19][5]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[19][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00B900CE0073339C)) 
    \rom[19][5]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[19][5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][6]_i_1 
       (.I0(\rom[20][4]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][6]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][6]_i_3_n_0 ),
        .O(i_s1_lock[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][6]_i_2 
       (.I0(\rom[20][13]_i_10_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][4]_i_4_n_0 ),
        .O(\rom[19][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][6]_i_3 
       (.I0(\rom[20][13]_i_12_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][6]_i_4_n_0 ),
        .O(\rom[19][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h30301207130301E0)) 
    \rom[19][6]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[19][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][7]_i_1 
       (.I0(\rom[20][5]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][7]_i_2_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_15 ),
        .I4(\rom[19][7]_i_3_n_0 ),
        .O(i_s1_lock[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][7]_i_2 
       (.I0(\rom[20][14]_i_25_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][5]_i_4_n_0 ),
        .O(\rom[19][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[19][7]_i_3 
       (.I0(\rom[20][14]_i_27_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[19][7]_i_4_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_13 ),
        .I4(\rom[19][7]_i_5_n_0 ),
        .O(\rom[19][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h54351167)) 
    \rom[19][7]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_8 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[19][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h007913BE)) 
    \rom[19][7]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[19][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][8]_i_1 
       (.I0(\rom[20][6]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][8]_i_2_n_0 ),
        .O(i_s1_lock[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][8]_i_2 
       (.I0(\rom[20][6]_i_6_n_0 ),
        .I1(\rom[20][6]_i_7_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][6]_i_5_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[19][8]_i_3_n_0 ),
        .O(\rom[19][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000697ED0003DBFE)) 
    \rom[19][8]_i_3 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[19][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[19][9]_i_1 
       (.I0(\rom[20][7]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[19][9]_i_2_n_0 ),
        .O(i_s1_lock[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[19][9]_i_2 
       (.I0(\rom[20][7]_i_6_n_0 ),
        .I1(\rom[20][7]_i_7_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][7]_i_5_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[19][9]_i_3_n_0 ),
        .O(\rom[19][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00AD0063005AA5D6)) 
    \rom[19][9]_i_3 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[19][9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h67)) 
    \rom[1][0]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[0]),
        .I1(PROG_CLKOUT0_DIVIDE[1]),
        .I2(\rom[2][7]_i_2_n_0 ),
        .O(\rom[1][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5AAA5AAB)) 
    \rom[1][1]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[2]),
        .I1(\rom[1][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT0_DIVIDE[1]),
        .I3(PROG_CLKOUT0_DIVIDE[0]),
        .I4(PROG_CLKOUT0_DIVIDE[3]),
        .O(\rom[1][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5AAAAAAB)) 
    \rom[1][2]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[3]),
        .I1(\rom[1][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT0_DIVIDE[1]),
        .I3(PROG_CLKOUT0_DIVIDE[0]),
        .I4(PROG_CLKOUT0_DIVIDE[2]),
        .O(\rom[1][2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rom[1][2]_i_2 
       (.I0(PROG_CLKOUT0_DIVIDE[5]),
        .I1(PROG_CLKOUT0_DIVIDE[4]),
        .I2(PROG_CLKOUT0_DIVIDE[7]),
        .I3(PROG_CLKOUT0_DIVIDE[6]),
        .O(\rom[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA9AAF9AAA9AAA)) 
    \rom[1][3]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[4]),
        .I1(\rom[1][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT0_DIVIDE[3]),
        .I3(PROG_CLKOUT0_DIVIDE[2]),
        .I4(PROG_CLKOUT0_DIVIDE[5]),
        .I5(\rom[1][4]_i_3_n_0 ),
        .O(\rom[1][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAF9AAAAAAA)) 
    \rom[1][4]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[5]),
        .I1(\rom[1][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT0_DIVIDE[3]),
        .I3(PROG_CLKOUT0_DIVIDE[2]),
        .I4(PROG_CLKOUT0_DIVIDE[4]),
        .I5(\rom[1][4]_i_3_n_0 ),
        .O(\rom[1][4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rom[1][4]_i_2 
       (.I0(PROG_CLKOUT0_DIVIDE[0]),
        .I1(PROG_CLKOUT0_DIVIDE[1]),
        .O(\rom[1][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[1][4]_i_3 
       (.I0(PROG_CLKOUT0_DIVIDE[1]),
        .I1(PROG_CLKOUT0_DIVIDE[0]),
        .I2(PROG_CLKOUT0_DIVIDE[7]),
        .I3(PROG_CLKOUT0_DIVIDE[6]),
        .O(\rom[1][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A9AFF9A9A9A9A)) 
    \rom[1][5]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[6]),
        .I1(\rom[1][5]_i_2_n_0 ),
        .I2(PROG_CLKOUT0_DIVIDE[5]),
        .I3(\rom[1][5]_i_3_n_0 ),
        .I4(PROG_CLKOUT0_DIVIDE[7]),
        .I5(\rom[1][5]_i_4_n_0 ),
        .O(\rom[1][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rom[1][5]_i_2 
       (.I0(PROG_CLKOUT0_DIVIDE[3]),
        .I1(PROG_CLKOUT0_DIVIDE[1]),
        .I2(PROG_CLKOUT0_DIVIDE[0]),
        .I3(PROG_CLKOUT0_DIVIDE[2]),
        .I4(PROG_CLKOUT0_DIVIDE[4]),
        .O(\rom[1][5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom[1][5]_i_3 
       (.I0(PROG_CLKOUT0_DIVIDE[2]),
        .I1(PROG_CLKOUT0_DIVIDE[3]),
        .O(\rom[1][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[1][5]_i_4 
       (.I0(PROG_CLKOUT0_DIVIDE[1]),
        .I1(PROG_CLKOUT0_DIVIDE[0]),
        .I2(PROG_CLKOUT0_DIVIDE[5]),
        .I3(PROG_CLKOUT0_DIVIDE[4]),
        .O(\rom[1][5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rom[1][6]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[1]),
        .I1(\rom[2][7]_i_2_n_0 ),
        .O(\rom[1][6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][0]_i_1 
       (.I0(\rom[20][8]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][0]_i_2_n_0 ),
        .O(i_s1_lock[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][0]_i_2 
       (.I0(\rom[20][8]_i_6_n_0 ),
        .I1(\rom[20][8]_i_7_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][8]_i_5_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][0]_i_3_n_0 ),
        .O(\rom[20][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D2F0C3D03370F1B)) 
    \rom[20][0]_i_3 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][10]_i_1 
       (.I0(\rom[20][10]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[20][10]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[20][10]_i_4_n_0 ),
        .O(i_s1_lock[35]));
  LUT6 #(
    .INIT(64'h00010004B8655DBA)) 
    \rom[20][10]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h008D0063005AB5D6)) 
    \rom[20][10]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00065BCA000BA56D)) 
    \rom[20][10]_i_12 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00C600AD0031526B)) 
    \rom[20][10]_i_13 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][10]_i_2 
       (.I0(\rom[20][10]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][10]_i_6_n_0 ),
        .O(\rom[20][10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][10]_i_3 
       (.I0(\rom[20][10]_i_7_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_13 ),
        .I2(\rom[20][10]_i_8_n_0 ),
        .I3(\rom_reg[20][14]_i_3_n_14 ),
        .I4(\rom[20][10]_i_9_n_0 ),
        .O(\rom[20][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][10]_i_4 
       (.I0(\rom[20][10]_i_10_n_0 ),
        .I1(\rom[20][10]_i_11_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][10]_i_12_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][10]_i_13_n_0 ),
        .O(\rom[20][10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h008D0063005A25D6)) 
    \rom[20][10]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1201312B232012D1)) 
    \rom[20][10]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_12 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h2132101F)) 
    \rom[20][10]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h0A0305C9)) 
    \rom[20][10]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00090006B8655DBA)) 
    \rom[20][10]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][11]_i_1 
       (.I0(\rom[20][11]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[20][11]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[20][11]_i_4_n_0 ),
        .O(i_s1_lock[36]));
  LUT6 #(
    .INIT(64'h00820804005B0582)) 
    \rom[20][11]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000A0D0601002894)) 
    \rom[20][11]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h040B0842020404A1)) 
    \rom[20][11]_i_12 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][11]_i_2 
       (.I0(\rom[20][11]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][11]_i_6_n_0 ),
        .O(\rom[20][11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][11]_i_3 
       (.I0(\rom[20][11]_i_7_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][11]_i_8_n_0 ),
        .O(\rom[20][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][11]_i_4 
       (.I0(\rom[20][11]_i_9_n_0 ),
        .I1(\rom[20][11]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][11]_i_11_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][11]_i_12_n_0 ),
        .O(\rom[20][11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000180240004D8B2)) 
    \rom[20][11]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1108311802201006)) 
    \rom[20][11]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_11 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_12 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[20][11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h040B0842060404A1)) 
    \rom[20][11]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h003400A400211208)) 
    \rom[20][11]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h003400A400215008)) 
    \rom[20][11]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][12]_i_1 
       (.I0(\rom[20][12]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[20][12]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[20][12]_i_4_n_0 ),
        .O(i_s1_lock[37]));
  LUT6 #(
    .INIT(64'h0D040BBD0A0F040B)) 
    \rom[20][12]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3033321B13240136)) 
    \rom[20][12]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h05020FF40F05022F)) 
    \rom[20][12]_i_12 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][12]_i_2 
       (.I0(\rom[20][12]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][12]_i_6_n_0 ),
        .O(\rom[20][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][12]_i_3 
       (.I0(\rom[20][12]_i_7_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][12]_i_8_n_0 ),
        .O(\rom[20][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][12]_i_4 
       (.I0(\rom[20][12]_i_9_n_0 ),
        .I1(\rom[20][12]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][12]_i_11_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][12]_i_12_n_0 ),
        .O(\rom[20][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000010CE96C7E37)) 
    \rom[20][12]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00780EE3001C0379)) 
    \rom[20][12]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0D020F540F05022F)) 
    \rom[20][12]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0A0D0D52040B0D54)) 
    \rom[20][12]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_9 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_12 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[20][12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h009C00860779033C)) 
    \rom[20][12]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][13]_i_1 
       (.I0(\rom[20][13]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[20][13]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[20][13]_i_4_n_0 ),
        .O(i_s1_lock[38]));
  LUT6 #(
    .INIT(64'h00000004A6D945A2)) 
    \rom[20][13]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h050A0D0209042A95)) 
    \rom[20][13]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00E7008A00180265)) 
    \rom[20][13]_i_12 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_12 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][13]_i_2 
       (.I0(\rom[20][13]_i_5_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][13]_i_6_n_0 ),
        .O(\rom[20][13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][13]_i_3 
       (.I0(\rom[20][13]_i_7_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][13]_i_8_n_0 ),
        .O(\rom[20][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][13]_i_4 
       (.I0(\rom[20][13]_i_9_n_0 ),
        .I1(\rom[20][13]_i_10_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][13]_i_11_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][13]_i_12_n_0 ),
        .O(\rom[20][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A6014500D901A2)) 
    \rom[20][13]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000025295A5294)) 
    \rom[20][13]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E7008A00180065)) 
    \rom[20][13]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_12 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h30321207120301E0)) 
    \rom[20][13]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[20][13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h090A0204040D092A)) 
    \rom[20][13]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[20][14]_i_1 
       (.I0(\rom[20][14]_i_2_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_15 ),
        .I2(\rom[20][14]_i_4_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[20][14]_i_5_n_0 ),
        .O(i_s1_lock[39]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCCC9)) 
    \rom[20][14]_i_10 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[6]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(\rom[20][14]_i_28_n_0 ),
        .I4(PROG_CLKFBOUT_MULT[3]),
        .I5(PROG_CLKFBOUT_MULT[5]),
        .O(p_0_in__0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \rom[20][14]_i_11 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[3]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[4]),
        .I5(PROG_CLKFBOUT_MULT[5]),
        .O(\rom[20][14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \rom[20][14]_i_12 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[4]),
        .O(\rom[20][14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \rom[20][14]_i_13 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .O(\rom[20][14]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[20][14]_i_14 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(\rom[17][6]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999994)) 
    \rom[20][14]_i_15 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(\rom[20][14]_i_28_n_0 ),
        .I4(PROG_CLKFBOUT_MULT[3]),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hC3C3C3C3C3C3C339)) 
    \rom[20][14]_i_16 
       (.I0(PROG_CLKFBOUT_MULT[5]),
        .I1(PROG_CLKFBOUT_MULT[6]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(\rom[20][14]_i_28_n_0 ),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5AA6)) 
    \rom[20][14]_i_17 
       (.I0(PROG_CLKFBOUT_MULT[5]),
        .I1(PROG_CLKFBOUT_MULT[4]),
        .I2(PROG_CLKFBOUT_MULT[3]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[2]),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A5AA6)) 
    \rom[20][14]_i_18 
       (.I0(PROG_CLKFBOUT_MULT[4]),
        .I1(PROG_CLKFBOUT_MULT[3]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h5AA6)) 
    \rom[20][14]_i_19 
       (.I0(PROG_CLKFBOUT_MULT[3]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFCAA00AA)) 
    \rom[20][14]_i_2 
       (.I0(\rom[20][14]_i_6_n_0 ),
        .I1(\rom[20][14]_i_7_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_13 ),
        .I3(\rom_reg[20][14]_i_3_n_14 ),
        .I4(\rom[20][14]_i_8_n_0 ),
        .O(\rom[20][14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \rom[20][14]_i_20 
       (.I0(PROG_CLKFBOUT_MULT[2]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[20][14]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom[20][14]_i_21 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .O(\rom[20][14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h3235133E31273133)) 
    \rom[20][14]_i_22 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00BE0A7D00CF07BE)) 
    \rom[20][14]_i_23 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h000097CB0307EDFE)) 
    \rom[20][14]_i_24 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2716352333231735)) 
    \rom[20][14]_i_25 
       (.I0(\rom_reg[20][14]_i_3_n_10 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_12 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[20][14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h3130273B0323361F)) 
    \rom[20][14]_i_26 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0203F97B0102E77D)) 
    \rom[20][14]_i_27 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_13 ),
        .O(\rom[20][14]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom[20][14]_i_28 
       (.I0(PROG_CLKFBOUT_MULT[1]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .O(\rom[20][14]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][14]_i_4 
       (.I0(\rom[20][14]_i_22_n_0 ),
        .I1(\rom_reg[20][14]_i_3_n_14 ),
        .I2(\rom[20][14]_i_23_n_0 ),
        .O(\rom[20][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][14]_i_5 
       (.I0(\rom[20][14]_i_24_n_0 ),
        .I1(\rom[20][14]_i_25_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][14]_i_26_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][14]_i_27_n_0 ),
        .O(\rom[20][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h007F00B706DB0FED)) 
    \rom[20][14]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h0B0E0F27)) 
    \rom[20][14]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_12 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555575DFDFF7FD7)) 
    \rom[20][14]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][14]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \rom[20][14]_i_9 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(\rom[17][7]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[6]),
        .O(\rom[20][14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][1]_i_1 
       (.I0(\rom[20][9]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][1]_i_2_n_0 ),
        .O(i_s1_lock[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][1]_i_2 
       (.I0(\rom[20][10]_i_6_n_0 ),
        .I1(\rom[20][9]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][10]_i_9_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][1]_i_3_n_0 ),
        .O(\rom[20][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000B865D0005C3A6)) 
    \rom[20][1]_i_3 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][2]_i_1 
       (.I0(\rom[20][2]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][2]_i_3_n_0 ),
        .O(i_s1_lock[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][2]_i_2 
       (.I0(\rom[20][11]_i_11_n_0 ),
        .I1(\rom[20][11]_i_12_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][11]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][2]_i_4_n_0 ),
        .O(\rom[20][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][2]_i_3 
       (.I0(\rom[20][11]_i_6_n_0 ),
        .I1(\rom[20][2]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][11]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][2]_i_6_n_0 ),
        .O(\rom[20][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0604090804A10200)) 
    \rom[20][2]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h010A050601002894)) 
    \rom[20][2]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000980640004D892)) 
    \rom[20][2]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][3]_i_1 
       (.I0(\rom[20][3]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][3]_i_3_n_0 ),
        .O(i_s1_lock[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][3]_i_2 
       (.I0(\rom[20][12]_i_11_n_0 ),
        .I1(\rom[20][12]_i_12_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][12]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][3]_i_4_n_0 ),
        .O(\rom[20][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][3]_i_3 
       (.I0(\rom[20][12]_i_6_n_0 ),
        .I1(\rom[20][3]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][12]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][3]_i_6_n_0 ),
        .O(\rom[20][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00380EE3001C0779)) 
    \rom[20][3]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000039CC39E7CE)) 
    \rom[20][3]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0023CCBD0001BB63)) 
    \rom[20][3]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][4]_i_1 
       (.I0(\rom[20][4]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][4]_i_3_n_0 ),
        .O(i_s1_lock[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][4]_i_2 
       (.I0(\rom[20][13]_i_11_n_0 ),
        .I1(\rom[20][13]_i_12_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][13]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][4]_i_4_n_0 ),
        .O(\rom[20][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][4]_i_3 
       (.I0(\rom[20][13]_i_6_n_0 ),
        .I1(\rom[20][4]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][13]_i_8_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][4]_i_6_n_0 ),
        .O(\rom[20][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000005295A5294)) 
    \rom[20][4]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h050A0D0209042A35)) 
    \rom[20][4]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0A050609040A0512)) 
    \rom[20][4]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_9 ),
        .O(\rom[20][4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][5]_i_1 
       (.I0(\rom[20][5]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][5]_i_3_n_0 ),
        .O(i_s1_lock[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][5]_i_2 
       (.I0(\rom[20][14]_i_26_n_0 ),
        .I1(\rom[20][14]_i_27_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][14]_i_25_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][5]_i_4_n_0 ),
        .O(\rom[20][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][5]_i_3 
       (.I0(\rom[20][14]_i_6_n_0 ),
        .I1(\rom[20][5]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][14]_i_23_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][5]_i_6_n_0 ),
        .O(\rom[20][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00063DFB000F9E7D)) 
    \rom[20][5]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3330273B13233617)) 
    \rom[20][5]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F02AD0B060FDF)) 
    \rom[20][5]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][6]_i_1 
       (.I0(\rom[20][6]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][6]_i_3_n_0 ),
        .O(i_s1_lock[16]));
  LUT6 #(
    .INIT(64'h0006B7ED0003DB7E)) 
    \rom[20][6]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00E309DF00FB0CE7)) 
    \rom[20][6]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][6]_i_2 
       (.I0(\rom[20][6]_i_4_n_0 ),
        .I1(\rom[20][6]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][6]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][6]_i_7_n_0 ),
        .O(\rom[20][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][6]_i_3 
       (.I0(\rom[20][6]_i_8_n_0 ),
        .I1(\rom[20][6]_i_9_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][6]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][6]_i_11_n_0 ),
        .O(\rom[20][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C0E0B0D0F073E1F)) 
    \rom[20][6]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33033233213193EB)) 
    \rom[20][6]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_8 ),
        .I2(\rom_reg[20][14]_i_3_n_12 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0D2F0E2D0B170F1B)) 
    \rom[20][6]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000E77BCEF7BD)) 
    \rom[20][6]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00043CFB00079E7D)) 
    \rom[20][6]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0C0E0B0D0F073E9F)) 
    \rom[20][6]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][6]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][7]_i_1 
       (.I0(\rom[20][7]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][7]_i_3_n_0 ),
        .O(i_s1_lock[17]));
  LUT6 #(
    .INIT(64'h00AC005A006BA5D6)) 
    \rom[20][7]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h06030D06010A2BD5)) 
    \rom[20][7]_i_11 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][7]_i_2 
       (.I0(\rom[20][7]_i_4_n_0 ),
        .I1(\rom[20][7]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][7]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][7]_i_7_n_0 ),
        .O(\rom[20][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][7]_i_3 
       (.I0(\rom[20][7]_i_8_n_0 ),
        .I1(\rom[20][7]_i_9_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][7]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][7]_i_11_n_0 ),
        .O(\rom[20][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0005DAB600026D1B)) 
    \rom[20][7]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_11 ),
        .O(\rom[20][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000D0006B8651DBA)) 
    \rom[20][7]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h060B0D0601082BD5)) 
    \rom[20][7]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h001269E700237169)) 
    \rom[20][7]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h001A00B500D66BAD)) 
    \rom[20][7]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00C600AD0031506B)) 
    \rom[20][7]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][8]_i_1 
       (.I0(\rom[20][8]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][8]_i_3_n_0 ),
        .O(i_s1_lock[18]));
  LUT6 #(
    .INIT(64'h0023DCFD00313B7B)) 
    \rom[20][8]_i_10 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][8]_i_2 
       (.I0(\rom[20][8]_i_4_n_0 ),
        .I1(\rom[20][8]_i_5_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][8]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][8]_i_7_n_0 ),
        .O(\rom[20][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][8]_i_3 
       (.I0(\rom[20][8]_i_8_n_0 ),
        .I1(\rom[20][8]_i_9_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][8]_i_10_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][14]_i_6_n_0 ),
        .O(\rom[20][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F07193A0A0F1F27)) 
    \rom[20][8]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000B00073E7DDFBE)) 
    \rom[20][8]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_9 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00076DFB000AFF4D)) 
    \rom[20][8]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_11 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_10 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0102EFF701037A1F)) 
    \rom[20][8]_i_7 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_10 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_8 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h009B00CD05EE0B7F)) 
    \rom[20][8]_i_8 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_11 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F07393A0A0F1F07)) 
    \rom[20][8]_i_9 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_9 ),
        .I2(\rom_reg[20][14]_i_3_n_8 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_10 ),
        .I5(\rom_reg[20][14]_i_3_n_12 ),
        .O(\rom[20][8]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[20][9]_i_1 
       (.I0(\rom[20][9]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[20][9]_i_3_n_0 ),
        .O(i_s1_lock[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][9]_i_2 
       (.I0(\rom[20][9]_i_4_n_0 ),
        .I1(\rom[20][10]_i_9_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][10]_i_6_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][9]_i_5_n_0 ),
        .O(\rom[20][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[20][9]_i_3 
       (.I0(\rom[20][10]_i_12_n_0 ),
        .I1(\rom[20][10]_i_13_n_0 ),
        .I2(\rom_reg[20][14]_i_3_n_15 ),
        .I3(\rom[20][10]_i_11_n_0 ),
        .I4(\rom_reg[20][14]_i_3_n_14 ),
        .I5(\rom[20][9]_i_6_n_0 ),
        .O(\rom[20][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00C600AD00315A6B)) 
    \rom[20][9]_i_4 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h001A00B500C64BAD)) 
    \rom[20][9]_i_5 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_12 ),
        .I2(\rom_reg[20][14]_i_3_n_11 ),
        .I3(\rom_reg[20][14]_i_3_n_8 ),
        .I4(\rom_reg[20][14]_i_3_n_9 ),
        .I5(\rom_reg[20][14]_i_3_n_10 ),
        .O(\rom[20][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000202014EA597E9)) 
    \rom[20][9]_i_6 
       (.I0(\rom_reg[20][14]_i_3_n_13 ),
        .I1(\rom_reg[20][14]_i_3_n_10 ),
        .I2(\rom_reg[20][14]_i_3_n_9 ),
        .I3(\rom_reg[20][14]_i_3_n_11 ),
        .I4(\rom_reg[20][14]_i_3_n_12 ),
        .I5(\rom_reg[20][14]_i_3_n_8 ),
        .O(\rom[20][9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][11]_i_1 
       (.I0(\rom[21][15]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][15]_i_2_n_0 ),
        .O(i_s1_digital_filt[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[21][12]_i_1 
       (.I0(\rom[21][12]_i_2_n_0 ),
        .I1(\rom[22][7]_i_3_n_0 ),
        .I2(\rom[21][12]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[21][12]_i_4_n_0 ),
        .O(i_s1_digital_filt[8]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][12]_i_2 
       (.I0(\rom[22][12]_i_10_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][12]_i_6_n_0 ),
        .O(\rom[21][12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][12]_i_3 
       (.I0(\rom[22][12]_i_4_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][12]_i_5_n_0 ),
        .O(\rom[21][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[21][12]_i_4 
       (.I0(\rom[21][12]_i_5_n_0 ),
        .I1(\rom[22][12]_i_10_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][12]_i_8_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][12]_i_9_n_0 ),
        .O(\rom[21][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0063008600582D31)) 
    \rom[21][12]_i_5 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_9 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[21][12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom[21][15]_i_1 
       (.I0(\rom[21][15]_i_2_n_0 ),
        .I1(\rom[22][7]_i_3_n_0 ),
        .I2(\rom[21][15]_i_3_n_0 ),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .I4(\rom[21][15]_i_4_n_0 ),
        .O(i_s1_digital_filt[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][15]_i_2 
       (.I0(\rom[21][15]_i_5_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][15]_i_6_n_0 ),
        .O(\rom[21][15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][15]_i_3 
       (.I0(\rom[22][15]_i_4_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][15]_i_5_n_0 ),
        .O(\rom[21][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[21][15]_i_4 
       (.I0(\rom[21][15]_i_6_n_0 ),
        .I1(\rom[22][15]_i_11_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][15]_i_9_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][15]_i_10_n_0 ),
        .O(\rom[21][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000006F3BF79C9C)) 
    \rom[21][15]_i_5 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[21][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000CFDE00383373)) 
    \rom[21][15]_i_6 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[21][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[21][8]_i_1 
       (.I0(\rom[21][12]_i_4_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][12]_i_2_n_0 ),
        .O(i_s1_digital_filt[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][11]_i_1 
       (.I0(\rom[22][15]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][11]_i_2_n_0 ),
        .O(i_s1_digital_filt[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][11]_i_2 
       (.I0(\rom[22][15]_i_6_n_0 ),
        .I1(\rom[22][15]_i_8_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][15]_i_5_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][11]_i_3_n_0 ),
        .O(\rom[22][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000032323F8FA5F0)) 
    \rom[22][11]_i_3 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_9 ),
        .I2(\rom_reg[22][15]_i_7_n_12 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][12]_i_1 
       (.I0(\rom[22][12]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][12]_i_3_n_0 ),
        .O(i_s1_digital_filt[4]));
  LUT6 #(
    .INIT(64'h0058008600216B8C)) 
    \rom[22][12]_i_10 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_9 ),
        .O(\rom[22][12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000C06C050AB613)) 
    \rom[22][12]_i_11 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][12]_i_2 
       (.I0(\rom[22][12]_i_4_n_0 ),
        .I1(\rom[22][12]_i_5_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][12]_i_6_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][12]_i_7_n_0 ),
        .O(\rom[22][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][12]_i_3 
       (.I0(\rom[22][12]_i_8_n_0 ),
        .I1(\rom[22][12]_i_9_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][12]_i_10_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][12]_i_11_n_0 ),
        .O(\rom[22][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00002C10003543C6)) 
    \rom[22][12]_i_4 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h040205080806A3D1)) 
    \rom[22][12]_i_5 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_8 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_9 ),
        .O(\rom[22][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000D868050AB613)) 
    \rom[22][12]_i_6 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000D06B41301C8)) 
    \rom[22][12]_i_7 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000506A41321C8)) 
    \rom[22][12]_i_8 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000AD1000B563C6)) 
    \rom[22][12]_i_9 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][15]_i_1 
       (.I0(\rom[22][15]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][15]_i_3_n_0 ),
        .O(i_s1_digital_filt[5]));
  LUT6 #(
    .INIT(64'h001C00CE0079F7CE)) 
    \rom[22][15]_i_10 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_9 ),
        .O(\rom[22][15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000EF3BF79C9C)) 
    \rom[22][15]_i_11 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h009E00BC006771E7)) 
    \rom[22][15]_i_12 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_9 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \rom[22][15]_i_13 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(PROG_CLKFBOUT_MULT[4]),
        .O(\rom[22][15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \rom[22][15]_i_14 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .O(\rom[22][15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[22][15]_i_15 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(\rom[17][6]_i_2_n_0 ),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9999999999999994)) 
    \rom[22][15]_i_16 
       (.I0(PROG_CLKFBOUT_MULT[6]),
        .I1(PROG_CLKFBOUT_MULT[5]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(\rom[20][14]_i_28_n_0 ),
        .I4(PROG_CLKFBOUT_MULT[3]),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hC3C3C3C3C3C3C339)) 
    \rom[22][15]_i_17 
       (.I0(PROG_CLKFBOUT_MULT[5]),
        .I1(PROG_CLKFBOUT_MULT[6]),
        .I2(PROG_CLKFBOUT_MULT[4]),
        .I3(PROG_CLKFBOUT_MULT[3]),
        .I4(\rom[20][14]_i_28_n_0 ),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5AA6)) 
    \rom[22][15]_i_18 
       (.I0(PROG_CLKFBOUT_MULT[5]),
        .I1(PROG_CLKFBOUT_MULT[4]),
        .I2(PROG_CLKFBOUT_MULT[3]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[2]),
        .I5(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h5A5A5AA6)) 
    \rom[22][15]_i_19 
       (.I0(PROG_CLKFBOUT_MULT[4]),
        .I1(PROG_CLKFBOUT_MULT[3]),
        .I2(PROG_CLKFBOUT_MULT[2]),
        .I3(PROG_CLKFBOUT_MULT[1]),
        .I4(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][15]_i_2 
       (.I0(\rom[22][15]_i_4_n_0 ),
        .I1(\rom[22][15]_i_5_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][15]_i_6_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][15]_i_8_n_0 ),
        .O(\rom[22][15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5AA6)) 
    \rom[22][15]_i_20 
       (.I0(PROG_CLKFBOUT_MULT[3]),
        .I1(PROG_CLKFBOUT_MULT[2]),
        .I2(PROG_CLKFBOUT_MULT[1]),
        .I3(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \rom[22][15]_i_21 
       (.I0(PROG_CLKFBOUT_MULT[2]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .I2(PROG_CLKFBOUT_MULT[0]),
        .O(\rom[22][15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom[22][15]_i_22 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .O(\rom[22][15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][15]_i_3 
       (.I0(\rom[22][15]_i_9_n_0 ),
        .I1(\rom[22][15]_i_10_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][15]_i_11_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][15]_i_12_n_0 ),
        .O(\rom[22][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000005F356DF2F2)) 
    \rom[22][15]_i_4 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_11 ),
        .I2(\rom_reg[22][15]_i_7_n_12 ),
        .I3(\rom_reg[22][15]_i_7_n_9 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000EDEE0B083733)) 
    \rom[22][15]_i_5 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_11 ),
        .I4(\rom_reg[22][15]_i_7_n_8 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h008E003C006771E7)) 
    \rom[22][15]_i_6 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_9 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000D000E7E337F99)) 
    \rom[22][15]_i_8 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_10 ),
        .I4(\rom_reg[22][15]_i_7_n_11 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0005000EFE137F99)) 
    \rom[22][15]_i_9 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_9 ),
        .I3(\rom_reg[22][15]_i_7_n_10 ),
        .I4(\rom_reg[22][15]_i_7_n_11 ),
        .I5(\rom_reg[22][15]_i_7_n_8 ),
        .O(\rom[22][15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[22][4]_i_1 
       (.I0(\rom[22][8]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][4]_i_2_n_0 ),
        .I3(\rom[22][7]_i_3_n_0 ),
        .I4(\rom[22][4]_i_3_n_0 ),
        .O(i_s1_digital_filt[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][4]_i_2 
       (.I0(\rom[22][12]_i_10_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][12]_i_11_n_0 ),
        .O(\rom[22][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][4]_i_3 
       (.I0(\rom[22][12]_i_9_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][12]_i_5_n_0 ),
        .O(\rom[22][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom[22][7]_i_1 
       (.I0(\rom[22][11]_i_2_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][7]_i_2_n_0 ),
        .I3(\rom[22][7]_i_3_n_0 ),
        .I4(\rom[22][7]_i_4_n_0 ),
        .O(i_s1_digital_filt[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][7]_i_2 
       (.I0(\rom[22][15]_i_11_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][15]_i_12_n_0 ),
        .O(\rom[22][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rom[22][7]_i_3 
       (.I0(PROG_CLKFBOUT_MULT[0]),
        .I1(PROG_CLKFBOUT_MULT[1]),
        .O(\rom[22][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][7]_i_4 
       (.I0(\rom[22][15]_i_10_n_0 ),
        .I1(\rom_reg[22][15]_i_7_n_14 ),
        .I2(\rom[22][7]_i_5_n_0 ),
        .O(\rom[22][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00EE00DE0033BD73)) 
    \rom[22][7]_i_5 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_9 ),
        .I5(\rom_reg[22][15]_i_7_n_10 ),
        .O(\rom[22][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rom[22][8]_i_1 
       (.I0(\rom[22][12]_i_3_n_0 ),
        .I1(PROG_CLKFBOUT_MULT[0]),
        .I2(\rom[22][8]_i_2_n_0 ),
        .O(i_s1_digital_filt[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom[22][8]_i_2 
       (.I0(\rom[22][12]_i_6_n_0 ),
        .I1(\rom[22][12]_i_7_n_0 ),
        .I2(\rom[22][7]_i_3_n_0 ),
        .I3(\rom[22][12]_i_5_n_0 ),
        .I4(\rom_reg[22][15]_i_7_n_14 ),
        .I5(\rom[22][8]_i_3_n_0 ),
        .O(\rom[22][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0058008600216A8C)) 
    \rom[22][8]_i_3 
       (.I0(\rom_reg[22][15]_i_7_n_13 ),
        .I1(\rom_reg[22][15]_i_7_n_12 ),
        .I2(\rom_reg[22][15]_i_7_n_11 ),
        .I3(\rom_reg[22][15]_i_7_n_8 ),
        .I4(\rom_reg[22][15]_i_7_n_10 ),
        .I5(\rom_reg[22][15]_i_7_n_9 ),
        .O(\rom[22][8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[2][6]_i_1 
       (.I0(PROG_CLKOUT0_DIVIDE[1]),
        .I1(PROG_CLKOUT0_DIVIDE[0]),
        .I2(\rom[2][7]_i_2_n_0 ),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    \rom[2][7]_i_1 
       (.I0(\rom[2][7]_i_2_n_0 ),
        .I1(PROG_CLKOUT0_DIVIDE[1]),
        .I2(PROG_CLKOUT0_DIVIDE[0]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rom[2][7]_i_2 
       (.I0(PROG_CLKOUT0_DIVIDE[6]),
        .I1(PROG_CLKOUT0_DIVIDE[7]),
        .I2(PROG_CLKOUT0_DIVIDE[4]),
        .I3(PROG_CLKOUT0_DIVIDE[5]),
        .I4(PROG_CLKOUT0_DIVIDE[3]),
        .I5(PROG_CLKOUT0_DIVIDE[2]),
        .O(\rom[2][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h67)) 
    \rom[3][0]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[0]),
        .I1(PROG_CLKOUT1_DIVIDE[1]),
        .I2(\rom[4][7]_i_2_n_0 ),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'h5AAA5AAB)) 
    \rom[3][1]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[2]),
        .I1(\rom[3][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT1_DIVIDE[1]),
        .I3(PROG_CLKOUT1_DIVIDE[0]),
        .I4(PROG_CLKOUT1_DIVIDE[3]),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'h5AAAAAAB)) 
    \rom[3][2]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[3]),
        .I1(\rom[3][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT1_DIVIDE[1]),
        .I3(PROG_CLKOUT1_DIVIDE[0]),
        .I4(PROG_CLKOUT1_DIVIDE[2]),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rom[3][2]_i_2 
       (.I0(PROG_CLKOUT1_DIVIDE[5]),
        .I1(PROG_CLKOUT1_DIVIDE[4]),
        .I2(PROG_CLKOUT1_DIVIDE[7]),
        .I3(PROG_CLKOUT1_DIVIDE[6]),
        .O(\rom[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA9AAF9AAA9AAA)) 
    \rom[3][3]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[4]),
        .I1(\rom[3][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT1_DIVIDE[3]),
        .I3(PROG_CLKOUT1_DIVIDE[2]),
        .I4(PROG_CLKOUT1_DIVIDE[5]),
        .I5(\rom[3][4]_i_3_n_0 ),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'h9AAAAAAF9AAAAAAA)) 
    \rom[3][4]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[5]),
        .I1(\rom[3][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT1_DIVIDE[3]),
        .I3(PROG_CLKOUT1_DIVIDE[2]),
        .I4(PROG_CLKOUT1_DIVIDE[4]),
        .I5(\rom[3][4]_i_3_n_0 ),
        .O(p_2_in[4]));
  LUT2 #(
    .INIT(4'h7)) 
    \rom[3][4]_i_2 
       (.I0(PROG_CLKOUT1_DIVIDE[0]),
        .I1(PROG_CLKOUT1_DIVIDE[1]),
        .O(\rom[3][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[3][4]_i_3 
       (.I0(PROG_CLKOUT1_DIVIDE[1]),
        .I1(PROG_CLKOUT1_DIVIDE[0]),
        .I2(PROG_CLKOUT1_DIVIDE[7]),
        .I3(PROG_CLKOUT1_DIVIDE[6]),
        .O(\rom[3][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A9AFF9A9A9A9A)) 
    \rom[3][5]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[6]),
        .I1(\rom[3][5]_i_2_n_0 ),
        .I2(PROG_CLKOUT1_DIVIDE[5]),
        .I3(\rom[3][5]_i_3_n_0 ),
        .I4(PROG_CLKOUT1_DIVIDE[7]),
        .I5(\rom[3][5]_i_4_n_0 ),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rom[3][5]_i_2 
       (.I0(PROG_CLKOUT1_DIVIDE[3]),
        .I1(PROG_CLKOUT1_DIVIDE[1]),
        .I2(PROG_CLKOUT1_DIVIDE[0]),
        .I3(PROG_CLKOUT1_DIVIDE[2]),
        .I4(PROG_CLKOUT1_DIVIDE[4]),
        .O(\rom[3][5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom[3][5]_i_3 
       (.I0(PROG_CLKOUT1_DIVIDE[2]),
        .I1(PROG_CLKOUT1_DIVIDE[3]),
        .O(\rom[3][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[3][5]_i_4 
       (.I0(PROG_CLKOUT1_DIVIDE[1]),
        .I1(PROG_CLKOUT1_DIVIDE[0]),
        .I2(PROG_CLKOUT1_DIVIDE[5]),
        .I3(PROG_CLKOUT1_DIVIDE[4]),
        .O(\rom[3][5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rom[3][6]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[1]),
        .I1(\rom[4][7]_i_2_n_0 ),
        .O(p_2_in[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[4][6]_i_1 
       (.I0(PROG_CLKOUT1_DIVIDE[1]),
        .I1(PROG_CLKOUT1_DIVIDE[0]),
        .I2(\rom[4][7]_i_2_n_0 ),
        .O(p_3_in[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    \rom[4][7]_i_1 
       (.I0(\rom[4][7]_i_2_n_0 ),
        .I1(PROG_CLKOUT1_DIVIDE[1]),
        .I2(PROG_CLKOUT1_DIVIDE[0]),
        .O(p_3_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rom[4][7]_i_2 
       (.I0(PROG_CLKOUT1_DIVIDE[6]),
        .I1(PROG_CLKOUT1_DIVIDE[7]),
        .I2(PROG_CLKOUT1_DIVIDE[4]),
        .I3(PROG_CLKOUT1_DIVIDE[5]),
        .I4(PROG_CLKOUT1_DIVIDE[3]),
        .I5(PROG_CLKOUT1_DIVIDE[2]),
        .O(\rom[4][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h67)) 
    \rom[5][0]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[0]),
        .I1(PROG_CLKOUT2_DIVIDE[1]),
        .I2(\rom[6][7]_i_2_n_0 ),
        .O(p_4_in[0]));
  LUT5 #(
    .INIT(32'h5AAA5AAB)) 
    \rom[5][1]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[2]),
        .I1(\rom[5][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT2_DIVIDE[1]),
        .I3(PROG_CLKOUT2_DIVIDE[0]),
        .I4(PROG_CLKOUT2_DIVIDE[3]),
        .O(p_4_in[1]));
  LUT5 #(
    .INIT(32'h5AAAAAAB)) 
    \rom[5][2]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[3]),
        .I1(\rom[5][2]_i_2_n_0 ),
        .I2(PROG_CLKOUT2_DIVIDE[1]),
        .I3(PROG_CLKOUT2_DIVIDE[0]),
        .I4(PROG_CLKOUT2_DIVIDE[2]),
        .O(p_4_in[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rom[5][2]_i_2 
       (.I0(PROG_CLKOUT2_DIVIDE[5]),
        .I1(PROG_CLKOUT2_DIVIDE[4]),
        .I2(PROG_CLKOUT2_DIVIDE[7]),
        .I3(PROG_CLKOUT2_DIVIDE[6]),
        .O(\rom[5][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA9AAF9AAA9AAA)) 
    \rom[5][3]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[4]),
        .I1(\rom[5][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT2_DIVIDE[3]),
        .I3(PROG_CLKOUT2_DIVIDE[2]),
        .I4(PROG_CLKOUT2_DIVIDE[5]),
        .I5(\rom[5][4]_i_3_n_0 ),
        .O(p_4_in[3]));
  LUT6 #(
    .INIT(64'h9AAAAAAF9AAAAAAA)) 
    \rom[5][4]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[5]),
        .I1(\rom[5][4]_i_2_n_0 ),
        .I2(PROG_CLKOUT2_DIVIDE[3]),
        .I3(PROG_CLKOUT2_DIVIDE[2]),
        .I4(PROG_CLKOUT2_DIVIDE[4]),
        .I5(\rom[5][4]_i_3_n_0 ),
        .O(p_4_in[4]));
  LUT2 #(
    .INIT(4'h7)) 
    \rom[5][4]_i_2 
       (.I0(PROG_CLKOUT2_DIVIDE[0]),
        .I1(PROG_CLKOUT2_DIVIDE[1]),
        .O(\rom[5][4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[5][4]_i_3 
       (.I0(PROG_CLKOUT2_DIVIDE[1]),
        .I1(PROG_CLKOUT2_DIVIDE[0]),
        .I2(PROG_CLKOUT2_DIVIDE[7]),
        .I3(PROG_CLKOUT2_DIVIDE[6]),
        .O(\rom[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A9AFF9A9A9A9A)) 
    \rom[5][5]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[6]),
        .I1(\rom[5][5]_i_2_n_0 ),
        .I2(PROG_CLKOUT2_DIVIDE[5]),
        .I3(\rom[5][5]_i_3_n_0 ),
        .I4(PROG_CLKOUT2_DIVIDE[7]),
        .I5(\rom[5][5]_i_4_n_0 ),
        .O(p_4_in[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rom[5][5]_i_2 
       (.I0(PROG_CLKOUT2_DIVIDE[3]),
        .I1(PROG_CLKOUT2_DIVIDE[1]),
        .I2(PROG_CLKOUT2_DIVIDE[0]),
        .I3(PROG_CLKOUT2_DIVIDE[2]),
        .I4(PROG_CLKOUT2_DIVIDE[4]),
        .O(\rom[5][5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rom[5][5]_i_3 
       (.I0(PROG_CLKOUT2_DIVIDE[2]),
        .I1(PROG_CLKOUT2_DIVIDE[3]),
        .O(\rom[5][5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rom[5][5]_i_4 
       (.I0(PROG_CLKOUT2_DIVIDE[1]),
        .I1(PROG_CLKOUT2_DIVIDE[0]),
        .I2(PROG_CLKOUT2_DIVIDE[5]),
        .I3(PROG_CLKOUT2_DIVIDE[4]),
        .O(\rom[5][5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rom[5][6]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[1]),
        .I1(\rom[6][7]_i_2_n_0 ),
        .O(p_4_in[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \rom[6][6]_i_1 
       (.I0(PROG_CLKOUT2_DIVIDE[1]),
        .I1(PROG_CLKOUT2_DIVIDE[0]),
        .I2(\rom[6][7]_i_2_n_0 ),
        .O(p_5_in[6]));
  LUT3 #(
    .INIT(8'hE0)) 
    \rom[6][7]_i_1 
       (.I0(\rom[6][7]_i_2_n_0 ),
        .I1(PROG_CLKOUT2_DIVIDE[1]),
        .I2(PROG_CLKOUT2_DIVIDE[0]),
        .O(p_5_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rom[6][7]_i_2 
       (.I0(PROG_CLKOUT2_DIVIDE[6]),
        .I1(PROG_CLKOUT2_DIVIDE[7]),
        .I2(PROG_CLKOUT2_DIVIDE[4]),
        .I3(PROG_CLKOUT2_DIVIDE[5]),
        .I4(PROG_CLKOUT2_DIVIDE[3]),
        .I5(PROG_CLKOUT2_DIVIDE[2]),
        .O(\rom[6][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \rom_addr[0]_i_1 
       (.I0(rom_addr[0]),
        .I1(current_state[2]),
        .I2(SADDR),
        .O(\rom_addr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \rom_addr[1]_i_1 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .I2(current_state[2]),
        .I3(SADDR),
        .O(\rom_addr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \rom_addr[2]_i_1 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .I3(current_state[2]),
        .I4(SADDR),
        .O(\rom_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \rom_addr[3]_i_1 
       (.I0(current_state[2]),
        .I1(rom_addr[3]),
        .I2(rom_addr[2]),
        .I3(rom_addr[0]),
        .I4(rom_addr[1]),
        .O(next_rom_addr[3]));
  LUT4 #(
    .INIT(16'h0004)) 
    \rom_addr[4]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[3]),
        .I3(current_state[1]),
        .O(\rom_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    \rom_addr[4]_i_2 
       (.I0(rom_addr[2]),
        .I1(\rom_addr[5]_i_3_n_0 ),
        .I2(rom_addr[3]),
        .I3(rom_addr[4]),
        .I4(current_state[2]),
        .I5(SADDR),
        .O(\rom_addr[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4504)) 
    \rom_addr[5]_i_1 
       (.I0(current_state[3]),
        .I1(current_state[0]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .O(\rom_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \rom_addr[5]_i_2 
       (.I0(current_state[2]),
        .I1(rom_addr[5]),
        .I2(rom_addr[4]),
        .I3(rom_addr[2]),
        .I4(\rom_addr[5]_i_3_n_0 ),
        .I5(rom_addr[3]),
        .O(next_rom_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rom_addr[5]_i_3 
       (.I0(rom_addr[1]),
        .I1(rom_addr[0]),
        .O(\rom_addr[5]_i_3_n_0 ));
  FDRE \rom_addr_reg[0] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(\rom_addr[0]_i_1_n_0 ),
        .Q(rom_addr[0]),
        .R(\rom_addr[4]_i_1_n_0 ));
  FDRE \rom_addr_reg[1] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(\rom_addr[1]_i_1_n_0 ),
        .Q(rom_addr[1]),
        .R(\rom_addr[4]_i_1_n_0 ));
  FDRE \rom_addr_reg[2] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(\rom_addr[2]_i_1_n_0 ),
        .Q(rom_addr[2]),
        .R(\rom_addr[4]_i_1_n_0 ));
  FDRE \rom_addr_reg[3] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(next_rom_addr[3]),
        .Q(rom_addr[3]),
        .R(1'b0));
  FDRE \rom_addr_reg[4] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(\rom_addr[4]_i_2_n_0 ),
        .Q(rom_addr[4]),
        .R(\rom_addr[4]_i_1_n_0 ));
  FDRE \rom_addr_reg[5] 
       (.C(DCLK),
        .CE(\rom_addr[5]_i_1_n_0 ),
        .D(next_rom_addr[5]),
        .Q(rom_addr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h001DFFFF001D0000)) 
    \rom_do[0]_i_1 
       (.I0(\rom_do[6]_i_3_n_0 ),
        .I1(rom_addr[3]),
        .I2(\rom_do[0]_i_2_n_0 ),
        .I3(rom_addr[4]),
        .I4(rom_addr[5]),
        .I5(\rom_do_reg[0]_i_3_n_0 ),
        .O(rom[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rom_do[0]_i_2 
       (.I0(rom_addr[2]),
        .I1(rom_addr[1]),
        .O(\rom_do[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF00FFFFBF000000)) 
    \rom_do[0]_i_4 
       (.I0(\rom_reg[15]__0 [0]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .I3(rom_addr[0]),
        .I4(rom_addr[3]),
        .I5(\rom_do[0]_i_6_n_0 ),
        .O(\rom_do[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h441055FF441000AA)) 
    \rom_do[0]_i_5 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [0]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[0]_i_7_n_0 ),
        .O(\rom_do[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFCBBFC8800330033)) 
    \rom_do[0]_i_6 
       (.I0(\rom_reg[5]__0 [0]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [0]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [0]),
        .I5(rom_addr[0]),
        .O(\rom_do[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[0]_i_7 
       (.I0(\rom_reg[19]__0 [0]),
        .I1(\rom_reg[18]__0 [0]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [0]),
        .I4(rom_addr[0]),
        .O(\rom_do[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rom_do[10]_i_1 
       (.I0(\rom_do[10]_i_2_n_0 ),
        .I1(rom_addr[3]),
        .I2(\rom_do[10]_i_3_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[10]_i_4_n_0 ),
        .I5(rom_addr[5]),
        .O(\rom_do[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[10]_i_2 
       (.I0(\rom_reg[5]__0 [10]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [10]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [10]),
        .I5(rom_addr[0]),
        .O(\rom_do[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \rom_do[10]_i_3 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [10]),
        .I3(rom_addr[1]),
        .O(\rom_do[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC00FC0000BB0088)) 
    \rom_do[10]_i_4 
       (.I0(\rom_reg[20]__0 [10]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[19]__0 [10]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[16]__0 [10]),
        .I5(rom_addr[0]),
        .O(\rom_do[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \rom_do[11]_i_10 
       (.I0(\rom_reg[3]__0 [11]),
        .I1(\rom_reg[2]__0 [12]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[1]__0 [11]),
        .I4(rom_addr[0]),
        .O(\rom_do[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \rom_do[11]_i_2 
       (.I0(\rom_do[11]_i_4_n_0 ),
        .I1(rom_addr[2]),
        .I2(rom_addr[3]),
        .I3(\rom_do_reg[11]_i_5_n_0 ),
        .I4(rom_addr[4]),
        .I5(\rom_do[11]_i_6_n_0 ),
        .O(\rom_do[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00006700)) 
    \rom_do[11]_i_3 
       (.I0(rom_addr[2]),
        .I1(rom_addr[1]),
        .I2(rom_addr[0]),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .O(\rom_do[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rom_do[11]_i_4 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .O(\rom_do[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[11]_i_6 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [11]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[11]_i_9_n_0 ),
        .O(\rom_do[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rom_do[11]_i_7 
       (.I0(\rom_reg[19]__0 [11]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[2]__0 [12]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[16]__0 [11]),
        .O(\rom_do[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \rom_do[11]_i_8 
       (.I0(\rom_reg[22]__0 [11]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[21]__0 [11]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[20]__0 [11]),
        .O(\rom_do[11]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \rom_do[11]_i_9 
       (.I0(\rom_reg[5]__0 [11]),
        .I1(rom_addr[0]),
        .I2(rom_addr[1]),
        .I3(rom_addr[2]),
        .I4(\rom_do[11]_i_10_n_0 ),
        .O(\rom_do[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom_do[12]_i_1 
       (.I0(\rom_do[12]_i_2_n_0 ),
        .I1(rom_addr[5]),
        .I2(\rom_do[12]_i_3_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[12]_i_4_n_0 ),
        .O(rom[12]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00002D68)) 
    \rom_do[12]_i_2 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .O(\rom_do[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \rom_do[12]_i_3 
       (.I0(rom_addr[1]),
        .I1(rom_addr[0]),
        .I2(rom_addr[3]),
        .I3(\rom_do[12]_i_5_n_0 ),
        .I4(rom_addr[2]),
        .I5(\rom_do[12]_i_6_n_0 ),
        .O(\rom_do[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8C0C8C0C03030003)) 
    \rom_do[12]_i_4 
       (.I0(\rom_reg[15]__0 [12]),
        .I1(rom_addr[3]),
        .I2(rom_addr[0]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[2]__0 [12]),
        .I5(rom_addr[2]),
        .O(\rom_do[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \rom_do[12]_i_5 
       (.I0(\rom_reg[22]__0 [12]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[21]__0 [12]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[20]__0 [12]),
        .O(\rom_do[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rom_do[12]_i_6 
       (.I0(\rom_reg[19]__0 [12]),
        .I1(rom_addr[1]),
        .I2(rom_addr[0]),
        .I3(\rom_reg[2]__0 [12]),
        .O(\rom_do[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rom_do[13]_i_1 
       (.I0(\rom_do[13]_i_2_n_0 ),
        .I1(rom_addr[4]),
        .I2(\rom_do[13]_i_3_n_0 ),
        .I3(rom_addr[5]),
        .O(\rom_do[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h80000003)) 
    \rom_do[13]_i_2 
       (.I0(\rom_reg[15]__0 [13]),
        .I1(rom_addr[3]),
        .I2(rom_addr[0]),
        .I3(rom_addr[1]),
        .I4(rom_addr[2]),
        .O(\rom_do[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A580A080)) 
    \rom_do[13]_i_3 
       (.I0(rom_addr[0]),
        .I1(\rom_reg[19]__0 [13]),
        .I2(rom_addr[1]),
        .I3(rom_addr[2]),
        .I4(\rom_reg[20]__0 [13]),
        .I5(rom_addr[3]),
        .O(\rom_do[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \rom_do[14]_i_1 
       (.I0(rom_addr[3]),
        .I1(\rom_do[14]_i_2_n_0 ),
        .I2(rom_addr[4]),
        .I3(\rom_do[14]_i_3_n_0 ),
        .I4(rom_addr[5]),
        .O(\rom_do[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rom_do[14]_i_2 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .O(\rom_do[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A580A080)) 
    \rom_do[14]_i_3 
       (.I0(rom_addr[0]),
        .I1(\rom_reg[19]__0 [14]),
        .I2(rom_addr[1]),
        .I3(rom_addr[2]),
        .I4(\rom_reg[20]__0 [14]),
        .I5(rom_addr[3]),
        .O(\rom_do[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88B888B88888888B)) 
    \rom_do[15]_i_2 
       (.I0(\rom_do[15]_i_4_n_0 ),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[0]),
        .I4(rom_addr[1]),
        .I5(rom_addr[2]),
        .O(\rom_do[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00002028)) 
    \rom_do[15]_i_3 
       (.I0(rom_addr[0]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .O(\rom_do[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C80000)) 
    \rom_do[15]_i_4 
       (.I0(\rom_reg[22]__0 [15]),
        .I1(rom_addr[1]),
        .I2(rom_addr[0]),
        .I3(\rom_reg[21]__0 [15]),
        .I4(rom_addr[2]),
        .I5(rom_addr[3]),
        .O(\rom_do[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom_do[1]_i_1 
       (.I0(\rom_do[1]_i_2_n_0 ),
        .I1(rom_addr[5]),
        .I2(\rom_do[1]_i_3_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[1]_i_4_n_0 ),
        .O(rom[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00004015)) 
    \rom_do[1]_i_2 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(rom_addr[2]),
        .I3(rom_addr[0]),
        .I4(rom_addr[4]),
        .O(\rom_do[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44BA557744BA0022)) 
    \rom_do[1]_i_3 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [1]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[1]_i_5_n_0 ),
        .O(\rom_do[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[1]_i_4 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [1]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[1]_i_6_n_0 ),
        .O(\rom_do[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[1]_i_5 
       (.I0(\rom_reg[19]__0 [1]),
        .I1(\rom_reg[18]__0 [1]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [1]),
        .I4(rom_addr[0]),
        .O(\rom_do[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[1]_i_6 
       (.I0(\rom_reg[5]__0 [1]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [1]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [1]),
        .I5(rom_addr[0]),
        .O(\rom_do[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000002000)) 
    \rom_do[23]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[2]),
        .I4(rom_addr[1]),
        .I5(rom_addr[0]),
        .O(rom[23]));
  LUT6 #(
    .INIT(64'h5212420A07450540)) 
    \rom_do[26]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[1]),
        .I2(rom_addr[4]),
        .I3(rom_addr[3]),
        .I4(rom_addr[2]),
        .I5(rom_addr[0]),
        .O(rom[26]));
  LUT6 #(
    .INIT(64'h5000420200050540)) 
    \rom_do[27]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[1]),
        .I2(rom_addr[4]),
        .I3(rom_addr[3]),
        .I4(rom_addr[2]),
        .I5(rom_addr[0]),
        .O(rom[27]));
  LUT6 #(
    .INIT(64'h4531441353135566)) 
    \rom_do[28]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[1]),
        .I3(rom_addr[3]),
        .I4(rom_addr[0]),
        .I5(rom_addr[2]),
        .O(rom[28]));
  LUT6 #(
    .INIT(64'h5210420202450540)) 
    \rom_do[29]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[1]),
        .I2(rom_addr[4]),
        .I3(rom_addr[3]),
        .I4(rom_addr[2]),
        .I5(rom_addr[0]),
        .O(rom[29]));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \rom_do[2]_i_1 
       (.I0(rom_addr[3]),
        .I1(rom_addr[2]),
        .I2(rom_addr[0]),
        .I3(rom_addr[4]),
        .I4(rom_addr[5]),
        .I5(\rom_do_reg[2]_i_2_n_0 ),
        .O(rom[2]));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[2]_i_3 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [2]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[2]_i_5_n_0 ),
        .O(\rom_do[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4410557744100022)) 
    \rom_do[2]_i_4 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [2]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[2]_i_6_n_0 ),
        .O(\rom_do[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[2]_i_5 
       (.I0(\rom_reg[5]__0 [2]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [2]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [2]),
        .I5(rom_addr[0]),
        .O(\rom_do[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[2]_i_6 
       (.I0(\rom_reg[19]__0 [2]),
        .I1(\rom_reg[18]__0 [2]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [2]),
        .I4(rom_addr[0]),
        .O(\rom_do[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5604420202711140)) 
    \rom_do[30]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[1]),
        .I3(rom_addr[3]),
        .I4(rom_addr[2]),
        .I5(rom_addr[0]),
        .O(rom[30]));
  LUT6 #(
    .INIT(64'h5064406603350530)) 
    \rom_do[31]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[2]),
        .I4(rom_addr[1]),
        .I5(rom_addr[0]),
        .O(rom[31]));
  LUT6 #(
    .INIT(64'h54550A221000D5DD)) 
    \rom_do[32]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[3]),
        .I2(rom_addr[1]),
        .I3(rom_addr[2]),
        .I4(rom_addr[4]),
        .I5(rom_addr[0]),
        .O(rom[32]));
  LUT6 #(
    .INIT(64'h5753746230603171)) 
    \rom_do[33]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[2]),
        .I3(rom_addr[3]),
        .I4(rom_addr[0]),
        .I5(rom_addr[1]),
        .O(rom[33]));
  LUT6 #(
    .INIT(64'h5712670265047035)) 
    \rom_do[34]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[2]),
        .I4(rom_addr[0]),
        .I5(rom_addr[1]),
        .O(rom[34]));
  LUT6 #(
    .INIT(64'h4165656145656550)) 
    \rom_do[35]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[2]),
        .I4(rom_addr[1]),
        .I5(rom_addr[0]),
        .O(rom[35]));
  LUT6 #(
    .INIT(64'h1212120624343626)) 
    \rom_do[36]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[0]),
        .I4(rom_addr[1]),
        .I5(rom_addr[2]),
        .O(rom[36]));
  LUT6 #(
    .INIT(64'h0000200040000001)) 
    \rom_do[37]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[2]),
        .I3(rom_addr[1]),
        .I4(rom_addr[0]),
        .I5(rom_addr[3]),
        .O(rom[37]));
  LUT6 #(
    .INIT(64'h0000040024002000)) 
    \rom_do[38]_i_1 
       (.I0(rom_addr[5]),
        .I1(rom_addr[4]),
        .I2(rom_addr[3]),
        .I3(rom_addr[2]),
        .I4(rom_addr[0]),
        .I5(rom_addr[1]),
        .O(rom[38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom_do[3]_i_1 
       (.I0(\rom_do[5]_i_2_n_0 ),
        .I1(rom_addr[5]),
        .I2(\rom_do[3]_i_2_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[3]_i_3_n_0 ),
        .O(rom[3]));
  LUT6 #(
    .INIT(64'h4410557744100022)) 
    \rom_do[3]_i_2 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [3]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[3]_i_4_n_0 ),
        .O(\rom_do[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[3]_i_3 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [3]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[3]_i_5_n_0 ),
        .O(\rom_do[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[3]_i_4 
       (.I0(\rom_reg[19]__0 [3]),
        .I1(\rom_reg[18]__0 [3]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [3]),
        .I4(rom_addr[0]),
        .O(\rom_do[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[3]_i_5 
       (.I0(\rom_reg[5]__0 [3]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [3]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [3]),
        .I5(rom_addr[0]),
        .O(\rom_do[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rom_do[4]_i_2 
       (.I0(\rom_do[14]_i_2_n_0 ),
        .I1(rom_addr[3]),
        .I2(\rom_do[4]_i_4_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[4]_i_5_n_0 ),
        .O(\rom_do[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004080)) 
    \rom_do[4]_i_3 
       (.I0(rom_addr[1]),
        .I1(rom_addr[0]),
        .I2(rom_addr[2]),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .O(\rom_do[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    \rom_do[4]_i_4 
       (.I0(\rom_reg[22]__0 [4]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [4]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[4]_i_6_n_0 ),
        .O(\rom_do[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[4]_i_5 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [4]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[4]_i_7_n_0 ),
        .O(\rom_do[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[4]_i_6 
       (.I0(\rom_reg[19]__0 [4]),
        .I1(\rom_reg[18]__0 [4]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [4]),
        .I4(rom_addr[0]),
        .O(\rom_do[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[4]_i_7 
       (.I0(\rom_reg[5]__0 [4]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [4]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [4]),
        .I5(rom_addr[0]),
        .O(\rom_do[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rom_do[5]_i_1 
       (.I0(\rom_do[5]_i_2_n_0 ),
        .I1(rom_addr[5]),
        .I2(\rom_do[5]_i_3_n_0 ),
        .I3(rom_addr[4]),
        .I4(\rom_do[5]_i_4_n_0 ),
        .O(rom[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00000C80)) 
    \rom_do[5]_i_2 
       (.I0(rom_addr[1]),
        .I1(rom_addr[0]),
        .I2(rom_addr[2]),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .O(\rom_do[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4410557744100022)) 
    \rom_do[5]_i_3 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [5]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[5]_i_5_n_0 ),
        .O(\rom_do[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[5]_i_4 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [5]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[5]_i_6_n_0 ),
        .O(\rom_do[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[5]_i_5 
       (.I0(\rom_reg[19]__0 [5]),
        .I1(\rom_reg[18]__0 [5]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [5]),
        .I4(rom_addr[0]),
        .O(\rom_do[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[5]_i_6 
       (.I0(\rom_reg[5]__0 [5]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [5]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [5]),
        .I5(rom_addr[0]),
        .O(\rom_do[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \rom_do[6]_i_1 
       (.I0(\rom_do[6]_i_2_n_0 ),
        .I1(rom_addr[3]),
        .I2(\rom_do[6]_i_3_n_0 ),
        .I3(rom_addr[4]),
        .I4(rom_addr[5]),
        .I5(\rom_do_reg[6]_i_4_n_0 ),
        .O(rom[6]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \rom_do[6]_i_10 
       (.I0(\rom_reg[6]__0 [6]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[5]__0 [6]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[4]__0 [6]),
        .O(\rom_do[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rom_do[6]_i_2 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(rom_addr[1]),
        .O(\rom_do[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rom_do[6]_i_3 
       (.I0(rom_addr[0]),
        .I1(rom_addr[2]),
        .O(\rom_do[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFDFFF0000)) 
    \rom_do[6]_i_5 
       (.I0(rom_addr[1]),
        .I1(\rom_reg[15]__0 [6]),
        .I2(rom_addr[0]),
        .I3(rom_addr[2]),
        .I4(rom_addr[3]),
        .I5(\rom_do_reg[6]_i_7_n_0 ),
        .O(\rom_do[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h443255DD44320088)) 
    \rom_do[6]_i_6 
       (.I0(rom_addr[3]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [6]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[6]_i_8_n_0 ),
        .O(\rom_do[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom_do[6]_i_8 
       (.I0(\rom_reg[19]__0 [6]),
        .I1(\rom_reg[18]__0 [6]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[17]__0 [6]),
        .I4(rom_addr[0]),
        .I5(\rom_reg[16]__0 [6]),
        .O(\rom_do[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \rom_do[6]_i_9 
       (.I0(\rom_reg[3]__0 [6]),
        .I1(\rom_reg[2]__0 [6]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[1]__0 [6]),
        .I4(rom_addr[0]),
        .O(\rom_do[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rom_do[7]_i_10 
       (.I0(\rom_reg[6]__0 [7]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[5]__0 [7]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[4]__0 [7]),
        .O(\rom_do[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \rom_do[7]_i_2 
       (.I0(rom_addr[2]),
        .I1(\rom_do[7]_i_4_n_0 ),
        .I2(rom_addr[3]),
        .I3(\rom_do[7]_i_5_n_0 ),
        .I4(rom_addr[4]),
        .I5(\rom_do[7]_i_6_n_0 ),
        .O(\rom_do[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \rom_do[7]_i_3 
       (.I0(rom_addr[1]),
        .I1(rom_addr[2]),
        .I2(rom_addr[3]),
        .I3(rom_addr[0]),
        .I4(rom_addr[4]),
        .O(\rom_do[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rom_do[7]_i_4 
       (.I0(rom_addr[1]),
        .I1(rom_addr[0]),
        .O(\rom_do[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCB8FFFFCCB80000)) 
    \rom_do[7]_i_5 
       (.I0(\rom_reg[22]__0 [7]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[20]__0 [7]),
        .I3(rom_addr[0]),
        .I4(rom_addr[2]),
        .I5(\rom_do[7]_i_7_n_0 ),
        .O(\rom_do[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[7]_i_6 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [7]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do_reg[7]_i_8_n_0 ),
        .O(\rom_do[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rom_do[7]_i_7 
       (.I0(\rom_reg[19]__0 [7]),
        .I1(\rom_reg[18]__0 [7]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[17]__0 [7]),
        .I4(rom_addr[0]),
        .I5(\rom_reg[16]__0 [7]),
        .O(\rom_do[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \rom_do[7]_i_9 
       (.I0(\rom_reg[3]__0 [7]),
        .I1(\rom_reg[2]__0 [7]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[1]__0 [7]),
        .I4(rom_addr[0]),
        .O(\rom_do[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0030BB3300308800)) 
    \rom_do[8]_i_1 
       (.I0(\rom_do[8]_i_2_n_0 ),
        .I1(rom_addr[5]),
        .I2(\rom_do_reg[8]_i_3_n_0 ),
        .I3(rom_addr[3]),
        .I4(rom_addr[4]),
        .I5(\rom_do[8]_i_4_n_0 ),
        .O(rom[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \rom_do[8]_i_2 
       (.I0(rom_addr[1]),
        .I1(rom_addr[2]),
        .I2(rom_addr[0]),
        .O(\rom_do[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[8]_i_4 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [8]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[8]_i_7_n_0 ),
        .O(\rom_do[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[8]_i_5 
       (.I0(\rom_reg[19]__0 [8]),
        .I1(\rom_reg[18]__0 [8]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [8]),
        .I4(rom_addr[0]),
        .O(\rom_do[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \rom_do[8]_i_6 
       (.I0(\rom_reg[22]__0 [8]),
        .I1(rom_addr[1]),
        .I2(\rom_reg[21]__0 [8]),
        .I3(rom_addr[0]),
        .I4(\rom_reg[20]__0 [8]),
        .O(\rom_do[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[8]_i_7 
       (.I0(\rom_reg[5]__0 [8]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [8]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [8]),
        .I5(rom_addr[0]),
        .O(\rom_do[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \rom_do[9]_i_1 
       (.I0(rom_addr[0]),
        .I1(rom_addr[2]),
        .I2(rom_addr[3]),
        .I3(rom_addr[4]),
        .I4(rom_addr[5]),
        .I5(\rom_do_reg[9]_i_2_n_0 ),
        .O(rom[9]));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \rom_do[9]_i_3 
       (.I0(rom_addr[2]),
        .I1(rom_addr[0]),
        .I2(\rom_reg[15]__0 [9]),
        .I3(rom_addr[1]),
        .I4(rom_addr[3]),
        .I5(\rom_do[9]_i_5_n_0 ),
        .O(\rom_do[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E22E22)) 
    \rom_do[9]_i_4 
       (.I0(\rom_do[9]_i_6_n_0 ),
        .I1(rom_addr[2]),
        .I2(rom_addr[0]),
        .I3(\rom_reg[20]__0 [9]),
        .I4(rom_addr[1]),
        .I5(rom_addr[3]),
        .O(\rom_do[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h30BB308800330033)) 
    \rom_do[9]_i_5 
       (.I0(\rom_reg[5]__0 [9]),
        .I1(rom_addr[2]),
        .I2(\rom_reg[3]__0 [9]),
        .I3(rom_addr[1]),
        .I4(\rom_reg[1]__0 [9]),
        .I5(rom_addr[0]),
        .O(\rom_do[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rom_do[9]_i_6 
       (.I0(\rom_reg[19]__0 [9]),
        .I1(\rom_reg[18]__0 [9]),
        .I2(rom_addr[1]),
        .I3(\rom_reg[16]__0 [9]),
        .I4(rom_addr[0]),
        .O(\rom_do[9]_i_6_n_0 ));
  FDRE \rom_do_reg[0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[0]),
        .Q(rom_do[0]),
        .R(1'b0));
  MUXF7 \rom_do_reg[0]_i_3 
       (.I0(\rom_do[0]_i_4_n_0 ),
        .I1(\rom_do[0]_i_5_n_0 ),
        .O(\rom_do_reg[0]_i_3_n_0 ),
        .S(rom_addr[4]));
  FDRE \rom_do_reg[10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom_do[10]_i_1_n_0 ),
        .Q(rom_do[10]),
        .R(1'b0));
  FDRE \rom_do_reg[11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[11]),
        .Q(rom_do[11]),
        .R(1'b0));
  MUXF7 \rom_do_reg[11]_i_1 
       (.I0(\rom_do[11]_i_2_n_0 ),
        .I1(\rom_do[11]_i_3_n_0 ),
        .O(rom[11]),
        .S(rom_addr[5]));
  MUXF7 \rom_do_reg[11]_i_5 
       (.I0(\rom_do[11]_i_7_n_0 ),
        .I1(\rom_do[11]_i_8_n_0 ),
        .O(\rom_do_reg[11]_i_5_n_0 ),
        .S(rom_addr[2]));
  FDRE \rom_do_reg[12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[12]),
        .Q(rom_do[12]),
        .R(1'b0));
  FDRE \rom_do_reg[13] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom_do[13]_i_1_n_0 ),
        .Q(rom_do[13]),
        .R(1'b0));
  FDRE \rom_do_reg[14] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom_do[14]_i_1_n_0 ),
        .Q(rom_do[14]),
        .R(1'b0));
  FDRE \rom_do_reg[15] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[15]),
        .Q(rom_do[15]),
        .R(1'b0));
  MUXF7 \rom_do_reg[15]_i_1 
       (.I0(\rom_do[15]_i_2_n_0 ),
        .I1(\rom_do[15]_i_3_n_0 ),
        .O(rom[15]),
        .S(rom_addr[5]));
  FDRE \rom_do_reg[1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[1]),
        .Q(rom_do[1]),
        .R(1'b0));
  FDRE \rom_do_reg[23] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[23]),
        .Q(rom_do[23]),
        .R(1'b0));
  FDRE \rom_do_reg[26] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[26]),
        .Q(rom_do[26]),
        .R(1'b0));
  FDRE \rom_do_reg[27] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[27]),
        .Q(rom_do[27]),
        .R(1'b0));
  FDRE \rom_do_reg[28] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[28]),
        .Q(rom_do[28]),
        .R(1'b0));
  FDRE \rom_do_reg[29] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[29]),
        .Q(rom_do[29]),
        .R(1'b0));
  FDRE \rom_do_reg[2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[2]),
        .Q(rom_do[2]),
        .R(1'b0));
  MUXF7 \rom_do_reg[2]_i_2 
       (.I0(\rom_do[2]_i_3_n_0 ),
        .I1(\rom_do[2]_i_4_n_0 ),
        .O(\rom_do_reg[2]_i_2_n_0 ),
        .S(rom_addr[4]));
  FDRE \rom_do_reg[30] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[30]),
        .Q(rom_do[30]),
        .R(1'b0));
  FDRE \rom_do_reg[31] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[31]),
        .Q(rom_do[31]),
        .R(1'b0));
  FDRE \rom_do_reg[32] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[32]),
        .Q(rom_do[32]),
        .R(1'b0));
  FDRE \rom_do_reg[33] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[33]),
        .Q(rom_do[33]),
        .R(1'b0));
  FDRE \rom_do_reg[34] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[34]),
        .Q(rom_do[34]),
        .R(1'b0));
  FDRE \rom_do_reg[35] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[35]),
        .Q(rom_do[35]),
        .R(1'b0));
  FDRE \rom_do_reg[36] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[36]),
        .Q(rom_do[36]),
        .R(1'b0));
  FDRE \rom_do_reg[37] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[37]),
        .Q(rom_do[37]),
        .R(1'b0));
  FDRE \rom_do_reg[38] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[38]),
        .Q(rom_do[38]),
        .R(1'b0));
  FDRE \rom_do_reg[3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[3]),
        .Q(rom_do[3]),
        .R(1'b0));
  FDRE \rom_do_reg[4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[4]),
        .Q(rom_do[4]),
        .R(1'b0));
  MUXF7 \rom_do_reg[4]_i_1 
       (.I0(\rom_do[4]_i_2_n_0 ),
        .I1(\rom_do[4]_i_3_n_0 ),
        .O(rom[4]),
        .S(rom_addr[5]));
  FDRE \rom_do_reg[5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[5]),
        .Q(rom_do[5]),
        .R(1'b0));
  FDRE \rom_do_reg[6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[6]),
        .Q(rom_do[6]),
        .R(1'b0));
  MUXF7 \rom_do_reg[6]_i_4 
       (.I0(\rom_do[6]_i_5_n_0 ),
        .I1(\rom_do[6]_i_6_n_0 ),
        .O(\rom_do_reg[6]_i_4_n_0 ),
        .S(rom_addr[4]));
  MUXF7 \rom_do_reg[6]_i_7 
       (.I0(\rom_do[6]_i_9_n_0 ),
        .I1(\rom_do[6]_i_10_n_0 ),
        .O(\rom_do_reg[6]_i_7_n_0 ),
        .S(rom_addr[2]));
  FDRE \rom_do_reg[7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[7]),
        .Q(rom_do[7]),
        .R(1'b0));
  MUXF7 \rom_do_reg[7]_i_1 
       (.I0(\rom_do[7]_i_2_n_0 ),
        .I1(\rom_do[7]_i_3_n_0 ),
        .O(rom[7]),
        .S(rom_addr[5]));
  MUXF7 \rom_do_reg[7]_i_8 
       (.I0(\rom_do[7]_i_9_n_0 ),
        .I1(\rom_do[7]_i_10_n_0 ),
        .O(\rom_do_reg[7]_i_8_n_0 ),
        .S(rom_addr[2]));
  FDRE \rom_do_reg[8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[8]),
        .Q(rom_do[8]),
        .R(1'b0));
  MUXF7 \rom_do_reg[8]_i_3 
       (.I0(\rom_do[8]_i_5_n_0 ),
        .I1(\rom_do[8]_i_6_n_0 ),
        .O(\rom_do_reg[8]_i_3_n_0 ),
        .S(rom_addr[2]));
  FDRE \rom_do_reg[9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(rom[9]),
        .Q(rom_do[9]),
        .R(1'b0));
  MUXF7 \rom_do_reg[9]_i_2 
       (.I0(\rom_do[9]_i_3_n_0 ),
        .I1(\rom_do[9]_i_4_n_0 ),
        .O(\rom_do_reg[9]_i_2_n_0 ),
        .S(rom_addr[4]));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[15][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[0]),
        .Q(\rom_reg[15]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_DIVCLK_DIVIDE[5]),
        .Q(\rom_reg[15]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_DIVCLK_DIVIDE[6]),
        .Q(\rom_reg[15]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[15][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[12]),
        .Q(\rom_reg[15]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][13] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[13]),
        .Q(\rom_reg[15]__0 [13]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[1]),
        .Q(\rom_reg[15]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[2]),
        .Q(\rom_reg[15]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[3]),
        .Q(\rom_reg[15]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[4]),
        .Q(\rom_reg[15]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[5]),
        .Q(\rom_reg[15]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[15][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_6_in[6]),
        .Q(\rom_reg[15]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_DIVCLK_DIVIDE[2]),
        .Q(\rom_reg[15]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_DIVCLK_DIVIDE[3]),
        .Q(\rom_reg[15]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[15][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_DIVCLK_DIVIDE[4]),
        .Q(\rom_reg[15]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[16][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[0]),
        .Q(\rom_reg[16]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKFBOUT_MULT[5]),
        .Q(\rom_reg[16]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKFBOUT_MULT[6]),
        .Q(\rom_reg[16]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[1]),
        .Q(\rom_reg[16]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[2]),
        .Q(\rom_reg[16]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[3]),
        .Q(\rom_reg[16]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[4]),
        .Q(\rom_reg[16]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(low_time[5]),
        .Q(\rom_reg[16]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(high_time),
        .Q(\rom_reg[16]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[16][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKFBOUT_MULT[2]),
        .Q(\rom_reg[16]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKFBOUT_MULT[3]),
        .Q(\rom_reg[16]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[16][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKFBOUT_MULT[4]),
        .Q(\rom_reg[16]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[17][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(no_count),
        .Q(\rom_reg[17]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[17][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(w_edge),
        .Q(\rom_reg[17]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[18][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[20]),
        .Q(\rom_reg[18]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[18][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[21]),
        .Q(\rom_reg[18]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[18][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[22]),
        .Q(\rom_reg[18]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[23]),
        .Q(\rom_reg[18]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[18][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[24]),
        .Q(\rom_reg[18]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[25]),
        .Q(\rom_reg[18]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[26]),
        .Q(\rom_reg[18]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[27]),
        .Q(\rom_reg[18]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[28]),
        .Q(\rom_reg[18]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[18][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[29]),
        .Q(\rom_reg[18]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[19][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[0]),
        .Q(\rom_reg[19]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[30]),
        .Q(\rom_reg[19]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[19][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[31]),
        .Q(\rom_reg[19]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[19][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[32]),
        .Q(\rom_reg[19]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[19][13] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[33]),
        .Q(\rom_reg[19]__0 [13]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][14] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[34]),
        .Q(\rom_reg[19]__0 [14]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[1]),
        .Q(\rom_reg[19]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[2]),
        .Q(\rom_reg[19]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[3]),
        .Q(\rom_reg[19]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[4]),
        .Q(\rom_reg[19]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[5]),
        .Q(\rom_reg[19]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[6]),
        .Q(\rom_reg[19]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[7]),
        .Q(\rom_reg[19]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[8]),
        .Q(\rom_reg[19]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[19][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[9]),
        .Q(\rom_reg[19]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][0]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT0_DIVIDE[5]),
        .Q(\rom_reg[1]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT0_DIVIDE[6]),
        .Q(\rom_reg[1]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][1]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][2]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][3]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][4]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[1][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][5]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\rom[1][6]_i_1_n_0 ),
        .Q(\rom_reg[1]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT0_DIVIDE[2]),
        .Q(\rom_reg[1]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT0_DIVIDE[3]),
        .Q(\rom_reg[1]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[1][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT0_DIVIDE[4]),
        .Q(\rom_reg[1]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[10]),
        .Q(\rom_reg[20]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[20][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[35]),
        .Q(\rom_reg[20]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[36]),
        .Q(\rom_reg[20]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[37]),
        .Q(\rom_reg[20]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][13] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[38]),
        .Q(\rom_reg[20]__0 [13]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[20][14] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[39]),
        .Q(\rom_reg[20]__0 [14]),
        .R(1'b0));
  CARRY8 \rom_reg[20][14]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED [7],\rom_reg[20][14]_i_3_n_1 ,\rom_reg[20][14]_i_3_n_2 ,\rom_reg[20][14]_i_3_n_3 ,\NLW_rom_reg[20][14]_i_3_CO_UNCONNECTED [3],\rom_reg[20][14]_i_3_n_5 ,\rom_reg[20][14]_i_3_n_6 ,\rom_reg[20][14]_i_3_n_7 }),
        .DI({1'b0,\rom[20][14]_i_9_n_0 ,p_0_in__0,\rom[20][14]_i_11_n_0 ,\rom[20][14]_i_12_n_0 ,\rom[20][14]_i_13_n_0 ,PROG_CLKFBOUT_MULT[0],1'b0}),
        .O({\rom_reg[20][14]_i_3_n_8 ,\rom_reg[20][14]_i_3_n_9 ,\rom_reg[20][14]_i_3_n_10 ,\rom_reg[20][14]_i_3_n_11 ,\rom_reg[20][14]_i_3_n_12 ,\rom_reg[20][14]_i_3_n_13 ,\rom_reg[20][14]_i_3_n_14 ,\rom_reg[20][14]_i_3_n_15 }),
        .S({\rom[20][14]_i_14_n_0 ,\rom[20][14]_i_15_n_0 ,\rom[20][14]_i_16_n_0 ,\rom[20][14]_i_17_n_0 ,\rom[20][14]_i_18_n_0 ,\rom[20][14]_i_19_n_0 ,\rom[20][14]_i_20_n_0 ,\rom[20][14]_i_21_n_0 }));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[20][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[11]),
        .Q(\rom_reg[20]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[20][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[12]),
        .Q(\rom_reg[20]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[13]),
        .Q(\rom_reg[20]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[20][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[14]),
        .Q(\rom_reg[20]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[15]),
        .Q(\rom_reg[20]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[16]),
        .Q(\rom_reg[20]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[17]),
        .Q(\rom_reg[20]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[18]),
        .Q(\rom_reg[20]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[20][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_lock[19]),
        .Q(\rom_reg[20]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[21][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[7]),
        .Q(\rom_reg[21]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[21][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[8]),
        .Q(\rom_reg[21]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[21][15] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[9]),
        .Q(\rom_reg[21]__0 [15]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[21][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[6]),
        .Q(\rom_reg[21]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[3]),
        .Q(\rom_reg[22]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[4]),
        .Q(\rom_reg[22]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][15] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[5]),
        .Q(\rom_reg[22]__0 [15]),
        .R(1'b0));
  CARRY8 \rom_reg[22][15]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED [7],\rom_reg[22][15]_i_7_n_1 ,\rom_reg[22][15]_i_7_n_2 ,\rom_reg[22][15]_i_7_n_3 ,\NLW_rom_reg[22][15]_i_7_CO_UNCONNECTED [3],\rom_reg[22][15]_i_7_n_5 ,\rom_reg[22][15]_i_7_n_6 ,\rom_reg[22][15]_i_7_n_7 }),
        .DI({1'b0,\rom[20][14]_i_9_n_0 ,p_0_in__0,\rom[20][14]_i_11_n_0 ,\rom[22][15]_i_13_n_0 ,\rom[22][15]_i_14_n_0 ,PROG_CLKFBOUT_MULT[0],1'b0}),
        .O({\rom_reg[22][15]_i_7_n_8 ,\rom_reg[22][15]_i_7_n_9 ,\rom_reg[22][15]_i_7_n_10 ,\rom_reg[22][15]_i_7_n_11 ,\rom_reg[22][15]_i_7_n_12 ,\rom_reg[22][15]_i_7_n_13 ,\rom_reg[22][15]_i_7_n_14 ,\NLW_rom_reg[22][15]_i_7_O_UNCONNECTED [0]}),
        .S({\rom[22][15]_i_15_n_0 ,\rom[22][15]_i_16_n_0 ,\rom[22][15]_i_17_n_0 ,\rom[22][15]_i_18_n_0 ,\rom[22][15]_i_19_n_0 ,\rom[22][15]_i_20_n_0 ,\rom[22][15]_i_21_n_0 ,\rom[22][15]_i_22_n_0 }));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[0]),
        .Q(\rom_reg[22]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[1]),
        .Q(\rom_reg[22]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[22][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(i_s1_digital_filt[2]),
        .Q(\rom_reg[22]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[2][12] 
       (.C(DCLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\rom_reg[2]__0 [12]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[2][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(\rom_reg[2]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[2][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(\rom_reg[2]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[3][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[0]),
        .Q(\rom_reg[3]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT1_DIVIDE[5]),
        .Q(\rom_reg[3]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT1_DIVIDE[6]),
        .Q(\rom_reg[3]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(\rom_reg[3]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(\rom_reg[3]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(\rom_reg[3]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(\rom_reg[3]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(\rom_reg[3]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[3][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_2_in[6]),
        .Q(\rom_reg[3]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT1_DIVIDE[2]),
        .Q(\rom_reg[3]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT1_DIVIDE[3]),
        .Q(\rom_reg[3]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[3][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT1_DIVIDE[4]),
        .Q(\rom_reg[3]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[4][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_3_in[6]),
        .Q(\rom_reg[4]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[4][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_3_in[7]),
        .Q(\rom_reg[4]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[5][0] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[0]),
        .Q(\rom_reg[5]__0 [0]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][10] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT2_DIVIDE[5]),
        .Q(\rom_reg[5]__0 [10]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][11] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT2_DIVIDE[6]),
        .Q(\rom_reg[5]__0 [11]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][1] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[1]),
        .Q(\rom_reg[5]__0 [1]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][2] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[2]),
        .Q(\rom_reg[5]__0 [2]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[3]),
        .Q(\rom_reg[5]__0 [3]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][4] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[4]),
        .Q(\rom_reg[5]__0 [4]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][5] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[5]),
        .Q(\rom_reg[5]__0 [5]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[5][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_4_in[6]),
        .Q(\rom_reg[5]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT2_DIVIDE[2]),
        .Q(\rom_reg[5]__0 [7]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][8] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT2_DIVIDE[3]),
        .Q(\rom_reg[5]__0 [8]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[5][9] 
       (.C(DCLK),
        .CE(1'b1),
        .D(PROG_CLKOUT2_DIVIDE[4]),
        .Q(\rom_reg[5]__0 [9]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rom_reg[6][6] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_5_in[6]),
        .Q(\rom_reg[6]__0 [6]),
        .R(1'b0));
  (* ROM_STYLE = "distributed" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rom_reg[6][7] 
       (.C(DCLK),
        .CE(1'b1),
        .D(p_5_in[7]),
        .Q(\rom_reg[6]__0 [7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \state_count[0]_i_1 
       (.I0(state_count[0]),
        .O(\state_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \state_count[1]_i_1 
       (.I0(state_count[0]),
        .I1(state_count[1]),
        .O(\state_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \state_count[2]_i_1 
       (.I0(state_count[1]),
        .I1(state_count[0]),
        .I2(state_count[2]),
        .O(\state_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8FFFF00020000)) 
    \state_count[3]_i_1 
       (.I0(current_state[3]),
        .I1(state_count[2]),
        .I2(state_count[0]),
        .I3(state_count[1]),
        .I4(\state_count[4]_i_2_n_0 ),
        .I5(state_count[3]),
        .O(\state_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \state_count[4]_i_1 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(current_state[3]),
        .O(\state_count[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0006)) 
    \state_count[4]_i_2 
       (.I0(current_state[3]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(current_state[2]),
        .O(\state_count[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \state_count[4]_i_3 
       (.I0(state_count[3]),
        .I1(state_count[2]),
        .I2(state_count[0]),
        .I3(state_count[1]),
        .I4(state_count[4]),
        .O(\state_count[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \state_count_reg[0] 
       (.C(DCLK),
        .CE(\state_count[4]_i_2_n_0 ),
        .D(\state_count[0]_i_1_n_0 ),
        .Q(state_count[0]),
        .S(\state_count[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \state_count_reg[1] 
       (.C(DCLK),
        .CE(\state_count[4]_i_2_n_0 ),
        .D(\state_count[1]_i_1_n_0 ),
        .Q(state_count[1]),
        .S(\state_count[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \state_count_reg[2] 
       (.C(DCLK),
        .CE(\state_count[4]_i_2_n_0 ),
        .D(\state_count[2]_i_1_n_0 ),
        .Q(state_count[2]),
        .S(\state_count[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_count_reg[3] 
       (.C(DCLK),
        .CE(1'b1),
        .D(\state_count[3]_i_1_n_0 ),
        .Q(state_count[3]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \state_count_reg[4] 
       (.C(DCLK),
        .CE(\state_count[4]_i_2_n_0 ),
        .D(\state_count[4]_i_3_n_0 ),
        .Q(state_count[4]),
        .S(\state_count[4]_i_1_n_0 ));
endmodule

(* C_COMPONENT_NAME = "design_1_vid_phy_controller_0_0" *) (* C_DEVICE = "xczu9eg" *) (* C_FAMILY = "zynquplus" *) 
(* C_Hdmi_Fast_Switch = "1" *) (* C_INPUT_PIXELS_PER_CLOCK = "2" *) (* C_NIDRU = "0" *) 
(* C_NIDRU_REFCLK_SEL = "0" *) (* C_RX_PLL_SELECTION = "6" *) (* C_RX_REFCLK_SEL = "0" *) 
(* C_Rx_No_Of_Channels = "3" *) (* C_Rx_Protocol = "3" *) (* C_SILICON_REVISION = "0" *) 
(* C_SPEEDGRADE = "-2" *) (* C_SupportLevel = "1" *) (* C_TX_PLL_SELECTION = "0" *) 
(* C_TX_REFCLK_SEL = "1" *) (* C_TransceiverControl = "0" *) (* C_Tx_No_Of_Channels = "3" *) 
(* C_Tx_Protocol = "1" *) (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
(* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "40" *) 
(* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "40" *) (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "1" *) 
(* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "40" *) (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "40" *) 
(* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* GTEASTREFCLK0 = "6" *) 
(* GTEASTREFCLK1 = "7" *) (* GTNORTHREFCLK0 = "2" *) (* GTNORTHREFCLK1 = "3" *) 
(* GTREFCLK0 = "0" *) (* GTREFCLK1 = "1" *) (* GTSOUTHREFCLK0 = "4" *) 
(* GTSOUTHREFCLK1 = "5" *) (* GTWESTREFCLK0 = "8" *) (* GTWESTREFCLK1 = "9" *) 
(* Tx_Buffer_Bypass = "1" *) (* c_sub_core_name = "design_1_vid_phy_controller_0_0_gtwrapper" *) (* pBANK0 = "5'b00000" *) 
(* pBANK1 = "5'b00001" *) (* pBANK2 = "5'b00010" *) (* pBANK3 = "5'b00011" *) 
module design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_top
   (mgtrefclk0_pad_n_in,
    mgtrefclk0_pad_p_in,
    mgtrefclk1_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk0_in,
    mgtrefclk1_in,
    drpclk,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gteastrefclk0_in,
    gteastrefclk1_in,
    gtwestrefclk0_in,
    gtwestrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    phy_rxn_in,
    phy_rxp_in,
    phy_txn_out,
    phy_txp_out,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch3_tready,
    vid_phy_tx_axi4s_ch3_tdata,
    vid_phy_tx_axi4s_ch3_tuser,
    vid_phy_tx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_ch3_tdata,
    vid_phy_rx_axi4s_ch3_tuser,
    vid_phy_rx_axi4s_ch3_tready,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_control_sb_tx_tready,
    vid_phy_control_sb_tx_tdata,
    vid_phy_control_sb_tx_tvalid,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tready,
    vid_phy_control_sb_rx_tready,
    vid_phy_control_sb_rx_tdata,
    vid_phy_control_sb_rx_tvalid,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tready,
    tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    rx_tmds_clk,
    rx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    mgtrefclk0_odiv2_in,
    mgtrefclk1_odiv2_in,
    gtnorthrefclk0_odiv2_in,
    gtnorthrefclk1_odiv2_in,
    gtsouthrefclk0_odiv2_in,
    gtsouthrefclk1_odiv2_in,
    txrefclk_ceb,
    rxrefclk_ceb,
    txoutclk,
    rxoutclk,
    irq);
  input mgtrefclk0_pad_n_in;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk0_in;
  input mgtrefclk1_in;
  input drpclk;
  input gtnorthrefclk0_in;
  input gtnorthrefclk1_in;
  input gtsouthrefclk0_in;
  input gtsouthrefclk1_in;
  input gteastrefclk0_in;
  input gteastrefclk1_in;
  input gtwestrefclk0_in;
  input gtwestrefclk1_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [2:0]phy_rxn_in;
  input [2:0]phy_rxp_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input [9:0]vid_phy_axi4lite_awaddr;
  input [2:0]vid_phy_axi4lite_awprot;
  input vid_phy_axi4lite_awvalid;
  output vid_phy_axi4lite_awready;
  input [31:0]vid_phy_axi4lite_wdata;
  input [3:0]vid_phy_axi4lite_wstrb;
  input vid_phy_axi4lite_wvalid;
  output vid_phy_axi4lite_wready;
  output [1:0]vid_phy_axi4lite_bresp;
  output vid_phy_axi4lite_bvalid;
  input vid_phy_axi4lite_bready;
  input [9:0]vid_phy_axi4lite_araddr;
  input [2:0]vid_phy_axi4lite_arprot;
  input vid_phy_axi4lite_arvalid;
  output vid_phy_axi4lite_arready;
  output [31:0]vid_phy_axi4lite_rdata;
  output [1:0]vid_phy_axi4lite_rresp;
  output vid_phy_axi4lite_rvalid;
  input vid_phy_axi4lite_rready;
  input vid_phy_tx_axi4s_aclk;
  input vid_phy_tx_axi4s_aresetn;
  output vid_phy_tx_axi4s_ch0_tready;
  input [39:0]vid_phy_tx_axi4s_ch0_tdata;
  input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  input vid_phy_tx_axi4s_ch0_tvalid;
  output vid_phy_tx_axi4s_ch1_tready;
  input [39:0]vid_phy_tx_axi4s_ch1_tdata;
  input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  input vid_phy_tx_axi4s_ch1_tvalid;
  output vid_phy_tx_axi4s_ch2_tready;
  input [39:0]vid_phy_tx_axi4s_ch2_tdata;
  input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  input vid_phy_tx_axi4s_ch2_tvalid;
  output vid_phy_tx_axi4s_ch3_tready;
  input [39:0]vid_phy_tx_axi4s_ch3_tdata;
  input [0:0]vid_phy_tx_axi4s_ch3_tuser;
  input vid_phy_tx_axi4s_ch3_tvalid;
  input vid_phy_rx_axi4s_aclk;
  input vid_phy_rx_axi4s_aresetn;
  output vid_phy_rx_axi4s_ch0_tvalid;
  output [39:0]vid_phy_rx_axi4s_ch0_tdata;
  output [0:0]vid_phy_rx_axi4s_ch0_tuser;
  input vid_phy_rx_axi4s_ch0_tready;
  output vid_phy_rx_axi4s_ch1_tvalid;
  output [39:0]vid_phy_rx_axi4s_ch1_tdata;
  output [0:0]vid_phy_rx_axi4s_ch1_tuser;
  input vid_phy_rx_axi4s_ch1_tready;
  output vid_phy_rx_axi4s_ch2_tvalid;
  output [39:0]vid_phy_rx_axi4s_ch2_tdata;
  output [0:0]vid_phy_rx_axi4s_ch2_tuser;
  input vid_phy_rx_axi4s_ch2_tready;
  output vid_phy_rx_axi4s_ch3_tvalid;
  output [39:0]vid_phy_rx_axi4s_ch3_tdata;
  output [0:0]vid_phy_rx_axi4s_ch3_tuser;
  input vid_phy_rx_axi4s_ch3_tready;
  input vid_phy_sb_aclk;
  input vid_phy_sb_aresetn;
  output vid_phy_control_sb_tx_tready;
  input [0:0]vid_phy_control_sb_tx_tdata;
  input vid_phy_control_sb_tx_tvalid;
  output vid_phy_status_sb_tx_tvalid;
  output [1:0]vid_phy_status_sb_tx_tdata;
  input vid_phy_status_sb_tx_tready;
  output vid_phy_control_sb_rx_tready;
  input [0:0]vid_phy_control_sb_rx_tdata;
  input vid_phy_control_sb_rx_tvalid;
  output vid_phy_status_sb_rx_tvalid;
  output [0:0]vid_phy_status_sb_rx_tdata;
  input vid_phy_status_sb_rx_tready;
  input tx_refclk_rdy;
  output tx_tmds_clk;
  output tx_video_clk;
  output rx_tmds_clk;
  output rx_video_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output rx_tmds_clk_p;
  output rx_tmds_clk_n;
  input mgtrefclk0_odiv2_in;
  input mgtrefclk1_odiv2_in;
  input gtnorthrefclk0_odiv2_in;
  input gtnorthrefclk1_odiv2_in;
  input gtsouthrefclk0_odiv2_in;
  input gtsouthrefclk1_odiv2_in;
  output txrefclk_ceb;
  output rxrefclk_ceb;
  output txoutclk;
  output rxoutclk;
  output irq;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]DRP_Config;
  wire [31:0]DRP_Config_common;
  wire DRP_Rsp_Rd_Toggle;
  wire DRP_Rsp_Rd_Toggle_0;
  wire DRP_Rsp_Rd_Toggle_1;
  wire DRP_Rsp_Rd_Toggle_2;
  wire [17:0]DRP_Status_b0gt0;
  wire DRP_Status_b0gt0_16_sync;
  wire [17:0]DRP_Status_b0gt1;
  wire DRP_Status_b0gt1_16_sync;
  wire [17:0]DRP_Status_b0gt2;
  wire DRP_Status_b0gt2_16_sync;
  wire [17:0]DRP_Status_common;
  wire DRP_Status_common_16_sync;
  wire b0_CPLL_LOCK_DLY5_out;
  wire [23:0]b0_CPLL_LOCK_DLY_CNT;
  wire [23:1]b0_CPLL_LOCK_DLY_CNT0;
  wire \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire b0_CPLL_LOCK_DLY_reg_n_0;
  wire b0_CPLL_RESET;
  wire b0_MMCM_TX_DRP_LOCKED_DLY9_out;
  wire [23:0]b0_MMCM_TX_DRP_LOCKED_DLY_CNT;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_CNT0;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0;
  wire b0_MMCM_TX_DRP_RESET;
  wire b0_MMCM_TX_DRP_SEN;
  wire b0_MMCM_TX_DRP_SRDY;
  wire b0_MMCM_TX_PWRDN;
  wire b0_OBUFTDS_TX_EN;
  wire [9:0]b0_PROG_TX_CLKFBOUT_FRAC;
  wire [7:0]b0_PROG_TX_CLKFBOUT_MULT;
  wire [7:0]b0_PROG_TX_CLKOUT0_DIVIDE;
  wire [9:0]b0_PROG_TX_CLKOUT0_FRAC;
  wire [7:0]b0_PROG_TX_CLKOUT1_DIVIDE;
  wire [7:0]b0_PROG_TX_CLKOUT2_DIVIDE;
  wire [7:0]b0_PROG_TX_DIVCLK_DIVIDE;
  wire b0_QPLL_LOCK_DLY3_out;
  wire [23:0]b0_QPLL_LOCK_DLY_CNT;
  wire b0_QPLL_LOCK_DLY_CNT0;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_QPLL_LOCK_DLY_reg_n_0;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ;
  wire b0_TX_LINK_RDY_i_1_n_0;
  wire b0_TX_LINK_RDY_i_2_n_0;
  wire [7:0]b0_clkdet_ctrl_lock_cntr_threshold;
  wire b0_clkdet_ctrl_run;
  wire b0_clkdet_ctrl_rx_freq_rst;
  wire b0_clkdet_ctrl_rx_tmr_clr;
  wire b0_clkdet_ctrl_tx_freq_rst;
  wire b0_clkdet_ctrl_tx_tmr_clr;
  (* DONT_TOUCH *) wire b0_clkdet_dru_refclk;
  wire [31:11]b0_clkdet_freq_cntr_timeout;
  wire b0_clkdet_rx_tmr_evt_clr;
  wire b0_clkdet_tx_tmr_evt_clr;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[10] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[11] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[12] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[145] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[146] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[147] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[148] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[149] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[14] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[150] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[151] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[152] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[153] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[154] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[155] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[157] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[158] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[159] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[15] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[160] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[161] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[162] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[163] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[164] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[165] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[166] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[167] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[168] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[169] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[16] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[170] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[171] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[172] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[173] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[174] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[175] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[176] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[177] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[178] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[179] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[180] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[181] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[182] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[183] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[189] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[18] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[190] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[191] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[192] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[193] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[194] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[195] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[196] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[197] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[198] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[199] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[19] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[200] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[201] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[202] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[203] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[204] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[20] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[22] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[235] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[236] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[237] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[238] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[23] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[241] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[242] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[243] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[244] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[247] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[248] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[249] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[24] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[250] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[257] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[259] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[25] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[26] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[27] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[28] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[293] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[29] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[309] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[325] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[355] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[356] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[357] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[358] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[362] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[363] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[364] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[365] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[369] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[370] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[371] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[372] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[596] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[597] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[598] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[603] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[940] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[942] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[943] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[944] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[946] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[947] ;
  wire \cfg_phy_mem_map_control_b0_reg_n_0_[948] ;
  wire cfg_phy_mem_map_status;
  wire \cfg_phy_mem_map_status_reg_n_0_[100] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[101] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[102] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[103] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[104] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[105] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[106] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[107] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[108] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[109] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[10] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[110] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[111] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[112] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[113] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[114] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[115] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[116] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[117] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[120] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[121] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[122] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[125] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[126] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[127] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[130] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[131] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[138] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[139] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[140] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[142] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[143] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[144] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[146] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[147] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[148] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[153] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[154] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[155] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[157] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[158] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[15] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[161] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[162] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[163] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[168] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[16] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[18] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[19] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[1] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[21] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[22] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[233] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[234] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[235] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[236] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[248] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[249] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[250] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[251] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[252] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[253] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[254] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[255] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[256] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[257] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[258] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[259] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[260] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[261] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[262] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[263] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[264] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[265] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[27] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[280] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[281] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[282] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[283] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[284] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[285] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[286] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[287] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[288] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[289] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[28] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[290] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[291] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[292] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[293] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[294] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[295] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[296] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[297] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[29] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[2] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[30] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[312] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[313] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[314] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[315] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[316] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[317] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[318] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[319] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[31] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[320] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[321] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[322] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[323] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[324] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[325] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[326] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[327] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[328] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[329] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[32] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[333] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[334] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[335] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[336] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[33] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[34] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[35] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[36] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[37] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[38] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[39] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[3] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[40] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[41] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[42] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[43] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[44] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[45] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[46] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[47] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[48] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[49] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[4] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[50] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[51] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[52] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[53] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[54] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[55] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[56] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[57] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[58] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[59] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[60] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[61] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[62] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[63] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[64] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[65] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[66] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[67] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[68] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[69] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[6] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[70] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[71] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[72] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[73] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[74] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[75] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[76] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[77] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[78] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[79] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[7] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[80] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[99] ;
  wire \cfg_phy_mem_map_status_reg_n_0_[9] ;
  wire [28:11]clk_dru_freq;
  wire [7:0]clk_rx_flt_lock_cnt_reg__0;
  wire clk_rx_freq_lock;
  wire clk_rx_tmr;
  wire [31:1]clk_rx_tmr0;
  wire clk_rx_tmr_end;
  wire [28:11]clk_tx_freq;
  wire clk_tx_tmr;
  wire [31:1]clk_tx_tmr0;
  wire clk_tx_tmr_end;
  wire clock_detector_inst_n_0;
  wire clock_detector_inst_n_1;
  wire clock_detector_inst_n_11;
  wire clock_detector_inst_n_119;
  wire clock_detector_inst_n_12;
  wire clock_detector_inst_n_13;
  wire clock_detector_inst_n_14;
  wire clock_detector_inst_n_15;
  wire clock_detector_inst_n_16;
  wire clock_detector_inst_n_17;
  wire clock_detector_inst_n_18;
  wire clock_detector_inst_n_19;
  wire clock_detector_inst_n_2;
  wire clock_detector_inst_n_20;
  wire clock_detector_inst_n_21;
  wire clock_detector_inst_n_22;
  wire clock_detector_inst_n_23;
  wire clock_detector_inst_n_24;
  wire clock_detector_inst_n_25;
  wire clock_detector_inst_n_26;
  wire clock_detector_inst_n_27;
  wire clock_detector_inst_n_28;
  wire clock_detector_inst_n_29;
  wire clock_detector_inst_n_3;
  wire clock_detector_inst_n_30;
  wire clock_detector_inst_n_4;
  wire clock_detector_inst_n_5;
  wire clock_detector_inst_n_6;
  wire clock_detector_inst_n_7;
  wire [2:0]cplllock_out;
  wire [1:1]data35;
  wire [4:0]drp_txn_available;
  wire [9:0]drpaddr_common_int;
  wire [29:0]drpaddr_in;
  wire drpclk;
  wire [15:0]drpdi_common_in;
  wire [47:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [47:0]drpdo_out;
  wire drpen_common_in;
  wire [2:0]drpen_in;
  wire drprdy_common_out;
  wire [2:0]drprdy_out;
  wire drpwe_common_in;
  wire [2:0]drpwe_in;
  wire gt_common_inst_n_23;
  wire gt_common_inst_n_24;
  wire gt_common_inst_n_25;
  wire gt_common_inst_n_26;
  wire gt_common_inst_n_27;
  wire gt_common_inst_n_28;
  wire gt_common_inst_n_29;
  wire gt_common_inst_n_30;
  wire gt_common_inst_n_31;
  wire gt_common_inst_n_32;
  wire gt_common_inst_n_33;
  wire gt_common_inst_n_34;
  wire gt_common_inst_n_35;
  wire gt_common_inst_n_36;
  wire gt_common_inst_n_37;
  wire gt_common_inst_n_38;
  wire gt_common_inst_n_39;
  wire gt_common_inst_n_40;
  wire gt_common_inst_n_41;
  wire gt_common_inst_n_42;
  wire gt_common_inst_n_43;
  wire gt_common_inst_n_44;
  wire gt_common_inst_n_45;
  wire gt_common_inst_n_46;
  wire gt_usrclk_source_inst_n_10;
  wire gt_usrclk_source_inst_n_11;
  wire gt_usrclk_source_inst_n_12;
  wire gt_usrclk_source_inst_n_13;
  wire gt_usrclk_source_inst_n_14;
  wire gt_usrclk_source_inst_n_15;
  wire gt_usrclk_source_inst_n_16;
  wire gt_usrclk_source_inst_n_17;
  wire gt_usrclk_source_inst_n_18;
  wire gt_usrclk_source_inst_n_19;
  wire gt_usrclk_source_inst_n_2;
  wire gt_usrclk_source_inst_n_20;
  wire gt_usrclk_source_inst_n_21;
  wire gt_usrclk_source_inst_n_22;
  wire gt_usrclk_source_inst_n_23;
  wire gt_usrclk_source_inst_n_24;
  wire gt_usrclk_source_inst_n_25;
  wire gt_usrclk_source_inst_n_3;
  wire gt_usrclk_source_inst_n_4;
  wire gt_usrclk_source_inst_n_5;
  wire gt_usrclk_source_inst_n_6;
  wire gt_usrclk_source_inst_n_7;
  wire gt_usrclk_source_inst_n_8;
  wire gt_usrclk_source_inst_n_9;
  wire gt_wrapper_inst_n_206;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk0_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire gtnorthrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk0_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire gtsouthrefclk1_in;
  wire gtwiz_buffbypass_tx_done_out;
  wire gtwiz_buffbypass_tx_done_out_sync;
  wire gtwiz_buffbypass_tx_error_out;
  wire gtwiz_buffbypass_tx_error_out_sync;
  wire gtwiz_buffbypass_tx_reset_in;
  wire gtwiz_buffbypass_tx_start_user_in;
  wire gtwiz_reset_qpll_lock_in;
  wire gtwiz_reset_qpll_reset_out;
  wire gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_done_out_sync;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_tx_active_in;
  wire gtwiz_userclk_tx_reset_in;
  wire irq;
  wire [8:0]loopback_in;
  wire mgtrefclk1_i;
  wire mgtrefclk1_odiv2_i;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire p_0_in;
  wire p_0_in14_in;
  wire p_0_in15_in;
  wire p_0_in_3;
  wire p_1_in;
  wire [0:0]p_2_out;
  wire [2:0]phy_rxn_in;
  wire [2:0]phy_rxp_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire qpll0lock_out_dly;
  wire qpll0outclk_out;
  wire qpll0outrefclk_out;
  wire qpll0pd_in;
  wire qpll1lock_out_dly;
  wire qpll1outclk_out;
  wire qpll1outrefclk_out;
  wire qpll1pd_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxpmaresetdone_out;
  wire rxprbscntreset_in_0;
  wire rxprbscntreset_in_1;
  wire rxprbscntreset_in_2;
  wire [2:0]rxprbserr_out;
  wire [11:0]rxprbssel_in;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire [5:0]txbufstatus_out;
  wire [2:0]txelecidle_in;
  wire txoutclk;
  wire txoutclk_out;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98;
  wire vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99;
  wire [39:0]vid_phy_rx_axi4s_ch0_tdata;
  wire [39:0]vid_phy_rx_axi4s_ch1_tdata;
  wire [39:0]vid_phy_rx_axi4s_ch2_tdata;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire [39:0]vid_phy_tx_axi4s_ch0_tdata;
  wire [39:0]vid_phy_tx_axi4s_ch1_tdata;
  wire [39:0]vid_phy_tx_axi4s_ch2_tdata;
  wire wr_en_2_isr;
  wire xpm_array_single_cplllock_b00_inst_n_0;
  wire xpm_array_single_cplllock_b01_inst_n_0;
  wire xpm_array_single_cplllock_b02_inst_n_0;
  wire xpm_array_single_qpll0lock_b0_inst_n_0;
  wire xpm_array_single_qpll1lock_b0_inst_n_0;
  wire xpm_array_single_reset_rx_done_b00_inst_n_0;
  wire xpm_array_single_reset_rx_done_b01_inst_n_0;
  wire xpm_array_single_reset_rx_done_b02_inst_n_0;
  wire xpm_array_single_reset_tx_done_b00_inst_n_0;
  wire xpm_array_single_reset_tx_done_b01_inst_n_0;
  wire xpm_array_single_reset_tx_done_b02_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_1;
  wire xpm_array_single_rxbufstatus_b00_inst_n_2;
  wire xpm_array_single_rxbufstatus_b01_inst_n_0;
  wire xpm_array_single_rxbufstatus_b01_inst_n_1;
  wire xpm_array_single_rxbufstatus_b01_inst_n_2;
  wire xpm_array_single_rxbufstatus_b02_inst_n_0;
  wire xpm_array_single_rxbufstatus_b02_inst_n_1;
  wire xpm_array_single_rxbufstatus_b02_inst_n_2;
  wire xpm_array_single_rxpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_1;
  wire xpm_array_single_txbufstatus_b01_inst_n_0;
  wire xpm_array_single_txbufstatus_b01_inst_n_1;
  wire xpm_array_single_txbufstatus_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b02_inst_n_1;
  wire xpm_array_single_txphaligndone_b00_inst_n_0;
  wire xpm_array_single_txphaligndone_b01_inst_n_0;
  wire xpm_array_single_txphaligndone_b02_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b02_inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt0inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt1inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt2inst_n_0;
  wire [3:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_DI_UNCONNECTED ;
  wire [7:7]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_S_UNCONNECTED ;
  wire [3:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_DI_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_S_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_DI_UNCONNECTED ;
  wire [7:7]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_S_UNCONNECTED ;
  wire [3:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [2:1]NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED;
  wire [2:1]NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED;
  wire NLW_xpm_single_gtwiz_reset_rx_done_out_b0_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED;

  assign rx_tmds_clk = \<const0> ;
  assign rx_tmds_clk_n = \<const0> ;
  assign rx_tmds_clk_p = \<const0> ;
  assign rx_video_clk = \<const0> ;
  assign rxoutclk = \<const0> ;
  assign rxrefclk_ceb = \<const0> ;
  assign txrefclk_ceb = \<const0> ;
  assign vid_phy_axi4lite_bresp[1] = \<const0> ;
  assign vid_phy_axi4lite_bresp[0] = \<const0> ;
  assign vid_phy_axi4lite_rresp[1] = \<const0> ;
  assign vid_phy_axi4lite_rresp[0] = \<const0> ;
  assign vid_phy_control_sb_rx_tready = \<const0> ;
  assign vid_phy_control_sb_tx_tready = \<const1> ;
  assign vid_phy_rx_axi4s_ch0_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch1_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch2_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch3_tdata[39] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[38] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[37] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[36] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[35] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[34] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[33] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[32] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[31] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[30] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[29] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[28] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[27] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[26] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[25] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[24] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[23] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[22] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[21] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[20] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tvalid = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[0] = \<const0> ;
  assign vid_phy_status_sb_rx_tvalid = \<const0> ;
  assign vid_phy_status_sb_tx_tvalid = \<const1> ;
  assign vid_phy_tx_axi4s_ch0_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch1_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch2_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch3_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \b0_CPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT[0]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[10]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[11]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[12]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[13]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[14]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[15]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[16]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_10 
       (.I0(b0_CPLL_LOCK_DLY_CNT[9]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_3 
       (.I0(b0_CPLL_LOCK_DLY_CNT[16]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_4 
       (.I0(b0_CPLL_LOCK_DLY_CNT[15]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_5 
       (.I0(b0_CPLL_LOCK_DLY_CNT[14]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_6 
       (.I0(b0_CPLL_LOCK_DLY_CNT[13]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_7 
       (.I0(b0_CPLL_LOCK_DLY_CNT[12]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_8 
       (.I0(b0_CPLL_LOCK_DLY_CNT[11]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_9 
       (.I0(b0_CPLL_LOCK_DLY_CNT[10]),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[17]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[18]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[19]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[1]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[20]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[21]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[22]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[14]),
        .I3(b0_CPLL_LOCK_DLY_CNT[0]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_10 
       (.I0(b0_CPLL_LOCK_DLY_CNT[23]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_11 
       (.I0(b0_CPLL_LOCK_DLY_CNT[22]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_12 
       (.I0(b0_CPLL_LOCK_DLY_CNT[21]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_13 
       (.I0(b0_CPLL_LOCK_DLY_CNT[20]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_14 
       (.I0(b0_CPLL_LOCK_DLY_CNT[19]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_15 
       (.I0(b0_CPLL_LOCK_DLY_CNT[18]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_16 
       (.I0(b0_CPLL_LOCK_DLY_CNT[17]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[23]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(cplllock_out[1]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[2]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(b0_CPLL_LOCK_DLY_CNT[20]),
        .I1(b0_CPLL_LOCK_DLY_CNT[23]),
        .I2(b0_CPLL_LOCK_DLY_CNT[11]),
        .I3(b0_CPLL_LOCK_DLY_CNT[17]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_5 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I1(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ),
        .I2(b0_CPLL_LOCK_DLY_CNT[5]),
        .I3(b0_CPLL_LOCK_DLY_CNT[8]),
        .I4(b0_CPLL_LOCK_DLY_CNT[18]),
        .I5(b0_CPLL_LOCK_DLY_CNT[1]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_CPLL_LOCK_DLY_CNT[16]),
        .I1(b0_CPLL_LOCK_DLY_CNT[9]),
        .I2(b0_CPLL_LOCK_DLY_CNT[3]),
        .I3(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_CPLL_LOCK_DLY_CNT[10]),
        .I1(b0_CPLL_LOCK_DLY_CNT[15]),
        .I2(b0_CPLL_LOCK_DLY_CNT[22]),
        .I3(b0_CPLL_LOCK_DLY_CNT[21]),
        .I4(b0_CPLL_LOCK_DLY_CNT[4]),
        .I5(b0_CPLL_LOCK_DLY_CNT[19]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_9 
       (.I0(b0_CPLL_LOCK_DLY_CNT[6]),
        .I1(b0_CPLL_LOCK_DLY_CNT[2]),
        .I2(b0_CPLL_LOCK_DLY_CNT[7]),
        .I3(b0_CPLL_LOCK_DLY_CNT[12]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[2]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[3]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[4]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[5]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[6]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[7]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[8]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_10 
       (.I0(b0_CPLL_LOCK_DLY_CNT[1]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_3 
       (.I0(b0_CPLL_LOCK_DLY_CNT[8]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_4 
       (.I0(b0_CPLL_LOCK_DLY_CNT[7]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_5 
       (.I0(b0_CPLL_LOCK_DLY_CNT[6]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_6 
       (.I0(b0_CPLL_LOCK_DLY_CNT[5]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_7 
       (.I0(b0_CPLL_LOCK_DLY_CNT[4]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_8 
       (.I0(b0_CPLL_LOCK_DLY_CNT[3]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_9 
       (.I0(b0_CPLL_LOCK_DLY_CNT[2]),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[9]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[0]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[16]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[16:9]),
        .S({\b0_CPLL_LOCK_DLY_CNT[16]_i_3_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_4_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_5_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_6_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_7_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_8_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_9_n_0 ,\b0_CPLL_LOCK_DLY_CNT[16]_i_10_n_0 }));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[23]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [7:6],\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 }),
        .DI({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_DI_UNCONNECTED [7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED [7],b0_CPLL_LOCK_DLY_CNT0[23:17]}),
        .S({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_S_UNCONNECTED [7],\b0_CPLL_LOCK_DLY_CNT[23]_i_10_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_11_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_12_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_13_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_14_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_15_n_0 ,\b0_CPLL_LOCK_DLY_CNT[23]_i_16_n_0 }));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[8]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_CPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[8:1]),
        .S({\b0_CPLL_LOCK_DLY_CNT[8]_i_3_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_4_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_5_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_6_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_7_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_8_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_9_n_0 ,\b0_CPLL_LOCK_DLY_CNT[8]_i_10_n_0 }));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    b0_CPLL_LOCK_DLY_i_1
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[14]),
        .I3(b0_CPLL_LOCK_DLY_CNT[0]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(b0_CPLL_LOCK_DLY5_out));
  FDCE b0_CPLL_LOCK_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_CPLL_LOCK_DLY5_out),
        .Q(b0_CPLL_LOCK_DLY_reg_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0 ));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_25),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_15),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_14),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_13),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_12),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_11),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_10),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_9),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]));
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .S({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_3_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_4_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_5_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_6_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_7_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_8_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_9_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_10_n_0 }));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_8),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_7),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_6),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_24),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_5),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_4),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_3),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_2),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]));
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED [7:6],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_7 }),
        .DI({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_DI_UNCONNECTED [7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_O_UNCONNECTED [7],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15 }),
        .S({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_S_UNCONNECTED [7],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_10_n_0 }));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_23),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_22),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_21),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_20),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_19),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_18),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_17),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]));
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2 
       (.CI(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .S({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_3_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_4_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_5_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_6_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_7_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_8_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_9_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_10_n_0 }));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_16),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_2
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_3
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_5
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]),
        .I3(b0_MMCM_TX_DRP_RESET),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0));
  FDCE b0_MMCM_TX_DRP_LOCKED_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_MMCM_TX_DRP_LOCKED_DLY9_out),
        .Q(vid_phy_status_sb_tx_tdata[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_10 
       (.I0(b0_QPLL_LOCK_DLY_CNT[9]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_3 
       (.I0(b0_QPLL_LOCK_DLY_CNT[16]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_4 
       (.I0(b0_QPLL_LOCK_DLY_CNT[15]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_5 
       (.I0(b0_QPLL_LOCK_DLY_CNT[14]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_6 
       (.I0(b0_QPLL_LOCK_DLY_CNT[13]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_7 
       (.I0(b0_QPLL_LOCK_DLY_CNT[12]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_8 
       (.I0(b0_QPLL_LOCK_DLY_CNT[11]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_9 
       (.I0(b0_QPLL_LOCK_DLY_CNT[10]),
        .O(\b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_10 
       (.I0(b0_QPLL_LOCK_DLY_CNT[22]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_11 
       (.I0(b0_QPLL_LOCK_DLY_CNT[21]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_12 
       (.I0(b0_QPLL_LOCK_DLY_CNT[20]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_13 
       (.I0(b0_QPLL_LOCK_DLY_CNT[19]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_14 
       (.I0(b0_QPLL_LOCK_DLY_CNT[18]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_15 
       (.I0(b0_QPLL_LOCK_DLY_CNT[17]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(b0_QPLL_LOCK_DLY_CNT[22]),
        .I1(b0_QPLL_LOCK_DLY_CNT[10]),
        .I2(b0_QPLL_LOCK_DLY_CNT[12]),
        .I3(b0_QPLL_LOCK_DLY_CNT[19]),
        .I4(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .I1(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I2(b0_QPLL_LOCK_DLY_CNT[9]),
        .I3(b0_QPLL_LOCK_DLY_CNT[18]),
        .I4(b0_QPLL_LOCK_DLY_CNT[15]),
        .I5(b0_QPLL_LOCK_DLY_CNT[20]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_6 
       (.I0(b0_QPLL_LOCK_DLY_CNT[16]),
        .I1(gtwiz_reset_qpll_reset_out),
        .I2(b0_QPLL_LOCK_DLY_CNT[1]),
        .I3(b0_QPLL_LOCK_DLY_CNT[13]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_QPLL_LOCK_DLY_CNT[17]),
        .I1(b0_QPLL_LOCK_DLY_CNT[23]),
        .I2(b0_QPLL_LOCK_DLY_CNT[0]),
        .I3(b0_QPLL_LOCK_DLY_CNT[5]),
        .I4(b0_QPLL_LOCK_DLY_CNT[8]),
        .I5(b0_QPLL_LOCK_DLY_CNT[21]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_QPLL_LOCK_DLY_CNT[11]),
        .I1(b0_QPLL_LOCK_DLY_CNT[3]),
        .I2(b0_QPLL_LOCK_DLY_CNT[7]),
        .I3(b0_QPLL_LOCK_DLY_CNT[2]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_9 
       (.I0(b0_QPLL_LOCK_DLY_CNT[23]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_10 
       (.I0(b0_QPLL_LOCK_DLY_CNT[1]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_3 
       (.I0(b0_QPLL_LOCK_DLY_CNT[8]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_4 
       (.I0(b0_QPLL_LOCK_DLY_CNT[7]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_5 
       (.I0(b0_QPLL_LOCK_DLY_CNT[6]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_6 
       (.I0(b0_QPLL_LOCK_DLY_CNT[5]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_7 
       (.I0(b0_QPLL_LOCK_DLY_CNT[4]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_8 
       (.I0(b0_QPLL_LOCK_DLY_CNT[3]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_9 
       (.I0(b0_QPLL_LOCK_DLY_CNT[2]),
        .O(\b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0 ));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_46),
        .Q(b0_QPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_36),
        .Q(b0_QPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_35),
        .Q(b0_QPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_34),
        .Q(b0_QPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_33),
        .Q(b0_QPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_32),
        .Q(b0_QPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_31),
        .Q(b0_QPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_30),
        .Q(b0_QPLL_LOCK_DLY_CNT[16]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .S({\b0_QPLL_LOCK_DLY_CNT[16]_i_3_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_4_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_5_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_6_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_7_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_8_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_9_n_0 ,\b0_QPLL_LOCK_DLY_CNT[16]_i_10_n_0 }));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_29),
        .Q(b0_QPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_28),
        .Q(b0_QPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_27),
        .Q(b0_QPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_45),
        .Q(b0_QPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_26),
        .Q(b0_QPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_25),
        .Q(b0_QPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_24),
        .Q(b0_QPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_23),
        .Q(b0_QPLL_LOCK_DLY_CNT[23]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED [7:6],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 }),
        .DI({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_DI_UNCONNECTED [7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED [7],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .S({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_S_UNCONNECTED [7],\b0_QPLL_LOCK_DLY_CNT[23]_i_9_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_10_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_11_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_12_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_13_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_14_n_0 ,\b0_QPLL_LOCK_DLY_CNT[23]_i_15_n_0 }));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_44),
        .Q(b0_QPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_43),
        .Q(b0_QPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_42),
        .Q(b0_QPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_41),
        .Q(b0_QPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_40),
        .Q(b0_QPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_39),
        .Q(b0_QPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_38),
        .Q(b0_QPLL_LOCK_DLY_CNT[8]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_QPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .S({\b0_QPLL_LOCK_DLY_CNT[8]_i_3_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_4_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_5_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_6_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_7_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_8_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_9_n_0 ,\b0_QPLL_LOCK_DLY_CNT[8]_i_10_n_0 }));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_37),
        .Q(b0_QPLL_LOCK_DLY_CNT[9]));
  FDCE b0_QPLL_LOCK_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_QPLL_LOCK_DLY3_out),
        .Q(b0_QPLL_LOCK_DLY_reg_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \b0_TX_LINK_RDY_SYNC[0]_i_1 
       (.I0(gtwiz_reset_tx_done_out_sync),
        .I1(gtwiz_buffbypass_tx_done_out_sync),
        .O(p_2_out));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    b0_TX_LINK_RDY_i_1
       (.I0(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .I1(p_1_in),
        .I2(vid_phy_status_sb_tx_tdata[0]),
        .O(b0_TX_LINK_RDY_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    b0_TX_LINK_RDY_i_2
       (.I0(b0_CPLL_LOCK_DLY_reg_n_0),
        .O(b0_TX_LINK_RDY_i_2_n_0));
  FDCE b0_TX_LINK_RDY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(b0_TX_LINK_RDY_i_2_n_0),
        .D(b0_TX_LINK_RDY_i_1_n_0),
        .Q(vid_phy_status_sb_tx_tdata[0]));
  FDRE \cfg_phy_mem_map_control_b0_reg[105] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292),
        .Q(loopback_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[106] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291),
        .Q(loopback_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[107] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290),
        .Q(loopback_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[108] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289),
        .Q(loopback_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[109] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288),
        .Q(loopback_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[110] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287),
        .Q(loopback_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[111] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286),
        .Q(loopback_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[112] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285),
        .Q(loopback_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[113] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284),
        .Q(loopback_in[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[117] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283),
        .Q(DRP_Config[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[118] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282),
        .Q(DRP_Config[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[119] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281),
        .Q(DRP_Config[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[120] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280),
        .Q(DRP_Config[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[121] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279),
        .Q(DRP_Config[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[122] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278),
        .Q(DRP_Config[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[123] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277),
        .Q(DRP_Config[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[124] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276),
        .Q(DRP_Config[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[125] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275),
        .Q(DRP_Config[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[126] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274),
        .Q(DRP_Config[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[127] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273),
        .Q(DRP_Config[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[129] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272),
        .Q(DRP_Config[16]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[130] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271),
        .Q(DRP_Config[17]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[131] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270),
        .Q(DRP_Config[18]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[132] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269),
        .Q(DRP_Config[19]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[133] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268),
        .Q(DRP_Config[20]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[134] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267),
        .Q(DRP_Config[21]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[135] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266),
        .Q(DRP_Config[22]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[136] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265),
        .Q(DRP_Config[23]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[137] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264),
        .Q(DRP_Config[24]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[138] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263),
        .Q(DRP_Config[25]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[139] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262),
        .Q(DRP_Config[26]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[140] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261),
        .Q(DRP_Config[27]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[141] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260),
        .Q(DRP_Config[28]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[142] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259),
        .Q(DRP_Config[29]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[143] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258),
        .Q(DRP_Config[30]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[144] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257),
        .Q(DRP_Config[31]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[145] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[145] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[146] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[146] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[147] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[147] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[148] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[148] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[149] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[149] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[150] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[150] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[151] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[151] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[152] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[152] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[153] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[153] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[154] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[154] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[155] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[155] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[157] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[157] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[158] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[158] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[159] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[159] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[160] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[160] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[161] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[161] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[162] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[162] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[163] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[163] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[164] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[164] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[165] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[165] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[166] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[166] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[167] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[167] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[168] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[168] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[169] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[169] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[170] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[170] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[171] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[171] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[172] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[172] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[173] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[173] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[174] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[174] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[175] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[175] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[176] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[176] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[177] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[177] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[178] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[178] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[179] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[179] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[180] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[180] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[181] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[181] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[182] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[182] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[183] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[183] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[189] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[189] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[190] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[190] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[191] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[191] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[192] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[192] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[193] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[193] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[194] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[194] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[195] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[195] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[196] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[196] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[197] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[197] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[198] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[198] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[199] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[199] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[200] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[200] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[201] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[201] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[202] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[202] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[203] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[203] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[204] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[204] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[235] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[235] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[236] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[236] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[237] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[237] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[238] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[238] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[241] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[241] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[242] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[242] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[243] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[243] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[244] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[244] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[247] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[247] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[248] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[248] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[249] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[249] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[250] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[250] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[257] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[257] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[259] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[259] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[293] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[293] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[300] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187),
        .Q(txprecursor_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[301] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186),
        .Q(txprecursor_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[302] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185),
        .Q(txprecursor_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[303] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184),
        .Q(txprecursor_in[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[304] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183),
        .Q(txprecursor_in[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[309] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[309] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[316] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181),
        .Q(txprecursor_in[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[317] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180),
        .Q(txprecursor_in[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[318] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179),
        .Q(txprecursor_in[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[319] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178),
        .Q(txprecursor_in[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[320] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177),
        .Q(txprecursor_in[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[325] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[325] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[332] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175),
        .Q(txprecursor_in[10]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[333] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174),
        .Q(txprecursor_in[11]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[334] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173),
        .Q(txprecursor_in[12]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[335] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172),
        .Q(txprecursor_in[13]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[336] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171),
        .Q(txprecursor_in[14]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296),
        .Q(gtwiz_reset_tx_datapath_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[355] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[355] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[356] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[356] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[357] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[357] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[358] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[358] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[362] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[362] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[363] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[363] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[364] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[364] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[365] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[365] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[369] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[369] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[370] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[370] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[371] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[371] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[372] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[372] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[381] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158),
        .Q(rxlpmen_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[382] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157),
        .Q(rxcdrhold_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[383] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156),
        .Q(rxosovrden_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[384] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155),
        .Q(rxlpmlfklovrden_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[385] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154),
        .Q(rxlpmhfovrden_in[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[386] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153),
        .Q(rxlpmen_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[387] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152),
        .Q(rxcdrhold_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[388] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151),
        .Q(rxosovrden_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[389] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150),
        .Q(rxlpmlfklovrden_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[390] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149),
        .Q(rxlpmhfovrden_in[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[391] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148),
        .Q(rxlpmen_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[392] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147),
        .Q(rxcdrhold_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[393] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146),
        .Q(rxosovrden_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[394] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145),
        .Q(rxlpmlfklovrden_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[395] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144),
        .Q(rxlpmhfovrden_in[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[463] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113),
        .Q(b0_CPLL_RESET),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[467] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112),
        .Q(gtwiz_reset_rx_pll_and_datapath_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[471] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[472] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[473] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[474] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[475] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[476] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[477] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[478] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104),
        .Q(b0_PROG_TX_DIVCLK_DIVIDE[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[479] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[480] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[481] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[482] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[483] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[484] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[485] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[486] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96),
        .Q(b0_PROG_TX_CLKFBOUT_MULT[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[487] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[488] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[489] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[490] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[491] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[492] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[493] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[494] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[495] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[496] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86),
        .Q(b0_PROG_TX_CLKFBOUT_FRAC[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[497] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[498] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[499] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[49] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295),
        .Q(gtwiz_reset_rx_datapath_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[500] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[501] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[502] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[503] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[504] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78),
        .Q(b0_PROG_TX_CLKOUT2_DIVIDE[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[505] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[506] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[507] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[508] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[509] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[510] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[511] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[512] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70),
        .Q(b0_PROG_TX_CLKOUT1_DIVIDE[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[513] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[514] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[515] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[516] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[517] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[518] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[519] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[520] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62),
        .Q(b0_PROG_TX_CLKOUT0_DIVIDE[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[521] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[0]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[522] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[1]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[523] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[2]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[524] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[3]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[525] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[4]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[526] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[5]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[527] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[6]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[528] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[7]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[529] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[8]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[530] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52),
        .Q(b0_PROG_TX_CLKOUT0_FRAC[9]),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[531] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51),
        .Q(b0_MMCM_TX_DRP_SEN),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[532] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(data35),
        .Q(b0_MMCM_TX_DRP_RESET),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[595] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50),
        .Q(gtwiz_userclk_tx_reset_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[596] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[596] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[597] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[597] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[598] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[598] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[599] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46),
        .Q(gtwiz_userclk_rx_reset_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[603] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[603] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[604] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[605] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43),
        .Q(b0_MMCM_TX_PWRDN),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[607] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42),
        .Q(b0_OBUFTDS_TX_EN),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[78] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294),
        .Q(qpll0pd_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[79] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293),
        .Q(qpll1pd_in),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[940] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[940] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[942] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[942] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[943] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[943] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[944] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[944] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[946] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[946] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[947] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[947] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_control_b0_reg[948] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4),
        .Q(\cfg_phy_mem_map_control_b0_reg_n_0_[948] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[100] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[100] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[101] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[101] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[102] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[102] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[103] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[103] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[104] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[104] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[105] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[105] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[106] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[106] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[107] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[107] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[108] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[108] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[109] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[109] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[110] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[110] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[111] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[111] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[112] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[112] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[113] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[113] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[114] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[114] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[115] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[115] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[116] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[116] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[117] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[117] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[120] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b00_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[120] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[121] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[121] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[122] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[122] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[125] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b01_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[125] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[126] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[126] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[127] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txphaligndone_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[127] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[130] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b02_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[130] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[131] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txbufstatus_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[131] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[138] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_2),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[138] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[139] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[139] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[140] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[140] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[142] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_2),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[142] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[143] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[143] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[144] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[144] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[146] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_2),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[146] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[147] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[147] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[148] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxbufstatus_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[148] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[153] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[153] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[154] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[154] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[155] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[155] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[157] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(b0_MMCM_TX_DRP_SRDY),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[157] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[158] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(vid_phy_status_sb_tx_tdata[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[158] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_rx_done_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[161] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_cplllock_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[161] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[162] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_cplllock_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[162] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[163] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_cplllock_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[163] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[168] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(gtwiz_buffbypass_tx_error_out_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[168] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_rx_done_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_qpll0lock_b0_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_rx_done_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[233] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_7),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[233] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[234] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_6),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[234] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[235] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_5),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[235] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[236] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_4),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[236] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[248] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[248] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[249] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[249] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[250] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[250] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[251] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[251] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[252] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[252] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[253] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[16]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[253] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[254] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[254] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[255] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[18]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[255] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[256] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[19]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[256] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[257] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[20]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[257] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[258] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[21]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[258] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[259] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[22]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[259] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[260] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[23]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[260] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[261] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[24]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[261] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[262] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[25]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[262] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[263] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[26]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[263] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[264] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[27]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[264] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[265] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_tx_freq[28]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[265] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391));
  FDRE \cfg_phy_mem_map_status_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[280] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_11),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[280] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[281] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_12),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[281] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[282] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_13),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[282] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[283] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_28),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[283] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[284] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_14),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[284] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[285] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_15),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[285] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[286] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_16),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[286] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[287] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_17),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[287] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[288] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_18),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[288] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[289] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_19),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[289] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[290] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_20),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[290] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[291] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_21),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[291] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[292] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_22),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[292] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[293] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_23),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[293] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[294] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_24),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[294] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[295] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_25),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[295] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[296] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_26),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[296] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[297] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_27),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[297] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392));
  FDRE \cfg_phy_mem_map_status_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_qpll1lock_b0_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[312] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[312] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[313] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[313] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[314] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[314] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[315] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[315] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[316] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[316] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[317] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[16]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[317] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[318] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[318] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[319] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[18]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[319] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[320] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[19]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[320] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[321] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[20]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[321] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[322] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[21]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[322] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[323] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[22]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[323] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[324] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[23]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[324] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[325] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[24]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[325] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[326] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[25]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[326] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[327] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[26]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[327] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[328] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[27]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[328] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[329] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clk_dru_freq[28]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[329] ),
        .R(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393));
  FDRE \cfg_phy_mem_map_status_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[333] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_3),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[333] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[334] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_2),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[334] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[335] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_1),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[335] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[336] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(clock_detector_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[336] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[36] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[37] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[38] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[39] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[40] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[41] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[42] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[43] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[44] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt0[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[45] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[46] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[47] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[48] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[49] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[50] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[51] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[52] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[53] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[54] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[55] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[56] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[57] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[58] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[59] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[60] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[61] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[62] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt1[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[63] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[64] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[1]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[65] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[2]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[66] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[3]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[67] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[4]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[68] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[5]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[69] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[6]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[70] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[7]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[71] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[8]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[72] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[9]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[73] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[10]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[74] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[11]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[75] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[12]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[76] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[13]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[77] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[14]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[78] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[15]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[79] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2_16_sync),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[80] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_b0gt2[17]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[99] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(DRP_Status_common[0]),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[99] ),
        .R(1'b0));
  FDRE \cfg_phy_mem_map_status_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(cfg_phy_mem_map_status),
        .D(xpm_array_single_reset_tx_done_b02_inst_n_0),
        .Q(\cfg_phy_mem_map_status_reg_n_0_[9] ),
        .R(1'b0));
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_clkdet clock_detector_inst
       (.D({clock_detector_inst_n_0,clock_detector_inst_n_1,clock_detector_inst_n_2,clock_detector_inst_n_3,clock_detector_inst_n_4,clock_detector_inst_n_5,clock_detector_inst_n_6,clock_detector_inst_n_7}),
        .E(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0),
        .Q(p_0_in),
        .S({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318}),
        .SR(clk_tx_tmr),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .b0_clkdet_ctrl_rx_freq_rst(b0_clkdet_ctrl_rx_freq_rst),
        .b0_clkdet_ctrl_tx_freq_rst(b0_clkdet_ctrl_tx_freq_rst),
        .b0_clkdet_rx_tmr_evt_clr(b0_clkdet_rx_tmr_evt_clr),
        .b0_clkdet_tx_tmr_evt_clr(b0_clkdet_tx_tmr_evt_clr),
        .cfg_phy_mem_map_control({b0_clkdet_freq_cntr_timeout,b0_clkdet_ctrl_lock_cntr_threshold,b0_clkdet_ctrl_rx_tmr_clr,b0_clkdet_ctrl_tx_tmr_clr}),
        .\cfg_phy_mem_map_control_b0_reg[603] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389),
        .\cfg_phy_mem_map_control_b0_reg[604] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390),
        .\cfg_phy_mem_map_status_reg[280] (clock_detector_inst_n_11),
        .\cfg_phy_mem_map_status_reg[281] (clock_detector_inst_n_12),
        .\cfg_phy_mem_map_status_reg[282] (clock_detector_inst_n_13),
        .\cfg_phy_mem_map_status_reg[283] (clock_detector_inst_n_28),
        .\cfg_phy_mem_map_status_reg[284] (clock_detector_inst_n_14),
        .\cfg_phy_mem_map_status_reg[285] (clock_detector_inst_n_15),
        .\cfg_phy_mem_map_status_reg[286] (clock_detector_inst_n_16),
        .\cfg_phy_mem_map_status_reg[287] (clock_detector_inst_n_17),
        .\cfg_phy_mem_map_status_reg[288] (clock_detector_inst_n_18),
        .\cfg_phy_mem_map_status_reg[289] (clock_detector_inst_n_19),
        .\cfg_phy_mem_map_status_reg[290] (clock_detector_inst_n_20),
        .\cfg_phy_mem_map_status_reg[291] (clock_detector_inst_n_21),
        .\cfg_phy_mem_map_status_reg[292] (clock_detector_inst_n_22),
        .\cfg_phy_mem_map_status_reg[293] (clock_detector_inst_n_23),
        .\cfg_phy_mem_map_status_reg[294] (clock_detector_inst_n_24),
        .\cfg_phy_mem_map_status_reg[295] (clock_detector_inst_n_25),
        .\cfg_phy_mem_map_status_reg[296] (clock_detector_inst_n_26),
        .\cfg_phy_mem_map_status_reg[297] (clock_detector_inst_n_27),
        .clk_dru_freq(clk_dru_freq),
        .clk_dru_freq_lock_reg_0(clock_detector_inst_n_119),
        .\clk_rx_flt_lock_cnt_reg[7]_0 (clk_rx_flt_lock_cnt_reg__0),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_end(clk_rx_tmr_end),
        .\clk_rx_tmr_reg[0]_0 (clock_detector_inst_n_30),
        .clk_tx_freq(clk_tx_freq),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_end(clk_tx_tmr_end),
        .\clk_tx_tmr_reg[0]_0 (clock_detector_inst_n_29),
        .i_reg_clkdet_run_reg(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319),
        .i_reg_clkdet_run_reg_0(clk_rx_tmr),
        .i_reg_clkdet_run_reg_1(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2),
        .mgtrefclk1_odiv2_i(mgtrefclk1_odiv2_i),
        .out(b0_clkdet_dru_refclk),
        .\slv_reg_0x11C_reg[7] ({p_0_in15_in,p_0_in14_in}),
        .\slv_reg_0x214_reg[31] ({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351}),
        .\slv_reg_0x218_reg[31] ({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383}),
        .tx_refclk_rdy(tx_refclk_rdy),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1 drp_control_b0gt0_inst
       (.D(drpdo_out[15:0]),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385),
        .DRP_Status_b0gt0(DRP_Status_b0gt0),
        .Q(drp_txn_available[0]),
        .\cfg_phy_mem_map_control_b0_reg[144] ({DRP_Config[31:16],DRP_Config[13:12],DRP_Config[8:0]}),
        .drpclk(drpclk),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drpwe_in(drpwe_in[0]),
        .p_0_in(p_0_in_3),
        .src_in(DRP_Rsp_Rd_Toggle),
        .\syncstages_ff_reg[0] (drpaddr_in[9:0]),
        .\syncstages_ff_reg[0]_0 (drpdi_in[15:0]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2 drp_control_b0gt1_inst
       (.D(drpdo_out[31:16]),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386),
        .DRP_Status_b0gt1(DRP_Status_b0gt1),
        .Q(drp_txn_available[1]),
        .\cfg_phy_mem_map_control_b0_reg[172] ({\cfg_phy_mem_map_control_b0_reg_n_0_[172] ,\cfg_phy_mem_map_control_b0_reg_n_0_[171] ,\cfg_phy_mem_map_control_b0_reg_n_0_[170] ,\cfg_phy_mem_map_control_b0_reg_n_0_[169] ,\cfg_phy_mem_map_control_b0_reg_n_0_[168] ,\cfg_phy_mem_map_control_b0_reg_n_0_[167] ,\cfg_phy_mem_map_control_b0_reg_n_0_[166] ,\cfg_phy_mem_map_control_b0_reg_n_0_[165] ,\cfg_phy_mem_map_control_b0_reg_n_0_[164] ,\cfg_phy_mem_map_control_b0_reg_n_0_[163] ,\cfg_phy_mem_map_control_b0_reg_n_0_[162] ,\cfg_phy_mem_map_control_b0_reg_n_0_[161] ,\cfg_phy_mem_map_control_b0_reg_n_0_[160] ,\cfg_phy_mem_map_control_b0_reg_n_0_[159] ,\cfg_phy_mem_map_control_b0_reg_n_0_[158] ,\cfg_phy_mem_map_control_b0_reg_n_0_[157] ,\cfg_phy_mem_map_control_b0_reg_n_0_[155] ,\cfg_phy_mem_map_control_b0_reg_n_0_[154] ,\cfg_phy_mem_map_control_b0_reg_n_0_[153] ,\cfg_phy_mem_map_control_b0_reg_n_0_[152] ,\cfg_phy_mem_map_control_b0_reg_n_0_[151] ,\cfg_phy_mem_map_control_b0_reg_n_0_[150] ,\cfg_phy_mem_map_control_b0_reg_n_0_[149] ,\cfg_phy_mem_map_control_b0_reg_n_0_[148] ,\cfg_phy_mem_map_control_b0_reg_n_0_[147] ,\cfg_phy_mem_map_control_b0_reg_n_0_[146] ,\cfg_phy_mem_map_control_b0_reg_n_0_[145] }),
        .drpclk(drpclk),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drpwe_in(drpwe_in[1]),
        .p_0_in(p_0_in_3),
        .src_in(DRP_Rsp_Rd_Toggle_0),
        .\syncstages_ff_reg[0] (drpaddr_in[19:10]),
        .\syncstages_ff_reg[0]_0 (drpdi_in[31:16]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3 drp_control_b0gt2_inst
       (.D(drpdo_out[47:32]),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387),
        .DRP_Status_b0gt2(DRP_Status_b0gt2),
        .Q(drp_txn_available[2]),
        .\cfg_phy_mem_map_control_b0_reg[204] ({\cfg_phy_mem_map_control_b0_reg_n_0_[204] ,\cfg_phy_mem_map_control_b0_reg_n_0_[203] ,\cfg_phy_mem_map_control_b0_reg_n_0_[202] ,\cfg_phy_mem_map_control_b0_reg_n_0_[201] ,\cfg_phy_mem_map_control_b0_reg_n_0_[200] ,\cfg_phy_mem_map_control_b0_reg_n_0_[199] ,\cfg_phy_mem_map_control_b0_reg_n_0_[198] ,\cfg_phy_mem_map_control_b0_reg_n_0_[197] ,\cfg_phy_mem_map_control_b0_reg_n_0_[196] ,\cfg_phy_mem_map_control_b0_reg_n_0_[195] ,\cfg_phy_mem_map_control_b0_reg_n_0_[194] ,\cfg_phy_mem_map_control_b0_reg_n_0_[193] ,\cfg_phy_mem_map_control_b0_reg_n_0_[192] ,\cfg_phy_mem_map_control_b0_reg_n_0_[191] ,\cfg_phy_mem_map_control_b0_reg_n_0_[190] ,\cfg_phy_mem_map_control_b0_reg_n_0_[189] ,\cfg_phy_mem_map_control_b0_reg_n_0_[183] ,\cfg_phy_mem_map_control_b0_reg_n_0_[182] ,\cfg_phy_mem_map_control_b0_reg_n_0_[181] ,\cfg_phy_mem_map_control_b0_reg_n_0_[180] ,\cfg_phy_mem_map_control_b0_reg_n_0_[179] ,\cfg_phy_mem_map_control_b0_reg_n_0_[178] ,\cfg_phy_mem_map_control_b0_reg_n_0_[177] ,\cfg_phy_mem_map_control_b0_reg_n_0_[176] ,\cfg_phy_mem_map_control_b0_reg_n_0_[175] ,\cfg_phy_mem_map_control_b0_reg_n_0_[174] ,\cfg_phy_mem_map_control_b0_reg_n_0_[173] }),
        .drpclk(drpclk),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drpwe_in(drpwe_in[2]),
        .p_0_in(p_0_in_3),
        .src_in(DRP_Rsp_Rd_Toggle_1),
        .\syncstages_ff_reg[0] (drpaddr_in[29:20]),
        .\syncstages_ff_reg[0]_0 (drpdi_in[47:32]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi drp_control_b0gtcommon_inst
       (.D(drpdo_common_out),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388),
        .\DRP_Status_Reg_reg[15]_0 (drpaddr_common_int),
        .\DRP_Status_Reg_reg[15]_1 (drpdi_common_in),
        .DRP_Status_common(DRP_Status_common),
        .Q(drp_txn_available[4]),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .p_0_in(p_0_in_3),
        .\slv_reg_0x60_reg[31] ({DRP_Config_common[31:16],DRP_Config_common[13:0]}),
        .src_in(DRP_Rsp_Rd_Toggle_2),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper gt_common_inst
       (.D(drpdo_common_out),
        .\DRPADDR_reg[9] (drpaddr_common_int),
        .\DRPDI_reg[15] (drpdi_common_in),
        .E(b0_QPLL_LOCK_DLY_CNT0),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q({qpll1pd_in,qpll0pd_in,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[20] ,\cfg_phy_mem_map_control_b0_reg_n_0_[19] ,\cfg_phy_mem_map_control_b0_reg_n_0_[18] ,\cfg_phy_mem_map_control_b0_reg_n_0_[12] ,\cfg_phy_mem_map_control_b0_reg_n_0_[11] ,\cfg_phy_mem_map_control_b0_reg_n_0_[10] }),
        .b0_QPLL_LOCK_DLY3_out(b0_QPLL_LOCK_DLY3_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0] ({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_QPLL_LOCK_DLY_CNT_reg[14] ({b0_QPLL_LOCK_DLY_CNT[14],b0_QPLL_LOCK_DLY_CNT[6],b0_QPLL_LOCK_DLY_CNT[4],b0_QPLL_LOCK_DLY_CNT[0]}),
        .\b0_QPLL_LOCK_DLY_CNT_reg[22] (\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] ({gt_common_inst_n_23,gt_common_inst_n_24,gt_common_inst_n_25,gt_common_inst_n_26,gt_common_inst_n_27,gt_common_inst_n_28,gt_common_inst_n_29,gt_common_inst_n_30,gt_common_inst_n_31,gt_common_inst_n_32,gt_common_inst_n_33,gt_common_inst_n_34,gt_common_inst_n_35,gt_common_inst_n_36,gt_common_inst_n_37,gt_common_inst_n_38,gt_common_inst_n_39,gt_common_inst_n_40,gt_common_inst_n_41,gt_common_inst_n_42,gt_common_inst_n_43,gt_common_inst_n_44,gt_common_inst_n_45,gt_common_inst_n_46}),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23]_0 ({\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .\b0_QPLL_LOCK_DLY_CNT_reg[9] (\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk1_in(mgtrefclk1_i),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .qpll0clk_in(qpll0outclk_out),
        .qpll0refclk_in(qpll0outrefclk_out),
        .qpll1clk_in(qpll1outclk_out),
        .qpll1refclk_in(qpll1outrefclk_out));
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gt_usrclk_source_8series gt_usrclk_source_inst
       (.CLK_IN(mgtrefclk1_odiv2_i),
        .D({gt_usrclk_source_inst_n_2,gt_usrclk_source_inst_n_3,gt_usrclk_source_inst_n_4,gt_usrclk_source_inst_n_5,gt_usrclk_source_inst_n_6,gt_usrclk_source_inst_n_7,gt_usrclk_source_inst_n_8,gt_usrclk_source_inst_n_9,gt_usrclk_source_inst_n_10,gt_usrclk_source_inst_n_11,gt_usrclk_source_inst_n_12,gt_usrclk_source_inst_n_13,gt_usrclk_source_inst_n_14,gt_usrclk_source_inst_n_15,gt_usrclk_source_inst_n_16,gt_usrclk_source_inst_n_17,gt_usrclk_source_inst_n_18,gt_usrclk_source_inst_n_19,gt_usrclk_source_inst_n_20,gt_usrclk_source_inst_n_21,gt_usrclk_source_inst_n_22,gt_usrclk_source_inst_n_23,gt_usrclk_source_inst_n_24,gt_usrclk_source_inst_n_25}),
        .E(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .MMCM_TX_DRP_SRDY(b0_MMCM_TX_DRP_SRDY),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q({b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23:22],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20:17],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12:5],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]}),
        .b0_MMCM_TX_DRP_LOCKED_DLY9_out(b0_MMCM_TX_DRP_LOCKED_DLY9_out),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] (b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_3_n_15 }),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] (b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] (b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0),
        .\cfg_phy_mem_map_control_b0_reg[940] ({\cfg_phy_mem_map_control_b0_reg_n_0_[940] ,b0_OBUFTDS_TX_EN,b0_MMCM_TX_PWRDN,p_0_in,gtwiz_userclk_rx_reset_in,\cfg_phy_mem_map_control_b0_reg_n_0_[598] ,\cfg_phy_mem_map_control_b0_reg_n_0_[597] ,\cfg_phy_mem_map_control_b0_reg_n_0_[596] ,gtwiz_userclk_tx_reset_in,b0_MMCM_TX_DRP_RESET,b0_MMCM_TX_DRP_SEN,b0_PROG_TX_CLKOUT0_FRAC,b0_PROG_TX_CLKOUT0_DIVIDE,b0_PROG_TX_CLKOUT1_DIVIDE,b0_PROG_TX_CLKOUT2_DIVIDE,b0_PROG_TX_CLKFBOUT_FRAC,b0_PROG_TX_CLKFBOUT_MULT,b0_PROG_TX_DIVCLK_DIVIDE}),
        .gtrefclk1_in(mgtrefclk1_i),
        .i_in_meta_reg(gtwiz_userclk_rx_active_in),
        .mgtrefclk1_pad_n_in(mgtrefclk1_pad_n_in),
        .mgtrefclk1_pad_p_in(mgtrefclk1_pad_p_in),
        .out(gtwiz_userclk_tx_active_in),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txoutclk_out(txoutclk_out),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* CHECK_LICENSE_TYPE = "design_1_vid_phy_controller_0_0_gtwrapper,design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top,Vivado 2016.4" *) 
  design_1_vid_phy_controller_0_0_design_1_vid_phy_controller_0_0_gtwrapper gt_wrapper_inst
       (.cpllfbclklost_out(NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED[2:0]),
        .cplllock_out(cplllock_out),
        .cpllrefclklost_out(NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED[2:0]),
        .cpllrefclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] ,\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] ,\cfg_phy_mem_map_control_b0_reg_n_0_[16] ,\cfg_phy_mem_map_control_b0_reg_n_0_[15] ,\cfg_phy_mem_map_control_b0_reg_n_0_[14] }),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({drpclk,drpclk,drpclk}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtgrefclk_in({1'b0,1'b0,1'b0}),
        .gthrxn_in(phy_rxn_in),
        .gthrxp_in(phy_rxp_in),
        .gthtxn_out(phy_txn_out),
        .gthtxp_out(phy_txp_out),
        .gtnorthrefclk0_in({gtnorthrefclk0_in,gtnorthrefclk0_in,gtnorthrefclk0_in}),
        .gtnorthrefclk1_in({gtnorthrefclk1_in,gtnorthrefclk1_in,gtnorthrefclk1_in}),
        .gtrefclk0_in({1'b0,1'b0,1'b0}),
        .gtrefclk1_in({mgtrefclk1_i,mgtrefclk1_i,mgtrefclk1_i}),
        .gtrefclkmonitor_out(NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED[2:0]),
        .gtsouthrefclk0_in({gtsouthrefclk0_in,gtsouthrefclk0_in,gtsouthrefclk0_in}),
        .gtsouthrefclk1_in({gtsouthrefclk1_in,gtsouthrefclk1_in,gtsouthrefclk1_in}),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_reset_all_in(1'b1),
        .gtwiz_reset_clk_freerun_in(drpclk),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(b0_CPLL_RESET),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userdata_rx_out({vid_phy_rx_axi4s_ch2_tdata,vid_phy_rx_axi4s_ch1_tdata,vid_phy_rx_axi4s_ch0_tdata}),
        .gtwiz_userdata_tx_in({vid_phy_tx_axi4s_ch2_tdata,vid_phy_tx_axi4s_ch1_tdata,vid_phy_tx_axi4s_ch0_tdata}),
        .loopback_in(loopback_in),
        .qpll0clk_in({qpll0outclk_out,qpll0outclk_out,qpll0outclk_out}),
        .qpll0refclk_in({qpll0outrefclk_out,qpll0outrefclk_out,qpll0outrefclk_out}),
        .qpll1clk_in({qpll1outclk_out,qpll1outclk_out,qpll1outclk_out}),
        .qpll1refclk_in({qpll1outrefclk_out,qpll1outrefclk_out,qpll1outrefclk_out}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out({NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED[2:1],gt_wrapper_inst_n_206}),
        .rxpllclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] ,\cfg_phy_mem_map_control_b0_reg_n_0_[29] ,\cfg_phy_mem_map_control_b0_reg_n_0_[28] }),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxprbscntreset_in({rxprbscntreset_in_2,rxprbscntreset_in_1,rxprbscntreset_in_0}),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED[2:0]),
        .rxprbssel_in(rxprbssel_in),
        .rxresetdone_out(NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED[2:0]),
        .rxsysclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[25] ,\cfg_phy_mem_map_control_b0_reg_n_0_[24] ,\cfg_phy_mem_map_control_b0_reg_n_0_[25] ,\cfg_phy_mem_map_control_b0_reg_n_0_[24] ,\cfg_phy_mem_map_control_b0_reg_n_0_[25] ,\cfg_phy_mem_map_control_b0_reg_n_0_[24] }),
        .rxusrclk2_in({1'b0,1'b0,1'b0}),
        .rxusrclk_in({1'b0,1'b0,1'b0}),
        .txbufstatus_out(txbufstatus_out),
        .txelecidle_in(txelecidle_in),
        .txoutclk_out({NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED[2:1],txoutclk_out}),
        .txphaligndone_out(NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED[2:0]),
        .txpllclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] ,\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] ,\cfg_phy_mem_map_control_b0_reg_n_0_[27] ,\cfg_phy_mem_map_control_b0_reg_n_0_[26] }),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED[2:0]),
        .txresetdone_out(NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED[2:0]),
        .txsysclksel_in({\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] ,\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] ,\cfg_phy_mem_map_control_b0_reg_n_0_[23] ,\cfg_phy_mem_map_control_b0_reg_n_0_[22] }),
        .txusrclk2_in({txoutclk,txoutclk,txoutclk}),
        .txusrclk_in({txoutclk,txoutclk,txoutclk}));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(b0_clkdet_dru_refclk));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst
       (.D(clock_detector_inst_n_5),
        .DRP_Rsp_Rd_Toggle_reg(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_385),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_386),
        .DRP_Rsp_Rd_Toggle_reg_1(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_387),
        .DRP_Rsp_Rd_Toggle_reg_2(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_388),
        .DRP_Rsp_Rd_Toggle_reg_3(DRP_Rsp_Rd_Toggle_0),
        .DRP_Rsp_Rd_Toggle_reg_4(DRP_Rsp_Rd_Toggle_1),
        .DRP_Rsp_Rd_Toggle_reg_5(DRP_Rsp_Rd_Toggle_2),
        .E(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_0),
        .Q({\cfg_phy_mem_map_status_reg_n_0_[336] ,\cfg_phy_mem_map_status_reg_n_0_[335] ,\cfg_phy_mem_map_status_reg_n_0_[334] ,\cfg_phy_mem_map_status_reg_n_0_[333] ,\cfg_phy_mem_map_status_reg_n_0_[236] ,\cfg_phy_mem_map_status_reg_n_0_[235] ,\cfg_phy_mem_map_status_reg_n_0_[234] ,\cfg_phy_mem_map_status_reg_n_0_[233] ,\cfg_phy_mem_map_status_reg_n_0_[168] ,\cfg_phy_mem_map_status_reg_n_0_[163] ,\cfg_phy_mem_map_status_reg_n_0_[162] ,\cfg_phy_mem_map_status_reg_n_0_[161] ,\cfg_phy_mem_map_status_reg_n_0_[158] ,\cfg_phy_mem_map_status_reg_n_0_[157] ,\cfg_phy_mem_map_status_reg_n_0_[155] ,\cfg_phy_mem_map_status_reg_n_0_[154] ,\cfg_phy_mem_map_status_reg_n_0_[153] ,\cfg_phy_mem_map_status_reg_n_0_[148] ,\cfg_phy_mem_map_status_reg_n_0_[147] ,\cfg_phy_mem_map_status_reg_n_0_[146] ,\cfg_phy_mem_map_status_reg_n_0_[144] ,\cfg_phy_mem_map_status_reg_n_0_[143] ,\cfg_phy_mem_map_status_reg_n_0_[142] ,\cfg_phy_mem_map_status_reg_n_0_[140] ,\cfg_phy_mem_map_status_reg_n_0_[139] ,\cfg_phy_mem_map_status_reg_n_0_[138] ,\cfg_phy_mem_map_status_reg_n_0_[131] ,\cfg_phy_mem_map_status_reg_n_0_[130] ,\cfg_phy_mem_map_status_reg_n_0_[127] ,\cfg_phy_mem_map_status_reg_n_0_[126] ,\cfg_phy_mem_map_status_reg_n_0_[125] ,\cfg_phy_mem_map_status_reg_n_0_[122] ,\cfg_phy_mem_map_status_reg_n_0_[121] ,\cfg_phy_mem_map_status_reg_n_0_[120] ,\cfg_phy_mem_map_status_reg_n_0_[117] ,\cfg_phy_mem_map_status_reg_n_0_[116] ,\cfg_phy_mem_map_status_reg_n_0_[115] ,\cfg_phy_mem_map_status_reg_n_0_[114] ,\cfg_phy_mem_map_status_reg_n_0_[113] ,\cfg_phy_mem_map_status_reg_n_0_[112] ,\cfg_phy_mem_map_status_reg_n_0_[111] ,\cfg_phy_mem_map_status_reg_n_0_[110] ,\cfg_phy_mem_map_status_reg_n_0_[109] ,\cfg_phy_mem_map_status_reg_n_0_[108] ,\cfg_phy_mem_map_status_reg_n_0_[107] ,\cfg_phy_mem_map_status_reg_n_0_[106] ,\cfg_phy_mem_map_status_reg_n_0_[105] ,\cfg_phy_mem_map_status_reg_n_0_[104] ,\cfg_phy_mem_map_status_reg_n_0_[103] ,\cfg_phy_mem_map_status_reg_n_0_[102] ,\cfg_phy_mem_map_status_reg_n_0_[101] ,\cfg_phy_mem_map_status_reg_n_0_[100] ,\cfg_phy_mem_map_status_reg_n_0_[99] ,\cfg_phy_mem_map_status_reg_n_0_[80] ,\cfg_phy_mem_map_status_reg_n_0_[79] ,\cfg_phy_mem_map_status_reg_n_0_[78] ,\cfg_phy_mem_map_status_reg_n_0_[77] ,\cfg_phy_mem_map_status_reg_n_0_[76] ,\cfg_phy_mem_map_status_reg_n_0_[75] ,\cfg_phy_mem_map_status_reg_n_0_[74] ,\cfg_phy_mem_map_status_reg_n_0_[73] ,\cfg_phy_mem_map_status_reg_n_0_[72] ,\cfg_phy_mem_map_status_reg_n_0_[71] ,\cfg_phy_mem_map_status_reg_n_0_[70] ,\cfg_phy_mem_map_status_reg_n_0_[69] ,\cfg_phy_mem_map_status_reg_n_0_[68] ,\cfg_phy_mem_map_status_reg_n_0_[67] ,\cfg_phy_mem_map_status_reg_n_0_[66] ,\cfg_phy_mem_map_status_reg_n_0_[65] ,\cfg_phy_mem_map_status_reg_n_0_[64] ,\cfg_phy_mem_map_status_reg_n_0_[63] ,\cfg_phy_mem_map_status_reg_n_0_[62] ,\cfg_phy_mem_map_status_reg_n_0_[61] ,\cfg_phy_mem_map_status_reg_n_0_[60] ,\cfg_phy_mem_map_status_reg_n_0_[59] ,\cfg_phy_mem_map_status_reg_n_0_[58] ,\cfg_phy_mem_map_status_reg_n_0_[57] ,\cfg_phy_mem_map_status_reg_n_0_[56] ,\cfg_phy_mem_map_status_reg_n_0_[55] ,\cfg_phy_mem_map_status_reg_n_0_[54] ,\cfg_phy_mem_map_status_reg_n_0_[53] ,\cfg_phy_mem_map_status_reg_n_0_[52] ,\cfg_phy_mem_map_status_reg_n_0_[51] ,\cfg_phy_mem_map_status_reg_n_0_[50] ,\cfg_phy_mem_map_status_reg_n_0_[49] ,\cfg_phy_mem_map_status_reg_n_0_[48] ,\cfg_phy_mem_map_status_reg_n_0_[47] ,\cfg_phy_mem_map_status_reg_n_0_[46] ,\cfg_phy_mem_map_status_reg_n_0_[45] ,\cfg_phy_mem_map_status_reg_n_0_[44] ,\cfg_phy_mem_map_status_reg_n_0_[43] ,\cfg_phy_mem_map_status_reg_n_0_[42] ,\cfg_phy_mem_map_status_reg_n_0_[41] ,\cfg_phy_mem_map_status_reg_n_0_[40] ,\cfg_phy_mem_map_status_reg_n_0_[39] ,\cfg_phy_mem_map_status_reg_n_0_[38] ,\cfg_phy_mem_map_status_reg_n_0_[37] ,\cfg_phy_mem_map_status_reg_n_0_[36] ,\cfg_phy_mem_map_status_reg_n_0_[35] ,\cfg_phy_mem_map_status_reg_n_0_[34] ,\cfg_phy_mem_map_status_reg_n_0_[33] ,\cfg_phy_mem_map_status_reg_n_0_[32] ,\cfg_phy_mem_map_status_reg_n_0_[31] ,\cfg_phy_mem_map_status_reg_n_0_[30] ,\cfg_phy_mem_map_status_reg_n_0_[29] ,\cfg_phy_mem_map_status_reg_n_0_[28] ,\cfg_phy_mem_map_status_reg_n_0_[27] ,\cfg_phy_mem_map_status_reg_n_0_[22] ,\cfg_phy_mem_map_status_reg_n_0_[21] ,\cfg_phy_mem_map_status_reg_n_0_[19] ,\cfg_phy_mem_map_status_reg_n_0_[18] ,\cfg_phy_mem_map_status_reg_n_0_[16] ,\cfg_phy_mem_map_status_reg_n_0_[15] ,\cfg_phy_mem_map_status_reg_n_0_[10] ,\cfg_phy_mem_map_status_reg_n_0_[9] ,\cfg_phy_mem_map_status_reg_n_0_[7] ,\cfg_phy_mem_map_status_reg_n_0_[6] ,\cfg_phy_mem_map_status_reg_n_0_[4] ,\cfg_phy_mem_map_status_reg_n_0_[3] ,\cfg_phy_mem_map_status_reg_n_0_[2] ,\cfg_phy_mem_map_status_reg_n_0_[1] }),
        .S({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_318}),
        .SR(clk_tx_tmr),
        .S_AXI_ARREADY(vid_phy_axi4lite_arready),
        .S_AXI_AWREADY(vid_phy_axi4lite_awready),
        .S_AXI_WREADY(vid_phy_axi4lite_wready),
        .b0_clkdet_ctrl_run(b0_clkdet_ctrl_run),
        .b0_clkdet_ctrl_rx_freq_rst(b0_clkdet_ctrl_rx_freq_rst),
        .b0_clkdet_ctrl_tx_freq_rst(b0_clkdet_ctrl_tx_freq_rst),
        .b0_clkdet_rx_tmr_evt_clr(b0_clkdet_rx_tmr_evt_clr),
        .b0_clkdet_tx_tmr_evt_clr(b0_clkdet_tx_tmr_evt_clr),
        .cfg_phy_mem_map_control({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_4,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_5,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_6,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_7,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_8,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_9,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_10,b0_clkdet_freq_cntr_timeout,b0_clkdet_ctrl_lock_cntr_threshold,b0_clkdet_ctrl_rx_tmr_clr,b0_clkdet_ctrl_tx_tmr_clr,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_52,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_53,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_54,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_56,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_58,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_60,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_64,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_65,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_66,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_67,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_69,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_73,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_74,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_75,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_76,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_77,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_78,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_79,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_80,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_81,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_82,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_83,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_84,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_85,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_86,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_87,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_88,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_89,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_94,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_98,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_99,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_100,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_104,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_105,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_106,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_107,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_108,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_112,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_113,DRP_Config_common[31:16],DRP_Config_common[13:0],vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_160,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_172,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_190,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_191,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_192,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_202,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_203,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_204,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_206,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_208,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_213,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_217,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_218,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_219,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_220,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_221,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_224,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_226,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_229,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_230,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_232,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_235,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_236,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_237,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_238,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_239,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_240,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_241,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_242,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_243,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_244,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_245,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_246,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_247,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_248,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_249,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_250,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_253,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_254,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_258,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_270,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_271,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_272,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_273,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_274,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_275,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_276,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_277,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_278,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_279,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_280,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_281,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_282,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_283,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_288,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_292,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_299,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_300,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_301,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_302,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_303,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_304,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_310,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_311,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_313}),
        .\cfg_phy_mem_map_control_b0_reg[532] (data35),
        .\cfg_phy_mem_map_control_b0_reg[604] ({p_0_in,\cfg_phy_mem_map_control_b0_reg_n_0_[603] }),
        .cfg_phy_mem_map_status(cfg_phy_mem_map_status),
        .\cfg_phy_mem_map_status_reg[248] (\cfg_phy_mem_map_status_reg_n_0_[248] ),
        .\cfg_phy_mem_map_status_reg[249] (\cfg_phy_mem_map_status_reg_n_0_[249] ),
        .\cfg_phy_mem_map_status_reg[250] (\cfg_phy_mem_map_status_reg_n_0_[250] ),
        .\cfg_phy_mem_map_status_reg[251] (\cfg_phy_mem_map_status_reg_n_0_[251] ),
        .\cfg_phy_mem_map_status_reg[252] (\cfg_phy_mem_map_status_reg_n_0_[252] ),
        .\cfg_phy_mem_map_status_reg[253] (\cfg_phy_mem_map_status_reg_n_0_[253] ),
        .\cfg_phy_mem_map_status_reg[254] (\cfg_phy_mem_map_status_reg_n_0_[254] ),
        .\cfg_phy_mem_map_status_reg[255] (\cfg_phy_mem_map_status_reg_n_0_[255] ),
        .\cfg_phy_mem_map_status_reg[256] (\cfg_phy_mem_map_status_reg_n_0_[256] ),
        .\cfg_phy_mem_map_status_reg[257] (\cfg_phy_mem_map_status_reg_n_0_[257] ),
        .\cfg_phy_mem_map_status_reg[258] (\cfg_phy_mem_map_status_reg_n_0_[258] ),
        .\cfg_phy_mem_map_status_reg[259] (\cfg_phy_mem_map_status_reg_n_0_[259] ),
        .\cfg_phy_mem_map_status_reg[260] (\cfg_phy_mem_map_status_reg_n_0_[260] ),
        .\cfg_phy_mem_map_status_reg[261] (\cfg_phy_mem_map_status_reg_n_0_[261] ),
        .\cfg_phy_mem_map_status_reg[262] (\cfg_phy_mem_map_status_reg_n_0_[262] ),
        .\cfg_phy_mem_map_status_reg[263] (\cfg_phy_mem_map_status_reg_n_0_[263] ),
        .\cfg_phy_mem_map_status_reg[264] (\cfg_phy_mem_map_status_reg_n_0_[264] ),
        .\cfg_phy_mem_map_status_reg[265] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_391),
        .\cfg_phy_mem_map_status_reg[265]_0 (\cfg_phy_mem_map_status_reg_n_0_[265] ),
        .\cfg_phy_mem_map_status_reg[280] (\cfg_phy_mem_map_status_reg_n_0_[280] ),
        .\cfg_phy_mem_map_status_reg[281] (\cfg_phy_mem_map_status_reg_n_0_[281] ),
        .\cfg_phy_mem_map_status_reg[282] (\cfg_phy_mem_map_status_reg_n_0_[282] ),
        .\cfg_phy_mem_map_status_reg[283] (\cfg_phy_mem_map_status_reg_n_0_[283] ),
        .\cfg_phy_mem_map_status_reg[284] (\cfg_phy_mem_map_status_reg_n_0_[284] ),
        .\cfg_phy_mem_map_status_reg[285] (\cfg_phy_mem_map_status_reg_n_0_[285] ),
        .\cfg_phy_mem_map_status_reg[286] (\cfg_phy_mem_map_status_reg_n_0_[286] ),
        .\cfg_phy_mem_map_status_reg[287] (\cfg_phy_mem_map_status_reg_n_0_[287] ),
        .\cfg_phy_mem_map_status_reg[288] (\cfg_phy_mem_map_status_reg_n_0_[288] ),
        .\cfg_phy_mem_map_status_reg[289] (\cfg_phy_mem_map_status_reg_n_0_[289] ),
        .\cfg_phy_mem_map_status_reg[290] (\cfg_phy_mem_map_status_reg_n_0_[290] ),
        .\cfg_phy_mem_map_status_reg[291] (\cfg_phy_mem_map_status_reg_n_0_[291] ),
        .\cfg_phy_mem_map_status_reg[292] (\cfg_phy_mem_map_status_reg_n_0_[292] ),
        .\cfg_phy_mem_map_status_reg[293] (\cfg_phy_mem_map_status_reg_n_0_[293] ),
        .\cfg_phy_mem_map_status_reg[294] (\cfg_phy_mem_map_status_reg_n_0_[294] ),
        .\cfg_phy_mem_map_status_reg[295] (\cfg_phy_mem_map_status_reg_n_0_[295] ),
        .\cfg_phy_mem_map_status_reg[296] (\cfg_phy_mem_map_status_reg_n_0_[296] ),
        .\cfg_phy_mem_map_status_reg[297] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_392),
        .\cfg_phy_mem_map_status_reg[297]_0 (\cfg_phy_mem_map_status_reg_n_0_[297] ),
        .\cfg_phy_mem_map_status_reg[312] (\cfg_phy_mem_map_status_reg_n_0_[312] ),
        .\cfg_phy_mem_map_status_reg[313] (\cfg_phy_mem_map_status_reg_n_0_[313] ),
        .\cfg_phy_mem_map_status_reg[314] (\cfg_phy_mem_map_status_reg_n_0_[314] ),
        .\cfg_phy_mem_map_status_reg[315] (\cfg_phy_mem_map_status_reg_n_0_[315] ),
        .\cfg_phy_mem_map_status_reg[316] (\cfg_phy_mem_map_status_reg_n_0_[316] ),
        .\cfg_phy_mem_map_status_reg[317] (\cfg_phy_mem_map_status_reg_n_0_[317] ),
        .\cfg_phy_mem_map_status_reg[318] (\cfg_phy_mem_map_status_reg_n_0_[318] ),
        .\cfg_phy_mem_map_status_reg[319] (\cfg_phy_mem_map_status_reg_n_0_[319] ),
        .\cfg_phy_mem_map_status_reg[320] (\cfg_phy_mem_map_status_reg_n_0_[320] ),
        .\cfg_phy_mem_map_status_reg[321] (\cfg_phy_mem_map_status_reg_n_0_[321] ),
        .\cfg_phy_mem_map_status_reg[322] (\cfg_phy_mem_map_status_reg_n_0_[322] ),
        .\cfg_phy_mem_map_status_reg[323] (\cfg_phy_mem_map_status_reg_n_0_[323] ),
        .\cfg_phy_mem_map_status_reg[324] (\cfg_phy_mem_map_status_reg_n_0_[324] ),
        .\cfg_phy_mem_map_status_reg[325] (\cfg_phy_mem_map_status_reg_n_0_[325] ),
        .\cfg_phy_mem_map_status_reg[326] (\cfg_phy_mem_map_status_reg_n_0_[326] ),
        .\cfg_phy_mem_map_status_reg[327] (\cfg_phy_mem_map_status_reg_n_0_[327] ),
        .\cfg_phy_mem_map_status_reg[328] (\cfg_phy_mem_map_status_reg_n_0_[328] ),
        .\cfg_phy_mem_map_status_reg[329] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_393),
        .\cfg_phy_mem_map_status_reg[329]_0 (\cfg_phy_mem_map_status_reg_n_0_[329] ),
        .\clk_cnt_reg[0] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_319),
        .clk_dru_freq_lock_reg(clock_detector_inst_n_119),
        .\clk_rx_flt_b_reg[35] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_389),
        .\clk_rx_flt_lock_cnt_reg[7] (clk_rx_flt_lock_cnt_reg__0),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_end(clk_rx_tmr_end),
        .\clk_rx_tmr_reg[0] (clock_detector_inst_n_30),
        .\clk_rx_tmr_reg[31] (vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_2),
        .\clk_rx_tmr_reg[31]_0 (clk_rx_tmr),
        .\clk_rx_tmr_reg[31]_1 ({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_352,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_353,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_354,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_355,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_356,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_357,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_358,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_359,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_360,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_361,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_362,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_364,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_365,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_367,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_368,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_369,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_370,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_374,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_379,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_383}),
        .clk_tx_freq_lock_reg(vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_390),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_end(clk_tx_tmr_end),
        .\clk_tx_tmr_reg[0] (clock_detector_inst_n_29),
        .\clk_tx_tmr_reg[31] ({vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_346,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_347,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_348,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_349,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_350,vid_phy_controller_v2_0_4_vid_phy_axi4lite_inst_n_351}),
        .drp_txn_available({drp_txn_available[4],drp_txn_available[2:0]}),
        .irq(irq),
        .p_0_in(p_0_in_3),
        .r_clkdet_status_rx_freq_event_updated_sticky_reg({p_0_in15_in,p_0_in14_in}),
        .src_in(DRP_Rsp_Rd_Toggle),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr[9:2]),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr[9:2]),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .wr_en_2_isr(wr_en_2_isr));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__781 xpm_array_single_cplllock_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_cplllock_b00_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(b0_CPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__791 xpm_array_single_cplllock_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_cplllock_b01_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(b0_CPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__801 xpm_array_single_cplllock_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_cplllock_b02_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(b0_CPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__802 xpm_array_single_qpll0lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll0lock_b0_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll0lock_out_dly));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    xpm_array_single_qpll0lock_b0_inst_i_1
       (.I0(\cfg_phy_mem_map_control_b0_reg_n_0_[28] ),
        .I1(b0_QPLL_LOCK_DLY_reg_n_0),
        .O(qpll0lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single xpm_array_single_qpll1lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll1lock_b0_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll1lock_out_dly));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    xpm_array_single_qpll1lock_b0_inst_i_1
       (.I0(b0_QPLL_LOCK_DLY_reg_n_0),
        .I1(\cfg_phy_mem_map_control_b0_reg_n_0_[28] ),
        .O(qpll1lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__777 xpm_array_single_reset_rx_done_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_rx_done_b00_inst_n_0),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__787 xpm_array_single_reset_rx_done_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_rx_done_b01_inst_n_0),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__797 xpm_array_single_reset_rx_done_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_rx_done_b02_inst_n_0),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__778 xpm_array_single_reset_tx_done_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__788 xpm_array_single_reset_tx_done_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__798 xpm_array_single_reset_tx_done_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_reset_tx_done_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6 xpm_array_single_rxbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[2:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10 xpm_array_single_rxbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[5:3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14 xpm_array_single_rxbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[8:6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__776 xpm_array_single_rxpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__786 xpm_array_single_rxpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__796 xpm_array_single_rxpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4 xpm_array_single_rxprbssel_b00_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbssel_in[3:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[942] ,\cfg_phy_mem_map_control_b0_reg_n_0_[358] ,\cfg_phy_mem_map_control_b0_reg_n_0_[357] ,\cfg_phy_mem_map_control_b0_reg_n_0_[356] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8 xpm_array_single_rxprbssel_b01_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbssel_in[7:4]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[943] ,\cfg_phy_mem_map_control_b0_reg_n_0_[365] ,\cfg_phy_mem_map_control_b0_reg_n_0_[364] ,\cfg_phy_mem_map_control_b0_reg_n_0_[363] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12 xpm_array_single_rxprbssel_b02_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbssel_in[11:8]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[944] ,\cfg_phy_mem_map_control_b0_reg_n_0_[372] ,\cfg_phy_mem_map_control_b0_reg_n_0_[371] ,\cfg_phy_mem_map_control_b0_reg_n_0_[370] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7 xpm_array_single_txbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[1:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11 xpm_array_single_txbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[3:2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15 xpm_array_single_txbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[5:4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__775 xpm_array_single_txelecidle_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[293] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__785 xpm_array_single_txelecidle_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[309] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__795 xpm_array_single_txelecidle_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[325] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__780 xpm_array_single_txphaligndone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__790 xpm_array_single_txphaligndone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__800 xpm_array_single_txphaligndone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txphaligndone_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__779 xpm_array_single_txpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__789 xpm_array_single_txpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__799 xpm_array_single_txpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__774 xpm_array_single_txprbsforceerr_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[238] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__784 xpm_array_single_txprbsforceerr_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[244] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__794 xpm_array_single_txprbsforceerr_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[250] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5 xpm_array_single_txprbssel_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[3:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[946] ,\cfg_phy_mem_map_control_b0_reg_n_0_[237] ,\cfg_phy_mem_map_control_b0_reg_n_0_[236] ,\cfg_phy_mem_map_control_b0_reg_n_0_[235] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9 xpm_array_single_txprbssel_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[7:4]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[947] ,\cfg_phy_mem_map_control_b0_reg_n_0_[243] ,\cfg_phy_mem_map_control_b0_reg_n_0_[242] ,\cfg_phy_mem_map_control_b0_reg_n_0_[241] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13 xpm_array_single_txprbssel_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[11:8]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({\cfg_phy_mem_map_control_b0_reg_n_0_[948] ,\cfg_phy_mem_map_control_b0_reg_n_0_[249] ,\cfg_phy_mem_map_control_b0_reg_n_0_[248] ,\cfg_phy_mem_map_control_b0_reg_n_0_[247] }));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__768 xpm_single_buffbypass_tx_done_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_done_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__771 xpm_single_buffbypass_tx_error_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_error_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_error_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__769 xpm_single_buffbypass_tx_reset_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_reset_in),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[257] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__770 xpm_single_buffbypass_tx_start_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_start_user_in),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[259] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__764 xpm_single_drp_rdy_b0_common_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_common_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_common[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__761 xpm_single_drp_rdy_b0gt0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt0_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt0[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__762 xpm_single_drp_rdy_b0gt1_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt1_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt1[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__763 xpm_single_drp_rdy_b0gt2_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt2_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt2[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__767 xpm_single_gtwiz_reset_rx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_gtwiz_reset_rx_done_out_b0_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__766 xpm_single_gtwiz_reset_tx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_reset_tx_done_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__773 xpm_single_prbserr_out_sync_b0gt0inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__783 xpm_single_prbserr_out_sync_b0gt1inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__793 xpm_single_prbserr_out_sync_b0gt2inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__772 xpm_single_rxprbscntreset_b00_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbscntreset_in_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[355] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__782 xpm_single_rxprbscntreset_b01_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbscntreset_in_1),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[362] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__792 xpm_single_rxprbscntreset_b02_inst
       (.dest_clk(1'b0),
        .dest_out(rxprbscntreset_in_2),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\cfg_phy_mem_map_control_b0_reg_n_0_[369] ));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__765 xpm_single_tx_mmcm_drp_locked_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED),
        .src_clk(txoutclk),
        .src_in(1'b0));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer
   (rxresetdone_sync,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]rxresetdone_sync;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(rxresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10
   (gtpowergood_sync,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtpowergood_sync;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11
   (gtwiz_reset_rx_datapath_dly,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtwiz_reset_rx_datapath_dly;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    out,
    p_0_in11_out);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input p_0_in11_out;

  wire [1:0]D;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire p_0_in11_out;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0303BFBC)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(p_0_in11_out),
        .I1(out[1]),
        .I2(out[2]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00F3FF11)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(gtwiz_reset_rx_pll_and_datapath_dly),
        .I1(out[2]),
        .I2(p_0_in11_out),
        .I3(out[0]),
        .I4(out[1]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13
   (gtwiz_reset_tx_datapath_dly,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    out);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;

  wire [1:0]D;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5756)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtwiz_reset_tx_pll_and_datapath_dly),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h03F1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15
   (rxuserrdy_out_reg,
    sm_reset_rx_timer_clr_reg,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    out,
    p_0_in11_out,
    gtwiz_reset_rx_any_sync,
    GTHE4_CHANNEL_RXUSERRDY,
    i_in_out_reg_0,
    sm_reset_rx_pll_timer_sat,
    sm_reset_rx_pll_timer_clr_reg);
  output rxuserrdy_out_reg;
  output sm_reset_rx_timer_clr_reg;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input [2:0]out;
  input p_0_in11_out;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input i_in_out_reg_0;
  input sm_reset_rx_pll_timer_sat;
  input sm_reset_rx_pll_timer_clr_reg;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire p_0_in11_out;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_pll_timer_clr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_timer_clr0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h4000400040FF4000)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .I3(out[2]),
        .I4(sm_reset_rx_pll_timer_sat),
        .I5(sm_reset_rx_pll_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEDED00000800)) 
    rxuserrdy_out_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(sm_reset_rx_timer_clr0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTHE4_CHANNEL_RXUSERRDY),
        .O(rxuserrdy_out_reg));
  LUT3 #(
    .INIT(8'h40)) 
    rxuserrdy_out_i_2
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0));
  LUT6 #(
    .INIT(64'hFAAFCCFA0AA0CC0A)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(i_in_out_reg_0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(sm_reset_rx_timer_clr_reg_0),
        .O(sm_reset_rx_timer_clr_reg));
  LUT6 #(
    .INIT(64'hFF080008FFFFFFFF)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(gtwiz_reset_userclk_rx_active_sync),
        .I1(sm_reset_rx_timer_sat),
        .I2(sm_reset_rx_timer_clr_reg_0),
        .I3(out[1]),
        .I4(p_0_in11_out),
        .I5(out[2]),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16
   (gtwiz_reset_userclk_tx_active_sync,
    txuserrdy_out_reg,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_tx_any_sync,
    GTHE4_CHANNEL_TXUSERRDY,
    sm_reset_tx_timer_clr_reg,
    sm_reset_tx_timer_sat,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_sat_reg,
    gtwiz_reset_tx_pll_and_datapath_dly,
    gtwiz_reset_tx_datapath_dly);
  output gtwiz_reset_userclk_tx_active_sync;
  output txuserrdy_out_reg;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input sm_reset_tx_timer_clr_reg;
  input sm_reset_tx_timer_sat;
  input \FSM_sequential_sm_reset_tx_reg[1] ;
  input sm_reset_tx_timer_sat_reg;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input gtwiz_reset_tx_datapath_dly;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire sm_reset_tx_timer_clr0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_reg;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h40DD40DD40DD4088)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(out[1]),
        .I1(sm_reset_tx_timer_sat_reg),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .I3(out[2]),
        .I4(gtwiz_reset_tx_pll_and_datapath_dly),
        .I5(gtwiz_reset_tx_datapath_dly),
        .O(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_tx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_tx_reg[1] ),
        .O(E),
        .S(out[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFCCF00000008)) 
    txuserrdy_out_i_1
       (.I0(sm_reset_tx_timer_clr0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTHE4_CHANNEL_TXUSERRDY),
        .O(txuserrdy_out_reg));
  LUT3 #(
    .INIT(8'h40)) 
    txuserrdy_out_i_2
       (.I0(sm_reset_tx_timer_clr_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17
   (gtrxreset_out_reg,
    sm_reset_rx_timer_clr09_out,
    gtwiz_reset_rx_done_int_reg,
    E,
    sm_reset_rx_timer_clr_reg,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_rx_any_sync,
    GTHE4_CHANNEL_GTRXRESET,
    p_0_in11_out,
    gtwiz_reset_rx_done_int_reg_0,
    sm_reset_rx_timer_clr_reg_0,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_1,
    \FSM_sequential_sm_reset_rx_reg[1] );
  output gtrxreset_out_reg;
  output sm_reset_rx_timer_clr09_out;
  output gtwiz_reset_rx_done_int_reg;
  output [0:0]E;
  output sm_reset_rx_timer_clr_reg;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTHE4_CHANNEL_GTRXRESET;
  input p_0_in11_out;
  input gtwiz_reset_rx_done_int_reg_0;
  input sm_reset_rx_timer_clr_reg_0;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_1;
  input \FSM_sequential_sm_reset_rx_reg[1] ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire gtrxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  wire gtwiz_reset_rx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire p_0_in11_out;
  wire plllock_rx_sync;
  wire sm_reset_rx_timer_clr09_out;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_clr_reg_1;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(sm_reset_rx_timer_clr09_out),
        .I1(out[2]),
        .I2(out[1]),
        .I3(sm_reset_rx_timer_clr_reg_1),
        .I4(out[0]),
        .I5(\FSM_sequential_sm_reset_rx_reg[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(plllock_rx_sync),
        .O(sm_reset_rx_timer_clr09_out));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003C)) 
    gtrxreset_out_i_1
       (.I0(sm_reset_rx_timer_clr09_out),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTHE4_CHANNEL_GTRXRESET),
        .O(gtrxreset_out_reg));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(out[2]),
        .I1(out[1]),
        .I2(p_0_in11_out),
        .I3(out[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg_0),
        .O(gtwiz_reset_rx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(plllock_rx_sync),
        .I1(out[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg_0),
        .O(sm_reset_rx_timer_clr_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18
   (gttxreset_out_reg,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int_reg,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    pllreset_tx_out_reg,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg_0,
    out,
    gtwiz_reset_tx_any_sync,
    GTHE4_CHANNEL_GTTXRESET,
    gtwiz_reset_tx_done_int0,
    gtwiz_reset_tx_done_int_reg_0,
    sm_reset_tx_pll_timer_sat,
    sm_reset_tx_pll_timer_clr_reg,
    sm_reset_tx_timer_sat_reg,
    gtwiz_reset_userclk_tx_active_sync);
  output gttxreset_out_reg;
  output sm_reset_tx_timer_clr_reg;
  output gtwiz_reset_tx_done_int_reg;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  input pllreset_tx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg_0;
  input [2:0]out;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input gtwiz_reset_tx_done_int0;
  input gtwiz_reset_tx_done_int_reg_0;
  input sm_reset_tx_pll_timer_sat;
  input sm_reset_tx_pll_timer_clr_reg;
  input sm_reset_tx_timer_sat_reg;
  input gtwiz_reset_userclk_tx_active_sync;

  wire \FSM_sequential_sm_reset_tx[2]_i_6_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire gttxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0;
  wire gtwiz_reset_tx_done_int_reg;
  wire gtwiz_reset_tx_done_int_reg_0;
  wire gtwiz_reset_userclk_tx_active_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire plllock_tx_sync;
  wire pllreset_tx_out_reg;
  wire sm_reset_tx_pll_timer_clr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_timer_clr012_out;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_reg;

  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ),
        .I1(out[1]),
        .I2(gtwiz_reset_tx_done_int0),
        .I3(out[2]),
        .I4(sm_reset_tx_pll_timer_sat),
        .I5(sm_reset_tx_pll_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(plllock_tx_sync),
        .I1(sm_reset_tx_timer_sat),
        .I2(sm_reset_tx_timer_clr_reg_0),
        .I3(out[2]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003C)) 
    gttxreset_out_i_1
       (.I0(sm_reset_tx_timer_clr012_out),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTHE4_CHANNEL_GTTXRESET),
        .O(gttxreset_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_clr_reg_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(plllock_tx_sync),
        .O(sm_reset_tx_timer_clr012_out));
  LUT6 #(
    .INIT(64'hFFCFFFFF00008080)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(gtwiz_reset_tx_done_int0),
        .I1(out[0]),
        .I2(out[2]),
        .I3(plllock_tx_sync),
        .I4(out[1]),
        .I5(gtwiz_reset_tx_done_int_reg_0),
        .O(gtwiz_reset_tx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(pllreset_tx_out_reg),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEBEB282B)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(sm_reset_tx_timer_clr_reg_0),
        .O(sm_reset_tx_timer_clr_reg));
  LUT6 #(
    .INIT(64'hCFEFC0E0CFE0C0E0)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(gtwiz_reset_tx_done_int0),
        .I1(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(sm_reset_tx_timer_sat_reg),
        .I5(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19
   (gtwiz_reset_rx_cdr_stable_out,
    sm_reset_rx_cdr_to_clr_reg,
    rxprogdivreset_out_reg,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    pllreset_tx_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    sm_reset_rx_timer_clr09_out,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    i_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_dly,
    gtwiz_reset_rx_datapath_dly);
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output sm_reset_rx_cdr_to_clr_reg;
  output rxprogdivreset_out_reg;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  input pllreset_tx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input sm_reset_rx_timer_clr09_out;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input i_in_out_reg_0;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input gtwiz_reset_rx_datapath_dly;

  wire \FSM_sequential_sm_reset_rx[2]_i_7_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire pllreset_tx_out_reg;
  wire rxprogdivreset_out_reg;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr09_out;

  LUT5 #(
    .INIT(32'hEFEFEFE0)) 
    \FSM_sequential_sm_reset_rx[2]_i_7 
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(gtwiz_reset_rx_cdr_stable_out),
        .I2(out[2]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(gtwiz_reset_rx_datapath_dly),
        .O(\FSM_sequential_sm_reset_rx[2]_i_7_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_5 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_7_n_0 ),
        .I1(i_in_out_reg_0),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ),
        .S(out[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(pllreset_tx_out_reg),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_cdr_stable_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF700000330)) 
    rxprogdivreset_out_i_1
       (.I0(sm_reset_rx_cdr_to_clr0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTHE4_CHANNEL_RXPROGDIVRESET),
        .O(rxprogdivreset_out_reg));
  LUT6 #(
    .INIT(64'hFFFF3FFF02020303)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(sm_reset_rx_cdr_to_clr0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(sm_reset_rx_timer_clr09_out),
        .I4(out[2]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_clr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(gtwiz_reset_rx_cdr_stable_out),
        .O(sm_reset_rx_cdr_to_clr0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_3
   (txresetdone_sync,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]txresetdone_sync;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;
  wire [0:0]txresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(txresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_4
   (rxresetdone_sync,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]rxresetdone_sync;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(rxresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_5
   (txresetdone_sync,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]txresetdone_sync;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;
  wire [0:0]txresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(txresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_6
   (rxresetdone_sync,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]rxresetdone_sync;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(rxresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_7
   (txresetdone_sync,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]txresetdone_sync;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;
  wire [0:0]txresetdone_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(txresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ,
    txphaligndone_out,
    txusrclk2_in,
    out0);
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  input [0:0]txphaligndone_out;
  input [0:0]txusrclk2_in;
  input out0;

  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire out0;
  wire [0:0]txphaligndone_out;
  wire [0:0]txusrclk2_in;

  LUT2 #(
    .INIT(4'h2)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_i_1 
       (.I0(out0),
        .I1(i_in_out),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(txphaligndone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_bit_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9
   (gtwiz_buffbypass_tx_master_syncdone_sync_int,
    txsyncdone_out,
    txusrclk2_in);
  output gtwiz_buffbypass_tx_master_syncdone_sync_int;
  input [0:0]txsyncdone_out;
  input [0:0]txusrclk2_in;

  wire gtwiz_buffbypass_tx_master_syncdone_sync_int;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txsyncdone_out;
  wire [0:0]txusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(txsyncdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gthe4_channel
   (rst_in0,
    cplllock_out,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    GTHE4_CHANNEL_TXSYNCOUT,
    rxdata_out,
    dmonitorout_out,
    drpdo_out,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    drpdi_in,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpd_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    rxoutclksel_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    drpaddr_in);
  output rst_in0;
  output [2:0]cplllock_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]drpdo_out;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [0:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTRXRESET;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]rxqpien_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  input [119:0]gtwiz_userdata_tx_in;
  input [47:0]drpdi_in;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]rxpd_in;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]rxoutclksel_in;
  input [8:0]rxrate_in;
  input [8:0]txmargin_in;
  input [8:0]txoutclksel_in;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [29:0]drpaddr_in;

  wire [0:0]GTHE4_CHANNEL_CPLLPD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [119:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire rst_in0;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h3C44),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0002),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0259),
    .RXCDR_CFG2_GEN2(10'h164),
    .RXCDR_CFG2_GEN3(16'h0259),
    .RXCDR_CFG2_GEN4(16'h00B4),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h24),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0024),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0280),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h2004),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h03DF),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(0),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[0]),
        .BUFGTCEMASK(bufgtcemask_out[2:0]),
        .BUFGTDIV(bufgtdiv_out[8:0]),
        .BUFGTRESET(bufgtreset_out[0]),
        .BUFGTRSTMASK(bufgtrstmask_out[2:0]),
        .CDRSTEPDIR(cdrstepdir_in[0]),
        .CDRSTEPSQ(cdrstepsq_in[0]),
        .CDRSTEPSX(cdrstepsx_in[0]),
        .CFGRESET(cfgreset_in[0]),
        .CLKRSVD0(clkrsvd0_in[0]),
        .CLKRSVD1(clkrsvd1_in[0]),
        .CPLLFBCLKLOST(cpllfbclklost_out[0]),
        .CPLLFREQLOCK(cpllfreqlock_in[0]),
        .CPLLLOCK(cplllock_out[0]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[0]),
        .CPLLLOCKEN(cplllocken_in[0]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .CPLLREFCLKLOST(cpllrefclklost_out[0]),
        .CPLLREFCLKSEL(cpllrefclksel_in[2:0]),
        .CPLLRESET(cpllreset_in[0]),
        .DMONFIFORESET(dmonfiforeset_in[0]),
        .DMONITORCLK(dmonitorclk_in[0]),
        .DMONITOROUT(dmonitorout_out[15:0]),
        .DMONITOROUTCLK(dmonitoroutclk_out[0]),
        .DRPADDR(drpaddr_in[9:0]),
        .DRPCLK(drpclk_in[0]),
        .DRPDI(drpdi_in[15:0]),
        .DRPDO(drpdo_out[15:0]),
        .DRPEN(drpen_in[0]),
        .DRPRDY(drprdy_out[0]),
        .DRPRST(drprst_in[0]),
        .DRPWE(drpwe_in[0]),
        .EYESCANDATAERROR(eyescandataerror_out[0]),
        .EYESCANRESET(eyescanreset_in[0]),
        .EYESCANTRIGGER(eyescantrigger_in[0]),
        .FREQOS(freqos_in[0]),
        .GTGREFCLK(gtgrefclk_in[0]),
        .GTHRXN(gthrxn_in[0]),
        .GTHRXP(gthrxp_in[0]),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[0]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[0]),
        .GTPOWERGOOD(gtpowergood_out[0]),
        .GTREFCLK0(gtrefclk0_in[0]),
        .GTREFCLK1(gtrefclk1_in[0]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[0]),
        .GTRSVD(gtrsvd_in[15:0]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(gtrxresetsel_in[0]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[0]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[0]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[0]),
        .INCPCTRL(incpctrl_in[0]),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[0]),
        .PCIERATEGEN3(pcierategen3_out[0]),
        .PCIERATEIDLE(pcierateidle_out[0]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[1:0]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[1:0]),
        .PCIERSTIDLE(pcierstidle_in[0]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[0]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[0]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[0]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[0]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[0]),
        .PCIEUSERRATESTART(pcieuserratestart_out[0]),
        .PCSRSVDIN(pcsrsvdin_in[15:0]),
        .PCSRSVDOUT(pcsrsvdout_out[15:0]),
        .PHYSTATUS(phystatus_out[0]),
        .PINRSRVDAS(pinrsrvdas_out[15:0]),
        .POWERPRESENT(powerpresent_out[0]),
        .QPLL0CLK(qpll0clk_in[0]),
        .QPLL0FREQLOCK(qpll0freqlock_in[0]),
        .QPLL0REFCLK(qpll0refclk_in[0]),
        .QPLL1CLK(qpll1clk_in[0]),
        .QPLL1FREQLOCK(qpll1freqlock_in[0]),
        .QPLL1REFCLK(qpll1refclk_in[0]),
        .RESETEXCEPTION(resetexception_out[0]),
        .RESETOVRD(resetovrd_in[0]),
        .RX8B10BEN(rx8b10ben_in[0]),
        .RXAFECFOKEN(rxafecfoken_in[0]),
        .RXBUFRESET(rxbufreset_in[0]),
        .RXBUFSTATUS(rxbufstatus_out[2:0]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[0]),
        .RXBYTEREALIGN(rxbyterealign_out[0]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[0]),
        .RXCDRHOLD(rxcdrhold_in[0]),
        .RXCDRLOCK(rxcdrlock_out[0]),
        .RXCDROVRDEN(rxcdrovrden_in[0]),
        .RXCDRPHDONE(rxcdrphdone_out[0]),
        .RXCDRRESET(rxcdrreset_in[0]),
        .RXCHANBONDSEQ(rxchanbondseq_out[0]),
        .RXCHANISALIGNED(rxchanisaligned_out[0]),
        .RXCHANREALIGN(rxchanrealign_out[0]),
        .RXCHBONDEN(rxchbonden_in[0]),
        .RXCHBONDI(rxchbondi_in[4:0]),
        .RXCHBONDLEVEL(rxchbondlevel_in[2:0]),
        .RXCHBONDMASTER(rxchbondmaster_in[0]),
        .RXCHBONDO(rxchbondo_out[4:0]),
        .RXCHBONDSLAVE(rxchbondslave_in[0]),
        .RXCKCALDONE(rxckcaldone_out[0]),
        .RXCKCALRESET(rxckcalreset_in[0]),
        .RXCKCALSTART(rxckcalstart_in[6:0]),
        .RXCLKCORCNT(rxclkcorcnt_out[1:0]),
        .RXCOMINITDET(rxcominitdet_out[0]),
        .RXCOMMADET(rxcommadet_out[0]),
        .RXCOMMADETEN(rxcommadeten_in[0]),
        .RXCOMSASDET(rxcomsasdet_out[0]),
        .RXCOMWAKEDET(rxcomwakedet_out[0]),
        .RXCTRL0(rxctrl0_out[15:0]),
        .RXCTRL1(rxctrl1_out[15:0]),
        .RXCTRL2(rxctrl2_out[7:0]),
        .RXCTRL3(rxctrl3_out[7:0]),
        .RXDATA(rxdata_out[127:0]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[7:0]),
        .RXDATAVALID(rxdatavalid_out[1:0]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[1:0]),
        .RXDFEAGCHOLD(rxdfeagchold_in[0]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[0]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[3:0]),
        .RXDFECFOKFEN(rxdfecfokfen_in[0]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[0]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[0]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[0]),
        .RXDFEKHHOLD(rxdfekhhold_in[0]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[0]),
        .RXDFELFHOLD(rxdfelfhold_in[0]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[0]),
        .RXDFELPMRESET(rxdfelpmreset_in[0]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[0]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[0]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[0]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[0]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[0]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[0]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[0]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[0]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[0]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[0]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[0]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[0]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[0]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[0]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[0]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[0]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[0]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[0]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[0]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[0]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[0]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[0]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[0]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[0]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[0]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[0]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[0]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[0]),
        .RXDFEUTHOLD(rxdfeuthold_in[0]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[0]),
        .RXDFEVPHOLD(rxdfevphold_in[0]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[0]),
        .RXDFEXYDEN(rxdfexyden_in[0]),
        .RXDLYBYPASS(rxdlybypass_in[0]),
        .RXDLYEN(rxdlyen_in[0]),
        .RXDLYOVRDEN(rxdlyovrden_in[0]),
        .RXDLYSRESET(rxdlysreset_in[0]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[0]),
        .RXELECIDLE(rxelecidle_out[0]),
        .RXELECIDLEMODE(rxelecidlemode_in[1:0]),
        .RXEQTRAINING(rxeqtraining_in[0]),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER(rxheader_out[5:0]),
        .RXHEADERVALID(rxheadervalid_out[1:0]),
        .RXLATCLK(rxlatclk_in[0]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[0]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[0]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[0]),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(rxlpmgchold_in[0]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[0]),
        .RXLPMHFHOLD(rxlpmhfhold_in[0]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[0]),
        .RXLPMLFHOLD(rxlpmlfhold_in[0]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[0]),
        .RXLPMOSHOLD(rxlpmoshold_in[0]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[0]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[0]),
        .RXMONITOROUT(rxmonitorout_out[7:0]),
        .RXMONITORSEL(rxmonitorsel_in[1:0]),
        .RXOOBRESET(rxoobreset_in[0]),
        .RXOSCALRESET(rxoscalreset_in[0]),
        .RXOSHOLD(rxoshold_in[0]),
        .RXOSINTDONE(rxosintdone_out[0]),
        .RXOSINTSTARTED(rxosintstarted_out[0]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[0]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[0]),
        .RXOSOVRDEN(rxosovrden_in[0]),
        .RXOUTCLK(rxoutclk_out[0]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[0]),
        .RXOUTCLKPCS(rxoutclkpcs_out[0]),
        .RXOUTCLKSEL(rxoutclksel_in[2:0]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[0]),
        .RXPCSRESET(rxpcsreset_in[0]),
        .RXPD(rxpd_in[1:0]),
        .RXPHALIGN(rxphalign_in[0]),
        .RXPHALIGNDONE(rxphaligndone_out[0]),
        .RXPHALIGNEN(rxphalignen_in[0]),
        .RXPHALIGNERR(rxphalignerr_out[0]),
        .RXPHDLYPD(rxphdlypd_in[0]),
        .RXPHDLYRESET(rxphdlyreset_in[0]),
        .RXPHOVRDEN(rxphovrden_in[0]),
        .RXPLLCLKSEL(rxpllclksel_in[1:0]),
        .RXPMARESET(rxpmareset_in[0]),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(rxprbscntreset_in[0]),
        .RXPRBSERR(rxprbserr_out[0]),
        .RXPRBSLOCKED(rxprbslocked_out[0]),
        .RXPRBSSEL(rxprbssel_in[3:0]),
        .RXPRGDIVRESETDONE(rxprgdivresetdone_out[0]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .RXQPIEN(rxqpien_in[0]),
        .RXQPISENN(rxqpisenn_out[0]),
        .RXQPISENP(rxqpisenp_out[0]),
        .RXRATE(rxrate_in[2:0]),
        .RXRATEDONE(rxratedone_out[0]),
        .RXRATEMODE(rxratemode_in[0]),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(rxresetdone_out[0]),
        .RXSLIDE(rxslide_in[0]),
        .RXSLIDERDY(rxsliderdy_out[0]),
        .RXSLIPDONE(rxslipdone_out[0]),
        .RXSLIPOUTCLK(rxslipoutclk_in[0]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[0]),
        .RXSLIPPMA(rxslippma_in[0]),
        .RXSLIPPMARDY(rxslippmardy_out[0]),
        .RXSTARTOFSEQ(rxstartofseq_out[1:0]),
        .RXSTATUS(rxstatus_out[2:0]),
        .RXSYNCALLIN(rxsyncallin_in[0]),
        .RXSYNCDONE(rxsyncdone_out[0]),
        .RXSYNCIN(rxsyncin_in[0]),
        .RXSYNCMODE(rxsyncmode_in[0]),
        .RXSYNCOUT(rxsyncout_out[0]),
        .RXSYSCLKSEL(rxsysclksel_in[1:0]),
        .RXTERMINATION(rxtermination_in[0]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[0]),
        .RXUSRCLK2(rxusrclk2_in[0]),
        .RXVALID(rxvalid_out[0]),
        .SIGVALIDCLK(sigvalidclk_in[0]),
        .TSTIN(tstin_in[19:0]),
        .TX8B10BBYPASS(tx8b10bbypass_in[7:0]),
        .TX8B10BEN(tx8b10ben_in[0]),
        .TXBUFSTATUS(txbufstatus_out[1:0]),
        .TXCOMFINISH(txcomfinish_out[0]),
        .TXCOMINIT(txcominit_in[0]),
        .TXCOMSAS(txcomsas_in[0]),
        .TXCOMWAKE(txcomwake_in[0]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[38],gtwiz_userdata_tx_in[28],gtwiz_userdata_tx_in[18],gtwiz_userdata_tx_in[8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[39],gtwiz_userdata_tx_in[29],gtwiz_userdata_tx_in[19],gtwiz_userdata_tx_in[9]}),
        .TXCTRL2(txctrl2_in[7:0]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[37:30],gtwiz_userdata_tx_in[27:20],gtwiz_userdata_tx_in[17:10],gtwiz_userdata_tx_in[7:0]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[7:0]),
        .TXDCCDONE(txdccdone_out[0]),
        .TXDCCFORCESTART(txdccforcestart_in[0]),
        .TXDCCRESET(txdccreset_in[0]),
        .TXDEEMPH(txdeemph_in[1:0]),
        .TXDETECTRX(txdetectrx_in[0]),
        .TXDIFFCTRL(txdiffctrl_in[4:0]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[0]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER(txheader_in[5:0]),
        .TXINHIBIT(txinhibit_in[0]),
        .TXLATCLK(txlatclk_in[0]),
        .TXLFPSTRESET(txlfpstreset_in[0]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[0]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[0]),
        .TXMAINCURSOR(txmaincursor_in[6:0]),
        .TXMARGIN(txmargin_in[2:0]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[0]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[0]),
        .TXONESZEROS(txoneszeros_in[0]),
        .TXOUTCLK(txoutclk_out[0]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[0]),
        .TXOUTCLKPCS(txoutclkpcs_out[0]),
        .TXOUTCLKSEL(txoutclksel_in[2:0]),
        .TXPCSRESET(txpcsreset_in[0]),
        .TXPD(txpd_in[1:0]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[0]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[0]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[0]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[0]),
        .TXPIPPMOVRDEN(txpippmovrden_in[0]),
        .TXPIPPMPD(txpippmpd_in[0]),
        .TXPIPPMSEL(txpippmsel_in[0]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[4:0]),
        .TXPISOPD(txpisopd_in[0]),
        .TXPLLCLKSEL(txpllclksel_in[1:0]),
        .TXPMARESET(txpmareset_in[0]),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(txpolarity_in[0]),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPRBSFORCEERR(txprbsforceerr_in[0]),
        .TXPRBSSEL(txprbssel_in[3:0]),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .TXQPIBIASEN(txqpibiasen_in[0]),
        .TXQPISENN(txqpisenn_out[0]),
        .TXQPISENP(txqpisenp_out[0]),
        .TXQPIWEAKPUP(txqpiweakpup_in[0]),
        .TXRATE(txrate_in[2:0]),
        .TXRATEDONE(txratedone_out[0]),
        .TXRATEMODE(txratemode_in[0]),
        .TXRESETDONE(txresetdone_out[0]),
        .TXSEQUENCE(txsequence_in[6:0]),
        .TXSWING(txswing_in[0]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[0]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYSCLKSEL(txsysclksel_in[1:0]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[0]),
        .TXUSRCLK2(txusrclk2_in[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h3C44),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0002),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0259),
    .RXCDR_CFG2_GEN2(10'h164),
    .RXCDR_CFG2_GEN3(16'h0259),
    .RXCDR_CFG2_GEN4(16'h00B4),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h24),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0024),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0280),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h2004),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h03DF),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(0),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[1]),
        .BUFGTCEMASK(bufgtcemask_out[5:3]),
        .BUFGTDIV(bufgtdiv_out[17:9]),
        .BUFGTRESET(bufgtreset_out[1]),
        .BUFGTRSTMASK(bufgtrstmask_out[5:3]),
        .CDRSTEPDIR(cdrstepdir_in[1]),
        .CDRSTEPSQ(cdrstepsq_in[1]),
        .CDRSTEPSX(cdrstepsx_in[1]),
        .CFGRESET(cfgreset_in[1]),
        .CLKRSVD0(clkrsvd0_in[1]),
        .CLKRSVD1(clkrsvd1_in[1]),
        .CPLLFBCLKLOST(cpllfbclklost_out[1]),
        .CPLLFREQLOCK(cpllfreqlock_in[1]),
        .CPLLLOCK(cplllock_out[1]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[1]),
        .CPLLLOCKEN(cplllocken_in[1]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .CPLLREFCLKLOST(cpllrefclklost_out[1]),
        .CPLLREFCLKSEL(cpllrefclksel_in[5:3]),
        .CPLLRESET(cpllreset_in[1]),
        .DMONFIFORESET(dmonfiforeset_in[1]),
        .DMONITORCLK(dmonitorclk_in[1]),
        .DMONITOROUT(dmonitorout_out[31:16]),
        .DMONITOROUTCLK(dmonitoroutclk_out[1]),
        .DRPADDR(drpaddr_in[19:10]),
        .DRPCLK(drpclk_in[1]),
        .DRPDI(drpdi_in[31:16]),
        .DRPDO(drpdo_out[31:16]),
        .DRPEN(drpen_in[1]),
        .DRPRDY(drprdy_out[1]),
        .DRPRST(drprst_in[1]),
        .DRPWE(drpwe_in[1]),
        .EYESCANDATAERROR(eyescandataerror_out[1]),
        .EYESCANRESET(eyescanreset_in[1]),
        .EYESCANTRIGGER(eyescantrigger_in[1]),
        .FREQOS(freqos_in[1]),
        .GTGREFCLK(gtgrefclk_in[1]),
        .GTHRXN(gthrxn_in[1]),
        .GTHRXP(gthrxp_in[1]),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[1]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[1]),
        .GTPOWERGOOD(gtpowergood_out[1]),
        .GTREFCLK0(gtrefclk0_in[1]),
        .GTREFCLK1(gtrefclk1_in[1]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[1]),
        .GTRSVD(gtrsvd_in[31:16]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(gtrxresetsel_in[1]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[1]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[1]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[1]),
        .INCPCTRL(incpctrl_in[1]),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[1]),
        .PCIERATEGEN3(pcierategen3_out[1]),
        .PCIERATEIDLE(pcierateidle_out[1]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[3:2]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[3:2]),
        .PCIERSTIDLE(pcierstidle_in[1]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[1]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[1]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[1]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[1]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[1]),
        .PCIEUSERRATESTART(pcieuserratestart_out[1]),
        .PCSRSVDIN(pcsrsvdin_in[31:16]),
        .PCSRSVDOUT(pcsrsvdout_out[31:16]),
        .PHYSTATUS(phystatus_out[1]),
        .PINRSRVDAS(pinrsrvdas_out[31:16]),
        .POWERPRESENT(powerpresent_out[1]),
        .QPLL0CLK(qpll0clk_in[1]),
        .QPLL0FREQLOCK(qpll0freqlock_in[1]),
        .QPLL0REFCLK(qpll0refclk_in[1]),
        .QPLL1CLK(qpll1clk_in[1]),
        .QPLL1FREQLOCK(qpll1freqlock_in[1]),
        .QPLL1REFCLK(qpll1refclk_in[1]),
        .RESETEXCEPTION(resetexception_out[1]),
        .RESETOVRD(resetovrd_in[1]),
        .RX8B10BEN(rx8b10ben_in[1]),
        .RXAFECFOKEN(rxafecfoken_in[1]),
        .RXBUFRESET(rxbufreset_in[1]),
        .RXBUFSTATUS(rxbufstatus_out[5:3]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[1]),
        .RXBYTEREALIGN(rxbyterealign_out[1]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[1]),
        .RXCDRHOLD(rxcdrhold_in[1]),
        .RXCDRLOCK(rxcdrlock_out[1]),
        .RXCDROVRDEN(rxcdrovrden_in[1]),
        .RXCDRPHDONE(rxcdrphdone_out[1]),
        .RXCDRRESET(rxcdrreset_in[1]),
        .RXCHANBONDSEQ(rxchanbondseq_out[1]),
        .RXCHANISALIGNED(rxchanisaligned_out[1]),
        .RXCHANREALIGN(rxchanrealign_out[1]),
        .RXCHBONDEN(rxchbonden_in[1]),
        .RXCHBONDI(rxchbondi_in[9:5]),
        .RXCHBONDLEVEL(rxchbondlevel_in[5:3]),
        .RXCHBONDMASTER(rxchbondmaster_in[1]),
        .RXCHBONDO(rxchbondo_out[9:5]),
        .RXCHBONDSLAVE(rxchbondslave_in[1]),
        .RXCKCALDONE(rxckcaldone_out[1]),
        .RXCKCALRESET(rxckcalreset_in[1]),
        .RXCKCALSTART(rxckcalstart_in[13:7]),
        .RXCLKCORCNT(rxclkcorcnt_out[3:2]),
        .RXCOMINITDET(rxcominitdet_out[1]),
        .RXCOMMADET(rxcommadet_out[1]),
        .RXCOMMADETEN(rxcommadeten_in[1]),
        .RXCOMSASDET(rxcomsasdet_out[1]),
        .RXCOMWAKEDET(rxcomwakedet_out[1]),
        .RXCTRL0(rxctrl0_out[31:16]),
        .RXCTRL1(rxctrl1_out[31:16]),
        .RXCTRL2(rxctrl2_out[15:8]),
        .RXCTRL3(rxctrl3_out[15:8]),
        .RXDATA(rxdata_out[255:128]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[15:8]),
        .RXDATAVALID(rxdatavalid_out[3:2]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[3:2]),
        .RXDFEAGCHOLD(rxdfeagchold_in[1]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[1]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[7:4]),
        .RXDFECFOKFEN(rxdfecfokfen_in[1]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[1]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[1]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[1]),
        .RXDFEKHHOLD(rxdfekhhold_in[1]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[1]),
        .RXDFELFHOLD(rxdfelfhold_in[1]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[1]),
        .RXDFELPMRESET(rxdfelpmreset_in[1]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[1]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[1]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[1]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[1]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[1]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[1]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[1]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[1]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[1]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[1]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[1]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[1]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[1]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[1]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[1]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[1]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[1]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[1]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[1]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[1]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[1]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[1]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[1]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[1]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[1]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[1]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[1]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[1]),
        .RXDFEUTHOLD(rxdfeuthold_in[1]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[1]),
        .RXDFEVPHOLD(rxdfevphold_in[1]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[1]),
        .RXDFEXYDEN(rxdfexyden_in[1]),
        .RXDLYBYPASS(rxdlybypass_in[1]),
        .RXDLYEN(rxdlyen_in[1]),
        .RXDLYOVRDEN(rxdlyovrden_in[1]),
        .RXDLYSRESET(rxdlysreset_in[1]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[1]),
        .RXELECIDLE(rxelecidle_out[1]),
        .RXELECIDLEMODE(rxelecidlemode_in[3:2]),
        .RXEQTRAINING(rxeqtraining_in[1]),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER(rxheader_out[11:6]),
        .RXHEADERVALID(rxheadervalid_out[3:2]),
        .RXLATCLK(rxlatclk_in[1]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[1]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[1]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[1]),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(rxlpmgchold_in[1]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[1]),
        .RXLPMHFHOLD(rxlpmhfhold_in[1]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[1]),
        .RXLPMLFHOLD(rxlpmlfhold_in[1]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[1]),
        .RXLPMOSHOLD(rxlpmoshold_in[1]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[1]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[1]),
        .RXMONITOROUT(rxmonitorout_out[15:8]),
        .RXMONITORSEL(rxmonitorsel_in[3:2]),
        .RXOOBRESET(rxoobreset_in[1]),
        .RXOSCALRESET(rxoscalreset_in[1]),
        .RXOSHOLD(rxoshold_in[1]),
        .RXOSINTDONE(rxosintdone_out[1]),
        .RXOSINTSTARTED(rxosintstarted_out[1]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[1]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[1]),
        .RXOSOVRDEN(rxosovrden_in[1]),
        .RXOUTCLK(rxoutclk_out[1]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[1]),
        .RXOUTCLKPCS(rxoutclkpcs_out[1]),
        .RXOUTCLKSEL(rxoutclksel_in[5:3]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[1]),
        .RXPCSRESET(rxpcsreset_in[1]),
        .RXPD(rxpd_in[3:2]),
        .RXPHALIGN(rxphalign_in[1]),
        .RXPHALIGNDONE(rxphaligndone_out[1]),
        .RXPHALIGNEN(rxphalignen_in[1]),
        .RXPHALIGNERR(rxphalignerr_out[1]),
        .RXPHDLYPD(rxphdlypd_in[1]),
        .RXPHDLYRESET(rxphdlyreset_in[1]),
        .RXPHOVRDEN(rxphovrden_in[1]),
        .RXPLLCLKSEL(rxpllclksel_in[3:2]),
        .RXPMARESET(rxpmareset_in[1]),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(rxprbscntreset_in[1]),
        .RXPRBSERR(rxprbserr_out[1]),
        .RXPRBSLOCKED(rxprbslocked_out[1]),
        .RXPRBSSEL(rxprbssel_in[7:4]),
        .RXPRGDIVRESETDONE(rxprgdivresetdone_out[1]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .RXQPIEN(rxqpien_in[1]),
        .RXQPISENN(rxqpisenn_out[1]),
        .RXQPISENP(rxqpisenp_out[1]),
        .RXRATE(rxrate_in[5:3]),
        .RXRATEDONE(rxratedone_out[1]),
        .RXRATEMODE(rxratemode_in[1]),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(rxresetdone_out[1]),
        .RXSLIDE(rxslide_in[1]),
        .RXSLIDERDY(rxsliderdy_out[1]),
        .RXSLIPDONE(rxslipdone_out[1]),
        .RXSLIPOUTCLK(rxslipoutclk_in[1]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[1]),
        .RXSLIPPMA(rxslippma_in[1]),
        .RXSLIPPMARDY(rxslippmardy_out[1]),
        .RXSTARTOFSEQ(rxstartofseq_out[3:2]),
        .RXSTATUS(rxstatus_out[5:3]),
        .RXSYNCALLIN(rxsyncallin_in[1]),
        .RXSYNCDONE(rxsyncdone_out[1]),
        .RXSYNCIN(rxsyncin_in[1]),
        .RXSYNCMODE(rxsyncmode_in[1]),
        .RXSYNCOUT(rxsyncout_out[1]),
        .RXSYSCLKSEL(rxsysclksel_in[3:2]),
        .RXTERMINATION(rxtermination_in[1]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[1]),
        .RXUSRCLK2(rxusrclk2_in[1]),
        .RXVALID(rxvalid_out[1]),
        .SIGVALIDCLK(sigvalidclk_in[1]),
        .TSTIN(tstin_in[39:20]),
        .TX8B10BBYPASS(tx8b10bbypass_in[15:8]),
        .TX8B10BEN(tx8b10ben_in[1]),
        .TXBUFSTATUS(txbufstatus_out[3:2]),
        .TXCOMFINISH(txcomfinish_out[1]),
        .TXCOMINIT(txcominit_in[1]),
        .TXCOMSAS(txcomsas_in[1]),
        .TXCOMWAKE(txcomwake_in[1]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[78],gtwiz_userdata_tx_in[68],gtwiz_userdata_tx_in[58],gtwiz_userdata_tx_in[48]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[79],gtwiz_userdata_tx_in[69],gtwiz_userdata_tx_in[59],gtwiz_userdata_tx_in[49]}),
        .TXCTRL2(txctrl2_in[15:8]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[77:70],gtwiz_userdata_tx_in[67:60],gtwiz_userdata_tx_in[57:50],gtwiz_userdata_tx_in[47:40]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[15:8]),
        .TXDCCDONE(txdccdone_out[1]),
        .TXDCCFORCESTART(txdccforcestart_in[1]),
        .TXDCCRESET(txdccreset_in[1]),
        .TXDEEMPH(txdeemph_in[3:2]),
        .TXDETECTRX(txdetectrx_in[1]),
        .TXDIFFCTRL(txdiffctrl_in[9:5]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[1]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER(txheader_in[11:6]),
        .TXINHIBIT(txinhibit_in[1]),
        .TXLATCLK(txlatclk_in[1]),
        .TXLFPSTRESET(txlfpstreset_in[1]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[1]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[1]),
        .TXMAINCURSOR(txmaincursor_in[13:7]),
        .TXMARGIN(txmargin_in[5:3]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[1]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[1]),
        .TXONESZEROS(txoneszeros_in[1]),
        .TXOUTCLK(txoutclk_out[1]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[1]),
        .TXOUTCLKPCS(txoutclkpcs_out[1]),
        .TXOUTCLKSEL(txoutclksel_in[5:3]),
        .TXPCSRESET(txpcsreset_in[1]),
        .TXPD(txpd_in[3:2]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[1]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[1]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[1]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[1]),
        .TXPIPPMOVRDEN(txpippmovrden_in[1]),
        .TXPIPPMPD(txpippmpd_in[1]),
        .TXPIPPMSEL(txpippmsel_in[1]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[9:5]),
        .TXPISOPD(txpisopd_in[1]),
        .TXPLLCLKSEL(txpllclksel_in[3:2]),
        .TXPMARESET(txpmareset_in[1]),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(txpolarity_in[1]),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPRBSFORCEERR(txprbsforceerr_in[1]),
        .TXPRBSSEL(txprbssel_in[7:4]),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .TXQPIBIASEN(txqpibiasen_in[1]),
        .TXQPISENN(txqpisenn_out[1]),
        .TXQPISENP(txqpisenp_out[1]),
        .TXQPIWEAKPUP(txqpiweakpup_in[1]),
        .TXRATE(txrate_in[5:3]),
        .TXRATEDONE(txratedone_out[1]),
        .TXRATEMODE(txratemode_in[1]),
        .TXRESETDONE(txresetdone_out[1]),
        .TXSEQUENCE(txsequence_in[13:7]),
        .TXSWING(txswing_in[1]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[1]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[1]),
        .TXSYSCLKSEL(txsysclksel_in[3:2]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[1]),
        .TXUSRCLK2(txusrclk2_in[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h3C44),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0002),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0259),
    .RXCDR_CFG2_GEN2(10'h164),
    .RXCDR_CFG2_GEN3(16'h0259),
    .RXCDR_CFG2_GEN4(16'h00B4),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h24),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0024),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0280),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h2004),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(40),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h03DF),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(40),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(0),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[2]),
        .BUFGTCEMASK(bufgtcemask_out[8:6]),
        .BUFGTDIV(bufgtdiv_out[26:18]),
        .BUFGTRESET(bufgtreset_out[2]),
        .BUFGTRSTMASK(bufgtrstmask_out[8:6]),
        .CDRSTEPDIR(cdrstepdir_in[2]),
        .CDRSTEPSQ(cdrstepsq_in[2]),
        .CDRSTEPSX(cdrstepsx_in[2]),
        .CFGRESET(cfgreset_in[2]),
        .CLKRSVD0(clkrsvd0_in[2]),
        .CLKRSVD1(clkrsvd1_in[2]),
        .CPLLFBCLKLOST(cpllfbclklost_out[2]),
        .CPLLFREQLOCK(cpllfreqlock_in[2]),
        .CPLLLOCK(cplllock_out[2]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[2]),
        .CPLLLOCKEN(cplllocken_in[2]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .CPLLREFCLKLOST(cpllrefclklost_out[2]),
        .CPLLREFCLKSEL(cpllrefclksel_in[8:6]),
        .CPLLRESET(cpllreset_in[2]),
        .DMONFIFORESET(dmonfiforeset_in[2]),
        .DMONITORCLK(dmonitorclk_in[2]),
        .DMONITOROUT(dmonitorout_out[47:32]),
        .DMONITOROUTCLK(dmonitoroutclk_out[2]),
        .DRPADDR(drpaddr_in[29:20]),
        .DRPCLK(drpclk_in[2]),
        .DRPDI(drpdi_in[47:32]),
        .DRPDO(drpdo_out[47:32]),
        .DRPEN(drpen_in[2]),
        .DRPRDY(drprdy_out[2]),
        .DRPRST(drprst_in[2]),
        .DRPWE(drpwe_in[2]),
        .EYESCANDATAERROR(eyescandataerror_out[2]),
        .EYESCANRESET(eyescanreset_in[2]),
        .EYESCANTRIGGER(eyescantrigger_in[2]),
        .FREQOS(freqos_in[2]),
        .GTGREFCLK(gtgrefclk_in[2]),
        .GTHRXN(gthrxn_in[2]),
        .GTHRXP(gthrxp_in[2]),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[2]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[2]),
        .GTPOWERGOOD(gtpowergood_out[2]),
        .GTREFCLK0(gtrefclk0_in[2]),
        .GTREFCLK1(gtrefclk1_in[2]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[2]),
        .GTRSVD(gtrsvd_in[47:32]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(gtrxresetsel_in[2]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[2]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[2]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[2]),
        .INCPCTRL(incpctrl_in[2]),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[2]),
        .PCIERATEGEN3(pcierategen3_out[2]),
        .PCIERATEIDLE(pcierateidle_out[2]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[5:4]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[5:4]),
        .PCIERSTIDLE(pcierstidle_in[2]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[2]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[2]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[2]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[2]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[2]),
        .PCIEUSERRATESTART(pcieuserratestart_out[2]),
        .PCSRSVDIN(pcsrsvdin_in[47:32]),
        .PCSRSVDOUT(pcsrsvdout_out[47:32]),
        .PHYSTATUS(phystatus_out[2]),
        .PINRSRVDAS(pinrsrvdas_out[47:32]),
        .POWERPRESENT(powerpresent_out[2]),
        .QPLL0CLK(qpll0clk_in[2]),
        .QPLL0FREQLOCK(qpll0freqlock_in[2]),
        .QPLL0REFCLK(qpll0refclk_in[2]),
        .QPLL1CLK(qpll1clk_in[2]),
        .QPLL1FREQLOCK(qpll1freqlock_in[2]),
        .QPLL1REFCLK(qpll1refclk_in[2]),
        .RESETEXCEPTION(resetexception_out[2]),
        .RESETOVRD(resetovrd_in[2]),
        .RX8B10BEN(rx8b10ben_in[2]),
        .RXAFECFOKEN(rxafecfoken_in[2]),
        .RXBUFRESET(rxbufreset_in[2]),
        .RXBUFSTATUS(rxbufstatus_out[8:6]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[2]),
        .RXBYTEREALIGN(rxbyterealign_out[2]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[2]),
        .RXCDRHOLD(rxcdrhold_in[2]),
        .RXCDRLOCK(rxcdrlock_out[2]),
        .RXCDROVRDEN(rxcdrovrden_in[2]),
        .RXCDRPHDONE(rxcdrphdone_out[2]),
        .RXCDRRESET(rxcdrreset_in[2]),
        .RXCHANBONDSEQ(rxchanbondseq_out[2]),
        .RXCHANISALIGNED(rxchanisaligned_out[2]),
        .RXCHANREALIGN(rxchanrealign_out[2]),
        .RXCHBONDEN(rxchbonden_in[2]),
        .RXCHBONDI(rxchbondi_in[14:10]),
        .RXCHBONDLEVEL(rxchbondlevel_in[8:6]),
        .RXCHBONDMASTER(rxchbondmaster_in[2]),
        .RXCHBONDO(rxchbondo_out[14:10]),
        .RXCHBONDSLAVE(rxchbondslave_in[2]),
        .RXCKCALDONE(rxckcaldone_out[2]),
        .RXCKCALRESET(rxckcalreset_in[2]),
        .RXCKCALSTART(rxckcalstart_in[20:14]),
        .RXCLKCORCNT(rxclkcorcnt_out[5:4]),
        .RXCOMINITDET(rxcominitdet_out[2]),
        .RXCOMMADET(rxcommadet_out[2]),
        .RXCOMMADETEN(rxcommadeten_in[2]),
        .RXCOMSASDET(rxcomsasdet_out[2]),
        .RXCOMWAKEDET(rxcomwakedet_out[2]),
        .RXCTRL0(rxctrl0_out[47:32]),
        .RXCTRL1(rxctrl1_out[47:32]),
        .RXCTRL2(rxctrl2_out[23:16]),
        .RXCTRL3(rxctrl3_out[23:16]),
        .RXDATA(rxdata_out[383:256]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[23:16]),
        .RXDATAVALID(rxdatavalid_out[5:4]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[5:4]),
        .RXDFEAGCHOLD(rxdfeagchold_in[2]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[2]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[11:8]),
        .RXDFECFOKFEN(rxdfecfokfen_in[2]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[2]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[2]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[2]),
        .RXDFEKHHOLD(rxdfekhhold_in[2]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[2]),
        .RXDFELFHOLD(rxdfelfhold_in[2]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[2]),
        .RXDFELPMRESET(rxdfelpmreset_in[2]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[2]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[2]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[2]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[2]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[2]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[2]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[2]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[2]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[2]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[2]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[2]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[2]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[2]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[2]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[2]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[2]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[2]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[2]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[2]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[2]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[2]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[2]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[2]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[2]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[2]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[2]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[2]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[2]),
        .RXDFEUTHOLD(rxdfeuthold_in[2]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[2]),
        .RXDFEVPHOLD(rxdfevphold_in[2]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[2]),
        .RXDFEXYDEN(rxdfexyden_in[2]),
        .RXDLYBYPASS(rxdlybypass_in[2]),
        .RXDLYEN(rxdlyen_in[2]),
        .RXDLYOVRDEN(rxdlyovrden_in[2]),
        .RXDLYSRESET(rxdlysreset_in[2]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[2]),
        .RXELECIDLE(rxelecidle_out[2]),
        .RXELECIDLEMODE(rxelecidlemode_in[5:4]),
        .RXEQTRAINING(rxeqtraining_in[2]),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER(rxheader_out[17:12]),
        .RXHEADERVALID(rxheadervalid_out[5:4]),
        .RXLATCLK(rxlatclk_in[2]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[2]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[2]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[2]),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(rxlpmgchold_in[2]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[2]),
        .RXLPMHFHOLD(rxlpmhfhold_in[2]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[2]),
        .RXLPMLFHOLD(rxlpmlfhold_in[2]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[2]),
        .RXLPMOSHOLD(rxlpmoshold_in[2]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[2]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[2]),
        .RXMONITOROUT(rxmonitorout_out[23:16]),
        .RXMONITORSEL(rxmonitorsel_in[5:4]),
        .RXOOBRESET(rxoobreset_in[2]),
        .RXOSCALRESET(rxoscalreset_in[2]),
        .RXOSHOLD(rxoshold_in[2]),
        .RXOSINTDONE(rxosintdone_out[2]),
        .RXOSINTSTARTED(rxosintstarted_out[2]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[2]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[2]),
        .RXOSOVRDEN(rxosovrden_in[2]),
        .RXOUTCLK(rxoutclk_out[2]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[2]),
        .RXOUTCLKPCS(rxoutclkpcs_out[2]),
        .RXOUTCLKSEL(rxoutclksel_in[8:6]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[2]),
        .RXPCSRESET(rxpcsreset_in[2]),
        .RXPD(rxpd_in[5:4]),
        .RXPHALIGN(rxphalign_in[2]),
        .RXPHALIGNDONE(rxphaligndone_out[2]),
        .RXPHALIGNEN(rxphalignen_in[2]),
        .RXPHALIGNERR(rxphalignerr_out[2]),
        .RXPHDLYPD(rxphdlypd_in[2]),
        .RXPHDLYRESET(rxphdlyreset_in[2]),
        .RXPHOVRDEN(rxphovrden_in[2]),
        .RXPLLCLKSEL(rxpllclksel_in[5:4]),
        .RXPMARESET(rxpmareset_in[2]),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(rxprbscntreset_in[2]),
        .RXPRBSERR(rxprbserr_out[2]),
        .RXPRBSLOCKED(rxprbslocked_out[2]),
        .RXPRBSSEL(rxprbssel_in[11:8]),
        .RXPRGDIVRESETDONE(rxprgdivresetdone_out[2]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .RXQPIEN(rxqpien_in[2]),
        .RXQPISENN(rxqpisenn_out[2]),
        .RXQPISENP(rxqpisenp_out[2]),
        .RXRATE(rxrate_in[8:6]),
        .RXRATEDONE(rxratedone_out[2]),
        .RXRATEMODE(rxratemode_in[2]),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(rxresetdone_out[2]),
        .RXSLIDE(rxslide_in[2]),
        .RXSLIDERDY(rxsliderdy_out[2]),
        .RXSLIPDONE(rxslipdone_out[2]),
        .RXSLIPOUTCLK(rxslipoutclk_in[2]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[2]),
        .RXSLIPPMA(rxslippma_in[2]),
        .RXSLIPPMARDY(rxslippmardy_out[2]),
        .RXSTARTOFSEQ(rxstartofseq_out[5:4]),
        .RXSTATUS(rxstatus_out[8:6]),
        .RXSYNCALLIN(rxsyncallin_in[2]),
        .RXSYNCDONE(rxsyncdone_out[2]),
        .RXSYNCIN(rxsyncin_in[2]),
        .RXSYNCMODE(rxsyncmode_in[2]),
        .RXSYNCOUT(rxsyncout_out[2]),
        .RXSYSCLKSEL(rxsysclksel_in[5:4]),
        .RXTERMINATION(rxtermination_in[2]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[2]),
        .RXUSRCLK2(rxusrclk2_in[2]),
        .RXVALID(rxvalid_out[2]),
        .SIGVALIDCLK(sigvalidclk_in[2]),
        .TSTIN(tstin_in[59:40]),
        .TX8B10BBYPASS(tx8b10bbypass_in[23:16]),
        .TX8B10BEN(tx8b10ben_in[2]),
        .TXBUFSTATUS(txbufstatus_out[5:4]),
        .TXCOMFINISH(txcomfinish_out[2]),
        .TXCOMINIT(txcominit_in[2]),
        .TXCOMSAS(txcomsas_in[2]),
        .TXCOMWAKE(txcomwake_in[2]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[118],gtwiz_userdata_tx_in[108],gtwiz_userdata_tx_in[98],gtwiz_userdata_tx_in[88]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[119],gtwiz_userdata_tx_in[109],gtwiz_userdata_tx_in[99],gtwiz_userdata_tx_in[89]}),
        .TXCTRL2(txctrl2_in[23:16]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[117:110],gtwiz_userdata_tx_in[107:100],gtwiz_userdata_tx_in[97:90],gtwiz_userdata_tx_in[87:80]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[23:16]),
        .TXDCCDONE(txdccdone_out[2]),
        .TXDCCFORCESTART(txdccforcestart_in[2]),
        .TXDCCRESET(txdccreset_in[2]),
        .TXDEEMPH(txdeemph_in[5:4]),
        .TXDETECTRX(txdetectrx_in[2]),
        .TXDIFFCTRL(txdiffctrl_in[14:10]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[2]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER(txheader_in[17:12]),
        .TXINHIBIT(txinhibit_in[2]),
        .TXLATCLK(txlatclk_in[2]),
        .TXLFPSTRESET(txlfpstreset_in[2]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[2]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[2]),
        .TXMAINCURSOR(txmaincursor_in[20:14]),
        .TXMARGIN(txmargin_in[8:6]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[2]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[2]),
        .TXONESZEROS(txoneszeros_in[2]),
        .TXOUTCLK(txoutclk_out[2]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[2]),
        .TXOUTCLKPCS(txoutclkpcs_out[2]),
        .TXOUTCLKSEL(txoutclksel_in[8:6]),
        .TXPCSRESET(txpcsreset_in[2]),
        .TXPD(txpd_in[5:4]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[2]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[2]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[2]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[2]),
        .TXPIPPMOVRDEN(txpippmovrden_in[2]),
        .TXPIPPMPD(txpippmpd_in[2]),
        .TXPIPPMSEL(txpippmsel_in[2]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[14:10]),
        .TXPISOPD(txpisopd_in[2]),
        .TXPLLCLKSEL(txpllclksel_in[5:4]),
        .TXPMARESET(txpmareset_in[2]),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(txpolarity_in[2]),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPRBSFORCEERR(txprbsforceerr_in[2]),
        .TXPRBSSEL(txprbssel_in[11:8]),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .TXQPIBIASEN(txqpibiasen_in[2]),
        .TXQPISENN(txqpisenn_out[2]),
        .TXQPISENP(txqpisenp_out[2]),
        .TXQPIWEAKPUP(txqpiweakpup_in[2]),
        .TXRATE(txrate_in[8:6]),
        .TXRATEDONE(txratedone_out[2]),
        .TXRATEMODE(txratemode_in[2]),
        .TXRESETDONE(txresetdone_out[2]),
        .TXSEQUENCE(txsequence_in[20:14]),
        .TXSWING(txswing_in[2]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[2]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[2]),
        .TXSYSCLKSEL(txsysclksel_in[5:4]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[2]),
        .TXUSRCLK2(txusrclk2_in[2]));
  LUT3 #(
    .INIT(8'h7F)) 
    rst_in_meta_i_1__3
       (.I0(cplllock_out[0]),
        .I1(cplllock_out[2]),
        .I2(cplllock_out[1]),
        .O(rst_in0));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx
   (gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXDLYSRESET,
    txsyncdone_out,
    txphaligndone_out,
    txusrclk2_in,
    rst_in_out_reg,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in);
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  output [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [0:0]txsyncdone_out;
  input [2:0]txphaligndone_out;
  input [0:0]txusrclk2_in;
  input rst_in_out_reg;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;

  wire \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0 ;
  wire \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0 ;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire gtwiz_buffbypass_tx_master_syncdone_sync_int;
  wire gtwiz_buffbypass_tx_master_syncdone_sync_reg;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire gtwiz_buffbypass_tx_resetdone_reg;
  wire gtwiz_buffbypass_tx_resetdone_sync_int;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire p_0_in;
  wire rst_in_out_reg;
  (* RTL_KEEP = "yes" *) wire [1:0]sm_buffbypass_tx__0;
  wire sm_buffbypass_tx_n_0;
  wire [2:0]txphaligndone_out;
  wire [0:0]txsyncdone_out;
  wire [0:0]txusrclk2_in;

  LUT4 #(
    .INIT(16'h0455)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1 
       (.I0(sm_buffbypass_tx__0[0]),
        .I1(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .I2(gtwiz_buffbypass_tx_master_syncdone_sync_reg),
        .I3(sm_buffbypass_tx__0[1]),
        .O(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h10AA)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1 
       (.I0(sm_buffbypass_tx__0[0]),
        .I1(gtwiz_buffbypass_tx_master_syncdone_sync_reg),
        .I2(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .I3(sm_buffbypass_tx__0[1]),
        .O(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] 
       (.C(txusrclk2_in),
        .CE(sm_buffbypass_tx_n_0),
        .D(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1_n_0 ),
        .Q(sm_buffbypass_tx__0[0]),
        .R(gtwiz_buffbypass_tx_reset_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] 
       (.C(txusrclk2_in),
        .CE(sm_buffbypass_tx_n_0),
        .D(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1_n_0 ),
        .Q(sm_buffbypass_tx__0[1]),
        .R(gtwiz_buffbypass_tx_reset_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_8 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst 
       (.\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .out0(sm_buffbypass_tx__0[1]),
        .txphaligndone_out(txphaligndone_out[0]),
        .txusrclk2_in(txusrclk2_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_9 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst 
       (.gtwiz_buffbypass_tx_master_syncdone_sync_int(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .txsyncdone_out(txsyncdone_out),
        .txusrclk2_in(txusrclk2_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_reg 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .D(sm_buffbypass_tx__0[1]),
        .Q(gtwiz_buffbypass_tx_done_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .Q(gtwiz_buffbypass_tx_error_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg_reg 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .Q(gtwiz_buffbypass_tx_master_syncdone_sync_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg_reg 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(gtwiz_buffbypass_tx_resetdone_sync_int),
        .Q(gtwiz_buffbypass_tx_resetdone_reg),
        .R(gtwiz_buffbypass_tx_reset_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst 
       (.GTHE4_CHANNEL_TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .gtwiz_buffbypass_tx_resetdone_reg(gtwiz_buffbypass_tx_resetdone_reg),
        .gtwiz_buffbypass_tx_resetdone_sync_int(gtwiz_buffbypass_tx_resetdone_sync_int),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .out(sm_buffbypass_tx__0),
        .p_0_in(p_0_in),
        .rst_in_out_reg_0(rst_in_out_reg),
        .txusrclk2_in(txusrclk2_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .Q(GTHE4_CHANNEL_TXDLYSRESET),
        .R(gtwiz_buffbypass_tx_reset_in));
  LUT5 #(
    .INIT(32'hAEFEAEAE)) 
    sm_buffbypass_tx
       (.I0(sm_buffbypass_tx__0[0]),
        .I1(p_0_in),
        .I2(sm_buffbypass_tx__0[1]),
        .I3(gtwiz_buffbypass_tx_master_syncdone_sync_reg),
        .I4(gtwiz_buffbypass_tx_master_syncdone_sync_int),
        .O(sm_buffbypass_tx_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    txsyncallin_out0
       (.I0(txphaligndone_out[1]),
        .I1(txphaligndone_out[2]),
        .I2(txphaligndone_out[0]),
        .O(GTHE4_CHANNEL_TXSYNCALLIN));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_gtwiz_reset
   (gtwiz_reset_tx_done_out,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_rx_done_out,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_GTTXRESET,
    GTHE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_qpll0reset_out,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXUSERRDY,
    rst_in_sync2_reg,
    in0,
    gtwiz_userclk_tx_active_in,
    pllreset_tx_out_reg_0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_qpll0lock_in,
    pllreset_tx_out_reg_1,
    gtwiz_reset_clk_freerun_in,
    txusrclk2_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    rxusrclk2_in,
    txresetdone_sync,
    rxresetdone_sync,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in);
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTHE4_CHANNEL_CPLLPD;
  output [0:0]GTHE4_CHANNEL_GTTXRESET;
  output [0:0]GTHE4_CHANNEL_TXUSERRDY;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXUSERRDY;
  output rst_in_sync2_reg;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input pllreset_tx_out_reg_0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input pllreset_tx_out_reg_1;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]txusrclk2_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]rxusrclk2_in;
  input [2:0]txresetdone_sync;
  input [2:0]rxresetdone_sync;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire \FSM_sequential_sm_reset_all[0]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[1]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_8_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_5_n_0 ;
  wire [0:0]GTHE4_CHANNEL_CPLLPD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire bit_synchronizer_rxcdrlock_inst_n_3;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire gtwiz_reset_rx_datapath_dly;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__0__0;
  wire [2:0]p_1_in;
  wire pllreset_tx_out_reg_0;
  wire pllreset_tx_out_reg_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire rst_in_sync2_reg;
  wire [2:0]rxresetdone_sync;
  wire [0:0]rxusrclk2_in;
  wire sel;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_all;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_rx;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_10_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_11_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_12_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_13_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_14_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_15_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_16_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[16]_i_9_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[24]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[24]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[8]_i_9_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg__0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr09_out;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_tx;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg__0;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [2:0]txresetdone_sync;
  wire [0:0]txusrclk2_in;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h66666666DDDD5DDD)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_rx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(\FSM_sequential_sm_reset_all[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[0]),
        .O(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000AAEA)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(gtwiz_reset_tx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_sat),
        .I3(sm_reset_all_timer_clr_reg_n_0),
        .I4(sm_reset_all[2]),
        .I5(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .O(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[2]),
        .O(\FSM_sequential_sm_reset_all[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888B88833333333)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(gtpowergood_sync),
        .I1(sm_reset_all[1]),
        .I2(gtwiz_reset_rx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[0]),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\FSM_sequential_sm_reset_all[0]_i_1_n_0 ),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\FSM_sequential_sm_reset_all[2]_i_1_n_0 ),
        .D(\FSM_sequential_sm_reset_all[2]_i_2_n_0 ),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[2]),
        .I1(sm_reset_rx[0]),
        .I2(p_0_in11_out),
        .I3(sm_reset_rx[1]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(rxresetdone_sync[0]),
        .I3(rxresetdone_sync[2]),
        .I4(rxresetdone_sync[1]),
        .O(p_0_in11_out));
  LUT6 #(
    .INIT(64'h0000000080FF0000)) 
    \FSM_sequential_sm_reset_rx[2]_i_8 
       (.I0(rxresetdone_sync[0]),
        .I1(rxresetdone_sync[2]),
        .I2(rxresetdone_sync[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_timer_sat),
        .I5(sm_reset_rx_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_rx[2]_i_8_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_3),
        .D(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_tx[2]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_10 bit_synchronizer_gtpowergood_inst
       (.gtpowergood_sync(gtpowergood_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_11 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_12 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2}),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_13 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_14 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2}),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .out(sm_reset_tx));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_15 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_4),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out),
        .rxuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .sm_reset_rx_pll_timer_clr_reg(sm_reset_rx_pll_timer_clr_reg_n_0),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_16 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_plllock_tx_inst_n_3),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .gtwiz_reset_userclk_tx_active_sync(gtwiz_reset_userclk_tx_active_sync),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .out(sm_reset_tx),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .sm_reset_tx_timer_sat_reg(\FSM_sequential_sm_reset_tx[2]_i_5_n_0 ),
        .txuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_17 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_3),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_rxcdrlock_inst_n_3),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .gtrxreset_out_reg(bit_synchronizer_plllock_rx_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(bit_synchronizer_plllock_rx_inst_n_2),
        .gtwiz_reset_rx_done_int_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .out(sm_reset_rx),
        .p_0_in11_out(p_0_in11_out),
        .sm_reset_rx_timer_clr09_out(sm_reset_rx_timer_clr09_out),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_plllock_rx_inst_n_4),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_1(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_18 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .gttxreset_out_reg(bit_synchronizer_plllock_tx_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0(gtwiz_reset_tx_done_int0),
        .gtwiz_reset_tx_done_int_reg(bit_synchronizer_plllock_tx_inst_n_2),
        .gtwiz_reset_tx_done_int_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .gtwiz_reset_userclk_tx_active_sync(gtwiz_reset_userclk_tx_active_sync),
        .out(sm_reset_tx),
        .pllreset_tx_out_reg(pllreset_tx_out_reg_0),
        .sm_reset_tx_pll_timer_clr_reg(sm_reset_tx_pll_timer_clr_reg_n_0),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat),
        .sm_reset_tx_timer_clr_reg(bit_synchronizer_plllock_tx_inst_n_1),
        .sm_reset_tx_timer_clr_reg_0(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .sm_reset_tx_timer_sat_reg(\FSM_sequential_sm_reset_tx[2]_i_5_n_0 ));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_bit_synchronizer_19 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_rxcdrlock_inst_n_3),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .i_in_out_reg_0(\FSM_sequential_sm_reset_rx[2]_i_8_n_0 ),
        .out(sm_reset_rx),
        .pllreset_tx_out_reg(pllreset_tx_out_reg_1),
        .rxprogdivreset_out_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_1),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr09_out(sm_reset_rx_timer_clr09_out));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(GTHE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(GTHE4_CHANNEL_GTTXRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF720)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    gtwiz_reset_tx_done_int_i_2
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(txresetdone_sync[0]),
        .I3(txresetdone_sync[2]),
        .I4(txresetdone_sync[1]),
        .O(gtwiz_reset_tx_done_int0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  LUT4 #(
    .INIT(16'hFD04)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(gtwiz_reset_qpll0reset_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(GTHE4_CHANNEL_CPLLPD),
        .R(1'b0));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.SR(gtwiz_reset_all_sync),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .out(sm_reset_rx),
        .pllreset_rx_out_reg(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.GTHE4_CHANNEL_CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .out(sm_reset_tx),
        .pllreset_tx_out_reg(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26 reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rxusrclk2_in(rxusrclk2_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(rst_in_sync2_reg),
        .txusrclk2_in(txusrclk2_in));
  design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28 reset_synchronizer_txprogdivreset_inst
       (.GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(GTHE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .Q(GTHE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h05050505DD0D0505)) 
    sm_reset_all_timer_clr_i_2
       (.I0(sm_reset_all[1]),
        .I1(gtwiz_reset_tx_done_int_reg_n_0),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_rx_done_int_reg_n_0),
        .I4(sm_reset_all_timer_sat),
        .I5(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I1(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .I5(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_10 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_11 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_12 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[4]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_13 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_14 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_15 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[1]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_16 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[8]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[18]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_2 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[23]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[21]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[20]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[19]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[17]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[16]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[16]),
        .O(\sm_reset_rx_cdr_to_ctr[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[24]_i_2 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(\sm_reset_rx_cdr_to_ctr[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[24]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(\sm_reset_rx_cdr_to_ctr[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_2 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[12]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[11]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[9]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sm_reset_rx_cdr_to_ctr[8]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[8]),
        .O(\sm_reset_rx_cdr_to_ctr[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_10_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_11_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_12_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_13_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_14_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_15_n_0 ,\sm_reset_rx_cdr_to_ctr[0]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S({\sm_reset_rx_cdr_to_ctr[16]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_3_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_4_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_5_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_6_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_7_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_8_n_0 ,\sm_reset_rx_cdr_to_ctr[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_DI_UNCONNECTED [7:2],1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_S_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr[24]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr[24]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S({\sm_reset_rx_cdr_to_ctr[8]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_3_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_4_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_5_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_6_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_7_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_8_n_0 ,\sm_reset_rx_cdr_to_ctr[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__0__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__0__0[8]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I5(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .O(p_0_in__0__0[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__0__0[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I5(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[0]),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[1]),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[2]),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .Q(GTHE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer
   (gtwiz_buffbypass_tx_resetdone_sync_int,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ,
    p_0_in,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ,
    txusrclk2_in,
    rst_in_out_reg_0,
    out,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_resetdone_reg,
    GTHE4_CHANNEL_TXDLYSRESET);
  output gtwiz_buffbypass_tx_resetdone_sync_int;
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ;
  output p_0_in;
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  input [0:0]txusrclk2_in;
  input rst_in_out_reg_0;
  input [1:0]out;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input gtwiz_buffbypass_tx_resetdone_reg;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;

  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ;
  wire gtwiz_buffbypass_tx_resetdone_reg;
  wire gtwiz_buffbypass_tx_resetdone_sync_int;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [1:0]out;
  wire p_0_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAA5504)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_i_1 
       (.I0(out[0]),
        .I1(gtwiz_buffbypass_tx_resetdone_sync_int),
        .I2(gtwiz_buffbypass_tx_resetdone_reg),
        .I3(gtwiz_buffbypass_tx_start_user_in),
        .I4(out[1]),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ));
  LUT6 #(
    .INIT(64'hAAAAFFFF00004544)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1 
       (.I0(out[1]),
        .I1(gtwiz_buffbypass_tx_start_user_in),
        .I2(gtwiz_buffbypass_tx_resetdone_reg),
        .I3(gtwiz_buffbypass_tx_resetdone_sync_int),
        .I4(out[0]),
        .I5(GTHE4_CHANNEL_TXDLYSRESET),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(1'b1),
        .Q(rst_in_meta));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync3),
        .Q(gtwiz_buffbypass_tx_resetdone_sync_int));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    sm_buffbypass_tx_i_1
       (.I0(gtwiz_buffbypass_tx_start_user_in),
        .I1(gtwiz_buffbypass_tx_resetdone_reg),
        .I2(gtwiz_buffbypass_tx_resetdone_sync_int),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_26
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    gtwiz_reset_rx_done_int_reg);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input gtwiz_reset_rx_done_int_reg;

  wire gtwiz_reset_rx_done_int_reg;
  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__1
       (.I0(gtwiz_reset_rx_done_int_reg),
        .O(rst_in_out_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer_27
   (gtwiz_reset_tx_done_out,
    rst_in_sync2_reg_0,
    txusrclk2_in,
    gtwiz_reset_tx_done_int_reg);
  output [0:0]gtwiz_reset_tx_done_out;
  output rst_in_sync2_reg_0;
  input [0:0]txusrclk2_in;
  input gtwiz_reset_tx_done_int_reg;

  wire gtwiz_reset_tx_done_int_reg;
  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__4
       (.I0(gtwiz_reset_tx_done_out),
        .O(rst_in_sync2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(gtwiz_reset_tx_done_int_reg),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer
   (SR,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output [0:0]SR;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]SR;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_20
   (gtwiz_reset_rx_any_sync,
    pllreset_rx_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_rx_datapath_int_reg,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg);
  output gtwiz_reset_rx_any_sync;
  output pllreset_rx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input gtwiz_reset_rx_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire [2:0]out;
  wire pllreset_rx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(pllreset_rx_out_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_int_reg),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_21
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_datapath_int_reg);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input gtwiz_reset_rx_datapath_int_reg;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire in0;
  wire rst_in0_2;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(gtwiz_reset_rx_datapath_int_reg),
        .O(rst_in0_2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_2),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_2),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_2),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_2),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_22
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire in0;
  wire p_0_in_1;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_23
   (gtwiz_reset_tx_any_sync,
    pllreset_tx_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    GTHE4_CHANNEL_CPLLPD,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg);
  output gtwiz_reset_tx_any_sync;
  output pllreset_tx_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input [0:0]GTHE4_CHANNEL_CPLLPD;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;

  wire [0:0]GTHE4_CHANNEL_CPLLPD;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire [2:0]out;
  wire pllreset_tx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(GTHE4_CHANNEL_CPLLPD),
        .O(pllreset_tx_out_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_out_i_1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .I2(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_tx_any));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_24
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_25
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg,
    gtwiz_reset_tx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire in0;
  wire p_1_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1
       (.I0(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .O(p_1_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_6_5_reset_synchronizer" *) 
module design_1_vid_phy_controller_0_0_gtwizard_ultrascale_v1_6_5_reset_synchronizer_28
   (GTHE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_CLOCK_MODULE_8series
   (E,
    b0_MMCM_TX_DRP_LOCKED_DLY9_out,
    MMCM_LOCKED_OUT,
    D,
    DRDY,
    DO,
    tx_tmds_clk,
    tx_video_clk,
    Q,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ,
    \cfg_phy_mem_map_control_b0_reg[940] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    O,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    RST_MMCM,
    CLK_IN,
    DCLK,
    DEN,
    DWE,
    DI,
    DADDR);
  output [0:0]E;
  output b0_MMCM_TX_DRP_LOCKED_DLY9_out;
  output MMCM_LOCKED_OUT;
  output [23:0]D;
  output DRDY;
  output [15:0]DO;
  output tx_tmds_clk;
  output tx_video_clk;
  input [15:0]Q;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ;
  input [2:0]\cfg_phy_mem_map_control_b0_reg[940] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [7:0]O;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input RST_MMCM;
  input CLK_IN;
  input DCLK;
  input DEN;
  input DWE;
  input [15:0]DI;
  input [6:0]DADDR;

  wire CLK_IN;
  wire [23:0]D;
  wire [6:0]DADDR;
  wire DCLK;
  wire DEN;
  wire [15:0]DI;
  wire [15:0]DO;
  wire DRDY;
  wire DWE;
  wire [0:0]E;
  wire MMCM_LOCKED_OUT;
  wire [7:0]O;
  wire [15:0]Q;
  wire RST_MMCM;
  wire b0_MMCM_TX_DRP_LOCKED_DLY9_out;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0;
  wire [2:0]\cfg_phy_mem_map_control_b0_reg[940] ;
  wire clkfbout;
  wire clkin1;
  wire clkout0;
  wire clkout0_buf_n_0;
  wire clkout1;
  wire clkout2;
  wire tx_tmds_clk;
  wire tx_video_clk;
  wire txoutclk_mmcm0_reset_i;
  wire NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]_i_1 
       (.I0(Q[0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_1 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[8]),
        .I4(Q[4]),
        .I5(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_2 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h0001)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_1
       (.I0(\cfg_phy_mem_map_control_b0_reg[940] [2]),
        .I1(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] ),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] ),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY9_out));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_4
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .I1(Q[6]),
        .I2(Q[10]),
        .I3(Q[7]),
        .I4(Q[14]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000010)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_6
       (.I0(Q[15]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[11]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_7
       (.I0(MMCM_LOCKED_OUT),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[13]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkin1_buf
       (.CE(1'b1),
        .I(CLK_IN),
        .O(clkin1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkout0_buf
       (.CE(1'b1),
        .I(clkout0),
        .O(clkout0_buf_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkout1_buf
       (.CE(1'b1),
        .I(clkout1),
        .O(tx_tmds_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkout2_buf
       (.CE(1'b1),
        .I(clkout2),
        .O(tx_video_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MMCME3_ADV" *) 
  MMCME4_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(3.367000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(4),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(12),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKFBIN_INVERTED(1'b0),
    .IS_CLKIN1_INVERTED(1'b0),
    .IS_CLKIN2_INVERTED(1'b0),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CDDCDONE(NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED),
        .CDDCREQ(1'b0),
        .CLKFBIN(clkfbout),
        .CLKFBOUT(clkfbout),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clkin1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clkout0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clkout1),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(clkout2),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR(DADDR),
        .DCLK(DCLK),
        .DEN(DEN),
        .DI(DI),
        .DO(DO),
        .DRDY(DRDY),
        .DWE(DWE),
        .LOCKED(MMCM_LOCKED_OUT),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(\cfg_phy_mem_map_control_b0_reg[940] [1]),
        .RST(txoutclk_mmcm0_reset_i));
  LUT2 #(
    .INIT(4'hE)) 
    mmcm_adv_inst_i_1
       (.I0(\cfg_phy_mem_map_control_b0_reg[940] [0]),
        .I1(RST_MMCM),
        .O(txoutclk_mmcm0_reset_i));
endmodule

module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_axi4lite
   (E,
    b0_clkdet_ctrl_run,
    \clk_rx_tmr_reg[31] ,
    SR,
    cfg_phy_mem_map_control,
    \clk_rx_tmr_reg[31]_0 ,
    S,
    \clk_cnt_reg[0] ,
    \clk_tx_tmr_reg[31] ,
    \clk_rx_tmr_reg[31]_1 ,
    cfg_phy_mem_map_status,
    DRP_Rsp_Rd_Toggle_reg,
    DRP_Rsp_Rd_Toggle_reg_0,
    DRP_Rsp_Rd_Toggle_reg_1,
    DRP_Rsp_Rd_Toggle_reg_2,
    \clk_rx_flt_b_reg[35] ,
    clk_tx_freq_lock_reg,
    \cfg_phy_mem_map_status_reg[265] ,
    \cfg_phy_mem_map_status_reg[297] ,
    \cfg_phy_mem_map_status_reg[329] ,
    p_0_in,
    irq,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    \cfg_phy_mem_map_control_b0_reg[532] ,
    vid_phy_axi4lite_rdata,
    drp_txn_available,
    wr_en_2_isr,
    r_clkdet_status_rx_freq_event_updated_sticky_reg,
    vid_phy_axi4lite_rvalid,
    b0_clkdet_ctrl_rx_freq_rst,
    b0_clkdet_ctrl_tx_freq_rst,
    b0_clkdet_rx_tmr_evt_clr,
    b0_clkdet_tx_tmr_evt_clr,
    vid_phy_axi4lite_bvalid,
    clk_tx_tmr_end,
    clk_rx_tmr_end,
    \clk_rx_flt_lock_cnt_reg[7] ,
    \clk_tx_tmr_reg[0] ,
    clk_tx_tmr0,
    \clk_rx_tmr_reg[0] ,
    clk_rx_tmr0,
    src_in,
    DRP_Rsp_Rd_Toggle_reg_3,
    DRP_Rsp_Rd_Toggle_reg_4,
    DRP_Rsp_Rd_Toggle_reg_5,
    Q,
    \cfg_phy_mem_map_control_b0_reg[604] ,
    D,
    clk_rx_freq_lock,
    clk_dru_freq_lock_reg,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_rready,
    \cfg_phy_mem_map_status_reg[329]_0 ,
    \cfg_phy_mem_map_status_reg[297]_0 ,
    \cfg_phy_mem_map_status_reg[265]_0 ,
    \cfg_phy_mem_map_status_reg[328] ,
    \cfg_phy_mem_map_status_reg[296] ,
    \cfg_phy_mem_map_status_reg[264] ,
    \cfg_phy_mem_map_status_reg[327] ,
    \cfg_phy_mem_map_status_reg[295] ,
    \cfg_phy_mem_map_status_reg[263] ,
    \cfg_phy_mem_map_status_reg[326] ,
    \cfg_phy_mem_map_status_reg[294] ,
    \cfg_phy_mem_map_status_reg[262] ,
    \cfg_phy_mem_map_status_reg[325] ,
    \cfg_phy_mem_map_status_reg[293] ,
    \cfg_phy_mem_map_status_reg[261] ,
    \cfg_phy_mem_map_status_reg[324] ,
    \cfg_phy_mem_map_status_reg[292] ,
    \cfg_phy_mem_map_status_reg[260] ,
    \cfg_phy_mem_map_status_reg[323] ,
    \cfg_phy_mem_map_status_reg[291] ,
    \cfg_phy_mem_map_status_reg[259] ,
    \cfg_phy_mem_map_status_reg[258] ,
    \cfg_phy_mem_map_status_reg[290] ,
    \cfg_phy_mem_map_status_reg[322] ,
    \cfg_phy_mem_map_status_reg[257] ,
    \cfg_phy_mem_map_status_reg[289] ,
    \cfg_phy_mem_map_status_reg[321] ,
    \cfg_phy_mem_map_status_reg[256] ,
    \cfg_phy_mem_map_status_reg[288] ,
    \cfg_phy_mem_map_status_reg[320] ,
    \cfg_phy_mem_map_status_reg[255] ,
    \cfg_phy_mem_map_status_reg[287] ,
    \cfg_phy_mem_map_status_reg[319] ,
    \cfg_phy_mem_map_status_reg[318] ,
    \cfg_phy_mem_map_status_reg[286] ,
    \cfg_phy_mem_map_status_reg[254] ,
    \cfg_phy_mem_map_status_reg[253] ,
    \cfg_phy_mem_map_status_reg[317] ,
    \cfg_phy_mem_map_status_reg[285] ,
    \cfg_phy_mem_map_status_reg[252] ,
    \cfg_phy_mem_map_status_reg[284] ,
    \cfg_phy_mem_map_status_reg[316] ,
    \cfg_phy_mem_map_status_reg[251] ,
    \cfg_phy_mem_map_status_reg[283] ,
    \cfg_phy_mem_map_status_reg[315] ,
    \cfg_phy_mem_map_status_reg[250] ,
    \cfg_phy_mem_map_status_reg[282] ,
    \cfg_phy_mem_map_status_reg[314] ,
    \cfg_phy_mem_map_status_reg[249] ,
    \cfg_phy_mem_map_status_reg[281] ,
    \cfg_phy_mem_map_status_reg[313] ,
    \cfg_phy_mem_map_status_reg[248] ,
    \cfg_phy_mem_map_status_reg[280] ,
    \cfg_phy_mem_map_status_reg[312] ,
    vid_phy_axi4lite_bready);
  output [0:0]E;
  output b0_clkdet_ctrl_run;
  output [0:0]\clk_rx_tmr_reg[31] ;
  output [0:0]SR;
  output [309:0]cfg_phy_mem_map_control;
  output [0:0]\clk_rx_tmr_reg[31]_0 ;
  output [3:0]S;
  output \clk_cnt_reg[0] ;
  output [31:0]\clk_tx_tmr_reg[31] ;
  output [31:0]\clk_rx_tmr_reg[31]_1 ;
  output cfg_phy_mem_map_status;
  output DRP_Rsp_Rd_Toggle_reg;
  output DRP_Rsp_Rd_Toggle_reg_0;
  output DRP_Rsp_Rd_Toggle_reg_1;
  output DRP_Rsp_Rd_Toggle_reg_2;
  output \clk_rx_flt_b_reg[35] ;
  output clk_tx_freq_lock_reg;
  output \cfg_phy_mem_map_status_reg[265] ;
  output \cfg_phy_mem_map_status_reg[297] ;
  output \cfg_phy_mem_map_status_reg[329] ;
  output p_0_in;
  output irq;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [0:0]\cfg_phy_mem_map_control_b0_reg[532] ;
  output [31:0]vid_phy_axi4lite_rdata;
  output [3:0]drp_txn_available;
  output wr_en_2_isr;
  output [1:0]r_clkdet_status_rx_freq_event_updated_sticky_reg;
  output vid_phy_axi4lite_rvalid;
  output b0_clkdet_ctrl_rx_freq_rst;
  output b0_clkdet_ctrl_tx_freq_rst;
  output b0_clkdet_rx_tmr_evt_clr;
  output b0_clkdet_tx_tmr_evt_clr;
  output vid_phy_axi4lite_bvalid;
  input clk_tx_tmr_end;
  input clk_rx_tmr_end;
  input [7:0]\clk_rx_flt_lock_cnt_reg[7] ;
  input [0:0]\clk_tx_tmr_reg[0] ;
  input [30:0]clk_tx_tmr0;
  input [0:0]\clk_rx_tmr_reg[0] ;
  input [30:0]clk_rx_tmr0;
  input src_in;
  input DRP_Rsp_Rd_Toggle_reg_3;
  input DRP_Rsp_Rd_Toggle_reg_4;
  input DRP_Rsp_Rd_Toggle_reg_5;
  input [120:0]Q;
  input [1:0]\cfg_phy_mem_map_control_b0_reg[604] ;
  input [0:0]D;
  input clk_rx_freq_lock;
  input clk_dru_freq_lock_reg;
  input vid_phy_axi4lite_aclk;
  input [7:0]vid_phy_axi4lite_awaddr;
  input [31:0]vid_phy_axi4lite_wdata;
  input [7:0]vid_phy_axi4lite_araddr;
  input vid_phy_axi4lite_aresetn;
  input vid_phy_axi4lite_wvalid;
  input vid_phy_axi4lite_awvalid;
  input vid_phy_axi4lite_arvalid;
  input vid_phy_axi4lite_rready;
  input \cfg_phy_mem_map_status_reg[329]_0 ;
  input \cfg_phy_mem_map_status_reg[297]_0 ;
  input \cfg_phy_mem_map_status_reg[265]_0 ;
  input \cfg_phy_mem_map_status_reg[328] ;
  input \cfg_phy_mem_map_status_reg[296] ;
  input \cfg_phy_mem_map_status_reg[264] ;
  input \cfg_phy_mem_map_status_reg[327] ;
  input \cfg_phy_mem_map_status_reg[295] ;
  input \cfg_phy_mem_map_status_reg[263] ;
  input \cfg_phy_mem_map_status_reg[326] ;
  input \cfg_phy_mem_map_status_reg[294] ;
  input \cfg_phy_mem_map_status_reg[262] ;
  input \cfg_phy_mem_map_status_reg[325] ;
  input \cfg_phy_mem_map_status_reg[293] ;
  input \cfg_phy_mem_map_status_reg[261] ;
  input \cfg_phy_mem_map_status_reg[324] ;
  input \cfg_phy_mem_map_status_reg[292] ;
  input \cfg_phy_mem_map_status_reg[260] ;
  input \cfg_phy_mem_map_status_reg[323] ;
  input \cfg_phy_mem_map_status_reg[291] ;
  input \cfg_phy_mem_map_status_reg[259] ;
  input \cfg_phy_mem_map_status_reg[258] ;
  input \cfg_phy_mem_map_status_reg[290] ;
  input \cfg_phy_mem_map_status_reg[322] ;
  input \cfg_phy_mem_map_status_reg[257] ;
  input \cfg_phy_mem_map_status_reg[289] ;
  input \cfg_phy_mem_map_status_reg[321] ;
  input \cfg_phy_mem_map_status_reg[256] ;
  input \cfg_phy_mem_map_status_reg[288] ;
  input \cfg_phy_mem_map_status_reg[320] ;
  input \cfg_phy_mem_map_status_reg[255] ;
  input \cfg_phy_mem_map_status_reg[287] ;
  input \cfg_phy_mem_map_status_reg[319] ;
  input \cfg_phy_mem_map_status_reg[318] ;
  input \cfg_phy_mem_map_status_reg[286] ;
  input \cfg_phy_mem_map_status_reg[254] ;
  input \cfg_phy_mem_map_status_reg[253] ;
  input \cfg_phy_mem_map_status_reg[317] ;
  input \cfg_phy_mem_map_status_reg[285] ;
  input \cfg_phy_mem_map_status_reg[252] ;
  input \cfg_phy_mem_map_status_reg[284] ;
  input \cfg_phy_mem_map_status_reg[316] ;
  input \cfg_phy_mem_map_status_reg[251] ;
  input \cfg_phy_mem_map_status_reg[283] ;
  input \cfg_phy_mem_map_status_reg[315] ;
  input \cfg_phy_mem_map_status_reg[250] ;
  input \cfg_phy_mem_map_status_reg[282] ;
  input \cfg_phy_mem_map_status_reg[314] ;
  input \cfg_phy_mem_map_status_reg[249] ;
  input \cfg_phy_mem_map_status_reg[281] ;
  input \cfg_phy_mem_map_status_reg[313] ;
  input \cfg_phy_mem_map_status_reg[248] ;
  input \cfg_phy_mem_map_status_reg[280] ;
  input \cfg_phy_mem_map_status_reg[312] ;
  input vid_phy_axi4lite_bready;

  wire [0:0]D;
  wire DRP_Rsp_Rd_Toggle_i_2__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3_n_0;
  wire DRP_Rsp_Rd_Toggle_i_4_n_0;
  wire DRP_Rsp_Rd_Toggle_i_5_n_0;
  wire DRP_Rsp_Rd_Toggle_i_6_n_0;
  wire DRP_Rsp_Rd_Toggle_i_7_n_0;
  wire DRP_Rsp_Rd_Toggle_i_8_n_0;
  wire DRP_Rsp_Rd_Toggle_reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Rsp_Rd_Toggle_reg_1;
  wire DRP_Rsp_Rd_Toggle_reg_2;
  wire DRP_Rsp_Rd_Toggle_reg_3;
  wire DRP_Rsp_Rd_Toggle_reg_4;
  wire DRP_Rsp_Rd_Toggle_reg_5;
  wire [0:0]E;
  wire [120:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [9:9]axi_araddr;
  wire [8:2]axi_araddr__0;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep__1_n_0 ;
  wire \axi_araddr_reg[2]_rep__2_n_0 ;
  wire \axi_araddr_reg[2]_rep__3_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep__1_n_0 ;
  wire \axi_araddr_reg[3]_rep__2_n_0 ;
  wire \axi_araddr_reg[3]_rep_n_0 ;
  wire \axi_araddr_reg[4]_rep__0_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire \axi_araddr_reg[8]_rep__0_n_0 ;
  wire \axi_araddr_reg[8]_rep__1_n_0 ;
  wire \axi_araddr_reg[8]_rep__2_n_0 ;
  wire \axi_araddr_reg[8]_rep__3_n_0 ;
  wire \axi_araddr_reg[8]_rep_n_0 ;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_11_n_0 ;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_23_n_0 ;
  wire \axi_rdata[0]_i_24_n_0 ;
  wire \axi_rdata[0]_i_25_n_0 ;
  wire \axi_rdata[0]_i_27_n_0 ;
  wire \axi_rdata[0]_i_28_n_0 ;
  wire \axi_rdata[0]_i_29_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_30_n_0 ;
  wire \axi_rdata[0]_i_31_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_24_n_0 ;
  wire \axi_rdata[10]_i_25_n_0 ;
  wire \axi_rdata[10]_i_26_n_0 ;
  wire \axi_rdata[10]_i_27_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_23_n_0 ;
  wire \axi_rdata[11]_i_24_n_0 ;
  wire \axi_rdata[11]_i_25_n_0 ;
  wire \axi_rdata[11]_i_26_n_0 ;
  wire \axi_rdata[11]_i_27_n_0 ;
  wire \axi_rdata[11]_i_28_n_0 ;
  wire \axi_rdata[11]_i_29_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_23_n_0 ;
  wire \axi_rdata[12]_i_24_n_0 ;
  wire \axi_rdata[12]_i_25_n_0 ;
  wire \axi_rdata[12]_i_26_n_0 ;
  wire \axi_rdata[12]_i_27_n_0 ;
  wire \axi_rdata[12]_i_28_n_0 ;
  wire \axi_rdata[12]_i_29_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_8_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_23_n_0 ;
  wire \axi_rdata[13]_i_24_n_0 ;
  wire \axi_rdata[13]_i_25_n_0 ;
  wire \axi_rdata[13]_i_26_n_0 ;
  wire \axi_rdata[13]_i_27_n_0 ;
  wire \axi_rdata[13]_i_28_n_0 ;
  wire \axi_rdata[13]_i_29_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_8_n_0 ;
  wire \axi_rdata[13]_i_9_n_0 ;
  wire \axi_rdata[14]_i_10_n_0 ;
  wire \axi_rdata[14]_i_11_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_23_n_0 ;
  wire \axi_rdata[14]_i_24_n_0 ;
  wire \axi_rdata[14]_i_25_n_0 ;
  wire \axi_rdata[14]_i_26_n_0 ;
  wire \axi_rdata[14]_i_27_n_0 ;
  wire \axi_rdata[14]_i_28_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[14]_i_8_n_0 ;
  wire \axi_rdata[15]_i_10_n_0 ;
  wire \axi_rdata[15]_i_11_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_24_n_0 ;
  wire \axi_rdata[15]_i_25_n_0 ;
  wire \axi_rdata[15]_i_26_n_0 ;
  wire \axi_rdata[15]_i_27_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_8_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_10_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_23_n_0 ;
  wire \axi_rdata[16]_i_24_n_0 ;
  wire \axi_rdata[16]_i_25_n_0 ;
  wire \axi_rdata[16]_i_26_n_0 ;
  wire \axi_rdata[16]_i_27_n_0 ;
  wire \axi_rdata[16]_i_28_n_0 ;
  wire \axi_rdata[16]_i_29_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_30_n_0 ;
  wire \axi_rdata[16]_i_31_n_0 ;
  wire \axi_rdata[16]_i_32_n_0 ;
  wire \axi_rdata[16]_i_33_n_0 ;
  wire \axi_rdata[16]_i_34_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[16]_i_8_n_0 ;
  wire \axi_rdata[16]_i_9_n_0 ;
  wire \axi_rdata[17]_i_10_n_0 ;
  wire \axi_rdata[17]_i_11_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_24_n_0 ;
  wire \axi_rdata[17]_i_25_n_0 ;
  wire \axi_rdata[17]_i_26_n_0 ;
  wire \axi_rdata[17]_i_27_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_8_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_20_n_0 ;
  wire \axi_rdata[18]_i_21_n_0 ;
  wire \axi_rdata[18]_i_22_n_0 ;
  wire \axi_rdata[18]_i_23_n_0 ;
  wire \axi_rdata[18]_i_24_n_0 ;
  wire \axi_rdata[18]_i_25_n_0 ;
  wire \axi_rdata[18]_i_26_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_8_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_22_n_0 ;
  wire \axi_rdata[19]_i_23_n_0 ;
  wire \axi_rdata[19]_i_24_n_0 ;
  wire \axi_rdata[19]_i_25_n_0 ;
  wire \axi_rdata[19]_i_26_n_0 ;
  wire \axi_rdata[19]_i_27_n_0 ;
  wire \axi_rdata[19]_i_28_n_0 ;
  wire \axi_rdata[19]_i_29_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_8_n_0 ;
  wire \axi_rdata[19]_i_9_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_24_n_0 ;
  wire \axi_rdata[1]_i_25_n_0 ;
  wire \axi_rdata[1]_i_26_n_0 ;
  wire \axi_rdata[1]_i_27_n_0 ;
  wire \axi_rdata[1]_i_29_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_30_n_0 ;
  wire \axi_rdata[1]_i_31_n_0 ;
  wire \axi_rdata[1]_i_32_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_22_n_0 ;
  wire \axi_rdata[20]_i_23_n_0 ;
  wire \axi_rdata[20]_i_24_n_0 ;
  wire \axi_rdata[20]_i_25_n_0 ;
  wire \axi_rdata[20]_i_26_n_0 ;
  wire \axi_rdata[20]_i_27_n_0 ;
  wire \axi_rdata[20]_i_28_n_0 ;
  wire \axi_rdata[20]_i_29_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_30_n_0 ;
  wire \axi_rdata[20]_i_31_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[20]_i_8_n_0 ;
  wire \axi_rdata[20]_i_9_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_24_n_0 ;
  wire \axi_rdata[21]_i_25_n_0 ;
  wire \axi_rdata[21]_i_26_n_0 ;
  wire \axi_rdata[21]_i_27_n_0 ;
  wire \axi_rdata[21]_i_28_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_20_n_0 ;
  wire \axi_rdata[22]_i_21_n_0 ;
  wire \axi_rdata[22]_i_22_n_0 ;
  wire \axi_rdata[22]_i_23_n_0 ;
  wire \axi_rdata[22]_i_24_n_0 ;
  wire \axi_rdata[22]_i_25_n_0 ;
  wire \axi_rdata[22]_i_26_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_8_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_20_n_0 ;
  wire \axi_rdata[23]_i_21_n_0 ;
  wire \axi_rdata[23]_i_22_n_0 ;
  wire \axi_rdata[23]_i_23_n_0 ;
  wire \axi_rdata[23]_i_24_n_0 ;
  wire \axi_rdata[23]_i_25_n_0 ;
  wire \axi_rdata[23]_i_26_n_0 ;
  wire \axi_rdata[23]_i_27_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_8_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_22_n_0 ;
  wire \axi_rdata[24]_i_23_n_0 ;
  wire \axi_rdata[24]_i_24_n_0 ;
  wire \axi_rdata[24]_i_25_n_0 ;
  wire \axi_rdata[24]_i_26_n_0 ;
  wire \axi_rdata[24]_i_27_n_0 ;
  wire \axi_rdata[24]_i_28_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[24]_i_8_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_21_n_0 ;
  wire \axi_rdata[25]_i_22_n_0 ;
  wire \axi_rdata[25]_i_23_n_0 ;
  wire \axi_rdata[25]_i_24_n_0 ;
  wire \axi_rdata[25]_i_25_n_0 ;
  wire \axi_rdata[25]_i_26_n_0 ;
  wire \axi_rdata[25]_i_27_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_8_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_20_n_0 ;
  wire \axi_rdata[26]_i_21_n_0 ;
  wire \axi_rdata[26]_i_22_n_0 ;
  wire \axi_rdata[26]_i_23_n_0 ;
  wire \axi_rdata[26]_i_24_n_0 ;
  wire \axi_rdata[26]_i_25_n_0 ;
  wire \axi_rdata[26]_i_26_n_0 ;
  wire \axi_rdata[26]_i_27_n_0 ;
  wire \axi_rdata[26]_i_28_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_8_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_22_n_0 ;
  wire \axi_rdata[27]_i_23_n_0 ;
  wire \axi_rdata[27]_i_24_n_0 ;
  wire \axi_rdata[27]_i_25_n_0 ;
  wire \axi_rdata[27]_i_26_n_0 ;
  wire \axi_rdata[27]_i_27_n_0 ;
  wire \axi_rdata[27]_i_28_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_14_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_24_n_0 ;
  wire \axi_rdata[28]_i_25_n_0 ;
  wire \axi_rdata[28]_i_26_n_0 ;
  wire \axi_rdata[28]_i_27_n_0 ;
  wire \axi_rdata[28]_i_28_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_8_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_20_n_0 ;
  wire \axi_rdata[29]_i_21_n_0 ;
  wire \axi_rdata[29]_i_22_n_0 ;
  wire \axi_rdata[29]_i_23_n_0 ;
  wire \axi_rdata[29]_i_24_n_0 ;
  wire \axi_rdata[29]_i_25_n_0 ;
  wire \axi_rdata[29]_i_26_n_0 ;
  wire \axi_rdata[29]_i_27_n_0 ;
  wire \axi_rdata[29]_i_28_n_0 ;
  wire \axi_rdata[29]_i_29_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_24_n_0 ;
  wire \axi_rdata[2]_i_25_n_0 ;
  wire \axi_rdata[2]_i_26_n_0 ;
  wire \axi_rdata[2]_i_27_n_0 ;
  wire \axi_rdata[2]_i_28_n_0 ;
  wire \axi_rdata[2]_i_29_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_30_n_0 ;
  wire \axi_rdata[2]_i_32_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_24_n_0 ;
  wire \axi_rdata[30]_i_25_n_0 ;
  wire \axi_rdata[30]_i_26_n_0 ;
  wire \axi_rdata[30]_i_27_n_0 ;
  wire \axi_rdata[30]_i_28_n_0 ;
  wire \axi_rdata[30]_i_29_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_30_n_0 ;
  wire \axi_rdata[30]_i_31_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_27_n_0 ;
  wire \axi_rdata[31]_i_28_n_0 ;
  wire \axi_rdata[31]_i_29_n_0 ;
  wire \axi_rdata[31]_i_30_n_0 ;
  wire \axi_rdata[31]_i_31_n_0 ;
  wire \axi_rdata[31]_i_32_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_24_n_0 ;
  wire \axi_rdata[3]_i_25_n_0 ;
  wire \axi_rdata[3]_i_26_n_0 ;
  wire \axi_rdata[3]_i_27_n_0 ;
  wire \axi_rdata[3]_i_28_n_0 ;
  wire \axi_rdata[3]_i_29_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_30_n_0 ;
  wire \axi_rdata[3]_i_31_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[3]_i_8_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_11_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_24_n_0 ;
  wire \axi_rdata[4]_i_25_n_0 ;
  wire \axi_rdata[4]_i_26_n_0 ;
  wire \axi_rdata[4]_i_28_n_0 ;
  wire \axi_rdata[4]_i_29_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_30_n_0 ;
  wire \axi_rdata[4]_i_31_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_8_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_23_n_0 ;
  wire \axi_rdata[5]_i_24_n_0 ;
  wire \axi_rdata[5]_i_25_n_0 ;
  wire \axi_rdata[5]_i_26_n_0 ;
  wire \axi_rdata[5]_i_27_n_0 ;
  wire \axi_rdata[5]_i_28_n_0 ;
  wire \axi_rdata[5]_i_29_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_8_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_11_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_23_n_0 ;
  wire \axi_rdata[6]_i_24_n_0 ;
  wire \axi_rdata[6]_i_26_n_0 ;
  wire \axi_rdata[6]_i_27_n_0 ;
  wire \axi_rdata[6]_i_28_n_0 ;
  wire \axi_rdata[6]_i_29_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_30_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_8_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_24_n_0 ;
  wire \axi_rdata[7]_i_26_n_0 ;
  wire \axi_rdata[7]_i_27_n_0 ;
  wire \axi_rdata[7]_i_28_n_0 ;
  wire \axi_rdata[7]_i_29_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_10_n_0 ;
  wire \axi_rdata[8]_i_11_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_23_n_0 ;
  wire \axi_rdata[8]_i_24_n_0 ;
  wire \axi_rdata[8]_i_25_n_0 ;
  wire \axi_rdata[8]_i_26_n_0 ;
  wire \axi_rdata[8]_i_27_n_0 ;
  wire \axi_rdata[8]_i_28_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_11_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_23_n_0 ;
  wire \axi_rdata[9]_i_24_n_0 ;
  wire \axi_rdata[9]_i_25_n_0 ;
  wire \axi_rdata[9]_i_26_n_0 ;
  wire \axi_rdata[9]_i_27_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata[9]_i_8_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire \axi_rdata_reg[0]_i_10_n_0 ;
  wire \axi_rdata_reg[0]_i_6_n_0 ;
  wire \axi_rdata_reg[0]_i_7_n_0 ;
  wire \axi_rdata_reg[11]_i_9_n_0 ;
  wire \axi_rdata_reg[12]_i_7_n_0 ;
  wire \axi_rdata_reg[13]_i_7_n_0 ;
  wire \axi_rdata_reg[14]_i_9_n_0 ;
  wire \axi_rdata_reg[16]_i_13_n_0 ;
  wire \axi_rdata_reg[16]_i_19_n_0 ;
  wire \axi_rdata_reg[19]_i_7_n_0 ;
  wire \axi_rdata_reg[1]_i_10_n_0 ;
  wire \axi_rdata_reg[1]_i_15_n_0 ;
  wire \axi_rdata_reg[1]_i_16_n_0 ;
  wire \axi_rdata_reg[1]_i_6_n_0 ;
  wire \axi_rdata_reg[20]_i_13_n_0 ;
  wire \axi_rdata_reg[20]_i_6_n_0 ;
  wire \axi_rdata_reg[21]_i_7_n_0 ;
  wire \axi_rdata_reg[24]_i_10_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_5_n_0 ;
  wire \axi_rdata_reg[24]_i_9_n_0 ;
  wire \axi_rdata_reg[25]_i_6_n_0 ;
  wire \axi_rdata_reg[26]_i_7_n_0 ;
  wire \axi_rdata_reg[27]_i_8_n_0 ;
  wire \axi_rdata_reg[27]_i_9_n_0 ;
  wire \axi_rdata_reg[28]_i_10_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_7_n_0 ;
  wire \axi_rdata_reg[28]_i_9_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_8_n_0 ;
  wire \axi_rdata_reg[29]_i_9_n_0 ;
  wire \axi_rdata_reg[2]_i_11_n_0 ;
  wire \axi_rdata_reg[2]_i_6_n_0 ;
  wire \axi_rdata_reg[2]_i_7_n_0 ;
  wire \axi_rdata_reg[30]_i_18_n_0 ;
  wire \axi_rdata_reg[30]_i_21_n_0 ;
  wire \axi_rdata_reg[30]_i_5_n_0 ;
  wire \axi_rdata_reg[3]_i_17_n_0 ;
  wire \axi_rdata_reg[3]_i_18_n_0 ;
  wire \axi_rdata_reg[3]_i_6_n_0 ;
  wire \axi_rdata_reg[4]_i_10_n_0 ;
  wire \axi_rdata_reg[5]_i_12_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_12_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire b0_clkdet_ctrl_run;
  wire b0_clkdet_ctrl_rx_freq_rst;
  wire b0_clkdet_ctrl_tx_freq_rst;
  wire [31:0]b0_clkdet_rx_tmr;
  wire b0_clkdet_rx_tmr_evt_clr;
  wire b0_clkdet_rx_tmr_ld;
  wire [31:0]b0_clkdet_tx_tmr;
  wire b0_clkdet_tx_tmr_evt_clr;
  wire b0_clkdet_tx_tmr_ld;
  wire [309:0]cfg_phy_mem_map_control;
  wire [0:0]\cfg_phy_mem_map_control_b0_reg[532] ;
  wire [1:0]\cfg_phy_mem_map_control_b0_reg[604] ;
  wire cfg_phy_mem_map_status;
  wire \cfg_phy_mem_map_status_reg[248] ;
  wire \cfg_phy_mem_map_status_reg[249] ;
  wire \cfg_phy_mem_map_status_reg[250] ;
  wire \cfg_phy_mem_map_status_reg[251] ;
  wire \cfg_phy_mem_map_status_reg[252] ;
  wire \cfg_phy_mem_map_status_reg[253] ;
  wire \cfg_phy_mem_map_status_reg[254] ;
  wire \cfg_phy_mem_map_status_reg[255] ;
  wire \cfg_phy_mem_map_status_reg[256] ;
  wire \cfg_phy_mem_map_status_reg[257] ;
  wire \cfg_phy_mem_map_status_reg[258] ;
  wire \cfg_phy_mem_map_status_reg[259] ;
  wire \cfg_phy_mem_map_status_reg[260] ;
  wire \cfg_phy_mem_map_status_reg[261] ;
  wire \cfg_phy_mem_map_status_reg[262] ;
  wire \cfg_phy_mem_map_status_reg[263] ;
  wire \cfg_phy_mem_map_status_reg[264] ;
  wire \cfg_phy_mem_map_status_reg[265] ;
  wire \cfg_phy_mem_map_status_reg[265]_0 ;
  wire \cfg_phy_mem_map_status_reg[280] ;
  wire \cfg_phy_mem_map_status_reg[281] ;
  wire \cfg_phy_mem_map_status_reg[282] ;
  wire \cfg_phy_mem_map_status_reg[283] ;
  wire \cfg_phy_mem_map_status_reg[284] ;
  wire \cfg_phy_mem_map_status_reg[285] ;
  wire \cfg_phy_mem_map_status_reg[286] ;
  wire \cfg_phy_mem_map_status_reg[287] ;
  wire \cfg_phy_mem_map_status_reg[288] ;
  wire \cfg_phy_mem_map_status_reg[289] ;
  wire \cfg_phy_mem_map_status_reg[290] ;
  wire \cfg_phy_mem_map_status_reg[291] ;
  wire \cfg_phy_mem_map_status_reg[292] ;
  wire \cfg_phy_mem_map_status_reg[293] ;
  wire \cfg_phy_mem_map_status_reg[294] ;
  wire \cfg_phy_mem_map_status_reg[295] ;
  wire \cfg_phy_mem_map_status_reg[296] ;
  wire \cfg_phy_mem_map_status_reg[297] ;
  wire \cfg_phy_mem_map_status_reg[297]_0 ;
  wire \cfg_phy_mem_map_status_reg[312] ;
  wire \cfg_phy_mem_map_status_reg[313] ;
  wire \cfg_phy_mem_map_status_reg[314] ;
  wire \cfg_phy_mem_map_status_reg[315] ;
  wire \cfg_phy_mem_map_status_reg[316] ;
  wire \cfg_phy_mem_map_status_reg[317] ;
  wire \cfg_phy_mem_map_status_reg[318] ;
  wire \cfg_phy_mem_map_status_reg[319] ;
  wire \cfg_phy_mem_map_status_reg[320] ;
  wire \cfg_phy_mem_map_status_reg[321] ;
  wire \cfg_phy_mem_map_status_reg[322] ;
  wire \cfg_phy_mem_map_status_reg[323] ;
  wire \cfg_phy_mem_map_status_reg[324] ;
  wire \cfg_phy_mem_map_status_reg[325] ;
  wire \cfg_phy_mem_map_status_reg[326] ;
  wire \cfg_phy_mem_map_status_reg[327] ;
  wire \cfg_phy_mem_map_status_reg[328] ;
  wire \cfg_phy_mem_map_status_reg[329] ;
  wire \cfg_phy_mem_map_status_reg[329]_0 ;
  wire \clk_cnt_reg[0] ;
  wire clk_dru_freq_lock_reg;
  wire \clk_rx_flt_b_reg[35] ;
  wire [7:0]\clk_rx_flt_lock_cnt_reg[7] ;
  wire clk_rx_freq_lock;
  wire [30:0]clk_rx_tmr0;
  wire clk_rx_tmr_end;
  wire [0:0]\clk_rx_tmr_reg[0] ;
  wire [0:0]\clk_rx_tmr_reg[31] ;
  wire [0:0]\clk_rx_tmr_reg[31]_0 ;
  wire [31:0]\clk_rx_tmr_reg[31]_1 ;
  wire clk_tx_freq_lock_reg;
  wire [30:0]clk_tx_tmr0;
  wire clk_tx_tmr_end;
  wire [0:0]\clk_tx_tmr_reg[0] ;
  wire [31:0]\clk_tx_tmr_reg[31] ;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_timer_event_updated_q;
  wire [31:2]data35;
  wire [31:1]data42;
  wire [31:13]data49;
  wire [3:0]drp_txn_available;
  wire [4:1]drp_txn_available_q;
  wire \drp_txn_available_q[0]_i_1_n_0 ;
  wire gt_allch_cpll_lock;
  wire gt_allch_txalign_done;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_rx_resetdone_updated_w;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire gt_status_tx_resetdone_updated_w;
  wire i_mmcm_txusrclk_config_done_sticky;
  wire i_mmcm_txusrclk_config_done_sticky_i_1_n_0;
  wire i_mmcm_txusrclk_config_done_sticky_i_2_n_0;
  wire i_reg_clkdet_run9_out;
  wire i_reg_clkdet_run_i_1_n_0;
  wire i_reg_clkdet_rx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_rx_tmr_clr;
  wire i_reg_clkdet_rx_tmr_ld;
  wire i_reg_clkdet_rx_tmr_ld_i_2_n_0;
  wire i_reg_clkdet_rx_tmr_ld_i_3_n_0;
  wire i_reg_clkdet_tx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_tx_tmr_clr;
  wire i_reg_rx_mmcm_config_pulse;
  wire i_reg_rx_mmcm_config_pulse_reg_n_0;
  wire i_reg_tx_mmcm_config_pulse;
  wire [31:0]imr;
  wire [31:0]imr_reg;
  wire irq;
  wire n_0_1748;
  wire p_0_in;
  wire p_0_in17_in;
  wire p_0_in19_in;
  wire p_13_in;
  wire [1:0]r_clkdet_status_rx_freq_event_updated_sticky_reg;
  wire [16:16]reg_data_out;
  wire [31:0]reg_data_out__0;
  wire [7:0]sel0;
  wire \slv_reg_0x100[31]_i_1_n_0 ;
  wire \slv_reg_0x100_reg_n_0_[0] ;
  wire \slv_reg_0x100_reg_n_0_[10] ;
  wire \slv_reg_0x100_reg_n_0_[16] ;
  wire \slv_reg_0x100_reg_n_0_[17] ;
  wire \slv_reg_0x100_reg_n_0_[18] ;
  wire \slv_reg_0x100_reg_n_0_[1] ;
  wire \slv_reg_0x100_reg_n_0_[24] ;
  wire \slv_reg_0x100_reg_n_0_[25] ;
  wire \slv_reg_0x100_reg_n_0_[26] ;
  wire \slv_reg_0x100_reg_n_0_[27] ;
  wire \slv_reg_0x100_reg_n_0_[28] ;
  wire \slv_reg_0x100_reg_n_0_[29] ;
  wire \slv_reg_0x100_reg_n_0_[2] ;
  wire \slv_reg_0x100_reg_n_0_[30] ;
  wire \slv_reg_0x100_reg_n_0_[31] ;
  wire \slv_reg_0x100_reg_n_0_[8] ;
  wire \slv_reg_0x100_reg_n_0_[9] ;
  wire \slv_reg_0x108[31]_i_1_n_0 ;
  wire \slv_reg_0x108[31]_i_2_n_0 ;
  wire \slv_reg_0x108[31]_i_3_n_0 ;
  wire \slv_reg_0x108_reg_n_0_[13] ;
  wire \slv_reg_0x108_reg_n_0_[14] ;
  wire \slv_reg_0x108_reg_n_0_[15] ;
  wire \slv_reg_0x108_reg_n_0_[21] ;
  wire \slv_reg_0x108_reg_n_0_[22] ;
  wire \slv_reg_0x108_reg_n_0_[23] ;
  wire \slv_reg_0x108_reg_n_0_[24] ;
  wire \slv_reg_0x108_reg_n_0_[25] ;
  wire \slv_reg_0x108_reg_n_0_[26] ;
  wire \slv_reg_0x108_reg_n_0_[27] ;
  wire \slv_reg_0x108_reg_n_0_[28] ;
  wire \slv_reg_0x108_reg_n_0_[29] ;
  wire \slv_reg_0x108_reg_n_0_[30] ;
  wire \slv_reg_0x108_reg_n_0_[31] ;
  wire \slv_reg_0x108_reg_n_0_[5] ;
  wire \slv_reg_0x108_reg_n_0_[6] ;
  wire \slv_reg_0x108_reg_n_0_[7] ;
  wire \slv_reg_0x10C[31]_i_1_n_0 ;
  wire \slv_reg_0x10C_reg_n_0_[0] ;
  wire \slv_reg_0x10C_reg_n_0_[10] ;
  wire \slv_reg_0x10C_reg_n_0_[11] ;
  wire \slv_reg_0x10C_reg_n_0_[12] ;
  wire \slv_reg_0x10C_reg_n_0_[13] ;
  wire \slv_reg_0x10C_reg_n_0_[14] ;
  wire \slv_reg_0x10C_reg_n_0_[15] ;
  wire \slv_reg_0x10C_reg_n_0_[16] ;
  wire \slv_reg_0x10C_reg_n_0_[17] ;
  wire \slv_reg_0x10C_reg_n_0_[18] ;
  wire \slv_reg_0x10C_reg_n_0_[19] ;
  wire \slv_reg_0x10C_reg_n_0_[1] ;
  wire \slv_reg_0x10C_reg_n_0_[20] ;
  wire \slv_reg_0x10C_reg_n_0_[21] ;
  wire \slv_reg_0x10C_reg_n_0_[22] ;
  wire \slv_reg_0x10C_reg_n_0_[23] ;
  wire \slv_reg_0x10C_reg_n_0_[24] ;
  wire \slv_reg_0x10C_reg_n_0_[25] ;
  wire \slv_reg_0x10C_reg_n_0_[26] ;
  wire \slv_reg_0x10C_reg_n_0_[27] ;
  wire \slv_reg_0x10C_reg_n_0_[28] ;
  wire \slv_reg_0x10C_reg_n_0_[29] ;
  wire \slv_reg_0x10C_reg_n_0_[2] ;
  wire \slv_reg_0x10C_reg_n_0_[30] ;
  wire \slv_reg_0x10C_reg_n_0_[31] ;
  wire \slv_reg_0x10C_reg_n_0_[3] ;
  wire \slv_reg_0x10C_reg_n_0_[4] ;
  wire \slv_reg_0x10C_reg_n_0_[5] ;
  wire \slv_reg_0x10C_reg_n_0_[6] ;
  wire \slv_reg_0x10C_reg_n_0_[7] ;
  wire \slv_reg_0x10C_reg_n_0_[8] ;
  wire \slv_reg_0x10C_reg_n_0_[9] ;
  wire \slv_reg_0x10[31]_i_1_n_0 ;
  wire \slv_reg_0x10[31]_i_2_n_0 ;
  wire \slv_reg_0x10_reg_n_0_[11] ;
  wire \slv_reg_0x10_reg_n_0_[12] ;
  wire \slv_reg_0x10_reg_n_0_[13] ;
  wire \slv_reg_0x10_reg_n_0_[14] ;
  wire \slv_reg_0x10_reg_n_0_[15] ;
  wire \slv_reg_0x10_reg_n_0_[16] ;
  wire \slv_reg_0x10_reg_n_0_[17] ;
  wire \slv_reg_0x10_reg_n_0_[18] ;
  wire \slv_reg_0x10_reg_n_0_[19] ;
  wire \slv_reg_0x10_reg_n_0_[20] ;
  wire \slv_reg_0x10_reg_n_0_[21] ;
  wire \slv_reg_0x10_reg_n_0_[22] ;
  wire \slv_reg_0x10_reg_n_0_[23] ;
  wire \slv_reg_0x10_reg_n_0_[3] ;
  wire \slv_reg_0x10_reg_n_0_[7] ;
  wire slv_reg_0x110;
  wire \slv_reg_0x110[31]_i_1_n_0 ;
  wire \slv_reg_0x110_reg_n_0_[0] ;
  wire \slv_reg_0x110_reg_n_0_[1] ;
  wire \slv_reg_0x110_reg_n_0_[2] ;
  wire \slv_reg_0x110_reg_n_0_[30] ;
  wire \slv_reg_0x110_reg_n_0_[31] ;
  wire \slv_reg_0x110_reg_n_0_[3] ;
  wire \slv_reg_0x110_reg_n_0_[4] ;
  wire \slv_reg_0x110_reg_n_0_[5] ;
  wire \slv_reg_0x110_reg_n_0_[6] ;
  wire \slv_reg_0x110_reg_n_0_[7] ;
  wire slv_reg_0x114;
  wire \slv_reg_0x114[31]_i_1_n_0 ;
  wire \slv_reg_0x114_reg_n_0_[0] ;
  wire \slv_reg_0x114_reg_n_0_[1] ;
  wire \slv_reg_0x114_reg_n_0_[2] ;
  wire \slv_reg_0x114_reg_n_0_[30] ;
  wire \slv_reg_0x114_reg_n_0_[31] ;
  wire \slv_reg_0x114_reg_n_0_[3] ;
  wire \slv_reg_0x114_reg_n_0_[4] ;
  wire \slv_reg_0x114_reg_n_0_[5] ;
  wire \slv_reg_0x114_reg_n_0_[6] ;
  wire \slv_reg_0x114_reg_n_0_[7] ;
  wire slv_reg_0x11C;
  wire \slv_reg_0x11C[31]_i_1_n_0 ;
  wire \slv_reg_0x11C_reg_n_0_[0] ;
  wire \slv_reg_0x11C_reg_n_0_[1] ;
  wire \slv_reg_0x11C_reg_n_0_[2] ;
  wire \slv_reg_0x11C_reg_n_0_[3] ;
  wire \slv_reg_0x11C_reg_n_0_[4] ;
  wire \slv_reg_0x11C_reg_n_0_[5] ;
  wire \slv_reg_0x120[31]_i_1_n_0 ;
  wire \slv_reg_0x120[31]_i_2_n_0 ;
  wire \slv_reg_0x124[31]_i_1_n_0 ;
  wire \slv_reg_0x124[31]_i_2_n_0 ;
  wire \slv_reg_0x124_reg_n_0_[26] ;
  wire \slv_reg_0x124_reg_n_0_[27] ;
  wire \slv_reg_0x124_reg_n_0_[28] ;
  wire \slv_reg_0x124_reg_n_0_[29] ;
  wire \slv_reg_0x124_reg_n_0_[30] ;
  wire \slv_reg_0x124_reg_n_0_[31] ;
  wire \slv_reg_0x128[31]_i_1_n_0 ;
  wire \slv_reg_0x128[31]_i_2_n_0 ;
  wire \slv_reg_0x128_reg_n_0_[10] ;
  wire \slv_reg_0x128_reg_n_0_[11] ;
  wire \slv_reg_0x128_reg_n_0_[12] ;
  wire \slv_reg_0x128_reg_n_0_[13] ;
  wire \slv_reg_0x128_reg_n_0_[14] ;
  wire \slv_reg_0x128_reg_n_0_[15] ;
  wire \slv_reg_0x128_reg_n_0_[26] ;
  wire \slv_reg_0x128_reg_n_0_[27] ;
  wire \slv_reg_0x128_reg_n_0_[28] ;
  wire \slv_reg_0x128_reg_n_0_[29] ;
  wire \slv_reg_0x128_reg_n_0_[30] ;
  wire \slv_reg_0x128_reg_n_0_[31] ;
  wire \slv_reg_0x128_reg_n_0_[8] ;
  wire \slv_reg_0x128_reg_n_0_[9] ;
  wire \slv_reg_0x12C[31]_i_1_n_0 ;
  wire \slv_reg_0x12C_reg_n_0_[10] ;
  wire \slv_reg_0x12C_reg_n_0_[11] ;
  wire \slv_reg_0x12C_reg_n_0_[12] ;
  wire \slv_reg_0x12C_reg_n_0_[13] ;
  wire \slv_reg_0x12C_reg_n_0_[14] ;
  wire \slv_reg_0x12C_reg_n_0_[15] ;
  wire \slv_reg_0x12C_reg_n_0_[16] ;
  wire \slv_reg_0x12C_reg_n_0_[17] ;
  wire \slv_reg_0x12C_reg_n_0_[18] ;
  wire \slv_reg_0x12C_reg_n_0_[19] ;
  wire \slv_reg_0x12C_reg_n_0_[20] ;
  wire \slv_reg_0x12C_reg_n_0_[21] ;
  wire \slv_reg_0x12C_reg_n_0_[22] ;
  wire \slv_reg_0x12C_reg_n_0_[23] ;
  wire \slv_reg_0x12C_reg_n_0_[24] ;
  wire \slv_reg_0x12C_reg_n_0_[25] ;
  wire \slv_reg_0x12C_reg_n_0_[26] ;
  wire \slv_reg_0x12C_reg_n_0_[27] ;
  wire \slv_reg_0x12C_reg_n_0_[28] ;
  wire \slv_reg_0x12C_reg_n_0_[29] ;
  wire \slv_reg_0x12C_reg_n_0_[30] ;
  wire \slv_reg_0x12C_reg_n_0_[31] ;
  wire \slv_reg_0x12C_reg_n_0_[8] ;
  wire \slv_reg_0x12C_reg_n_0_[9] ;
  wire \slv_reg_0x130[31]_i_1_n_0 ;
  wire \slv_reg_0x130_reg_n_0_[10] ;
  wire \slv_reg_0x130_reg_n_0_[11] ;
  wire \slv_reg_0x130_reg_n_0_[12] ;
  wire \slv_reg_0x130_reg_n_0_[13] ;
  wire \slv_reg_0x130_reg_n_0_[14] ;
  wire \slv_reg_0x130_reg_n_0_[15] ;
  wire \slv_reg_0x130_reg_n_0_[16] ;
  wire \slv_reg_0x130_reg_n_0_[17] ;
  wire \slv_reg_0x130_reg_n_0_[18] ;
  wire \slv_reg_0x130_reg_n_0_[19] ;
  wire \slv_reg_0x130_reg_n_0_[20] ;
  wire \slv_reg_0x130_reg_n_0_[21] ;
  wire \slv_reg_0x130_reg_n_0_[22] ;
  wire \slv_reg_0x130_reg_n_0_[23] ;
  wire \slv_reg_0x130_reg_n_0_[24] ;
  wire \slv_reg_0x130_reg_n_0_[25] ;
  wire \slv_reg_0x130_reg_n_0_[26] ;
  wire \slv_reg_0x130_reg_n_0_[27] ;
  wire \slv_reg_0x130_reg_n_0_[28] ;
  wire \slv_reg_0x130_reg_n_0_[29] ;
  wire \slv_reg_0x130_reg_n_0_[30] ;
  wire \slv_reg_0x130_reg_n_0_[31] ;
  wire \slv_reg_0x130_reg_n_0_[8] ;
  wire \slv_reg_0x130_reg_n_0_[9] ;
  wire \slv_reg_0x134[31]_i_1_n_0 ;
  wire \slv_reg_0x134[31]_i_2_n_0 ;
  wire \slv_reg_0x134_reg_n_0_[10] ;
  wire \slv_reg_0x134_reg_n_0_[11] ;
  wire \slv_reg_0x134_reg_n_0_[12] ;
  wire \slv_reg_0x134_reg_n_0_[13] ;
  wire \slv_reg_0x134_reg_n_0_[14] ;
  wire \slv_reg_0x134_reg_n_0_[15] ;
  wire \slv_reg_0x134_reg_n_0_[16] ;
  wire \slv_reg_0x134_reg_n_0_[17] ;
  wire \slv_reg_0x134_reg_n_0_[18] ;
  wire \slv_reg_0x134_reg_n_0_[19] ;
  wire \slv_reg_0x134_reg_n_0_[20] ;
  wire \slv_reg_0x134_reg_n_0_[21] ;
  wire \slv_reg_0x134_reg_n_0_[22] ;
  wire \slv_reg_0x134_reg_n_0_[23] ;
  wire \slv_reg_0x134_reg_n_0_[24] ;
  wire \slv_reg_0x134_reg_n_0_[25] ;
  wire \slv_reg_0x134_reg_n_0_[26] ;
  wire \slv_reg_0x134_reg_n_0_[27] ;
  wire \slv_reg_0x134_reg_n_0_[28] ;
  wire \slv_reg_0x134_reg_n_0_[29] ;
  wire \slv_reg_0x134_reg_n_0_[30] ;
  wire \slv_reg_0x134_reg_n_0_[31] ;
  wire \slv_reg_0x134_reg_n_0_[4] ;
  wire \slv_reg_0x134_reg_n_0_[5] ;
  wire \slv_reg_0x134_reg_n_0_[6] ;
  wire \slv_reg_0x134_reg_n_0_[7] ;
  wire \slv_reg_0x134_reg_n_0_[8] ;
  wire \slv_reg_0x134_reg_n_0_[9] ;
  wire \slv_reg_0x138[31]_i_1_n_0 ;
  wire \slv_reg_0x138_reg_n_0_[10] ;
  wire \slv_reg_0x138_reg_n_0_[11] ;
  wire \slv_reg_0x138_reg_n_0_[12] ;
  wire \slv_reg_0x138_reg_n_0_[13] ;
  wire \slv_reg_0x138_reg_n_0_[14] ;
  wire \slv_reg_0x138_reg_n_0_[15] ;
  wire \slv_reg_0x138_reg_n_0_[16] ;
  wire \slv_reg_0x138_reg_n_0_[17] ;
  wire \slv_reg_0x138_reg_n_0_[18] ;
  wire \slv_reg_0x138_reg_n_0_[19] ;
  wire \slv_reg_0x138_reg_n_0_[1] ;
  wire \slv_reg_0x138_reg_n_0_[20] ;
  wire \slv_reg_0x138_reg_n_0_[21] ;
  wire \slv_reg_0x138_reg_n_0_[22] ;
  wire \slv_reg_0x138_reg_n_0_[23] ;
  wire \slv_reg_0x138_reg_n_0_[24] ;
  wire \slv_reg_0x138_reg_n_0_[25] ;
  wire \slv_reg_0x138_reg_n_0_[26] ;
  wire \slv_reg_0x138_reg_n_0_[27] ;
  wire \slv_reg_0x138_reg_n_0_[28] ;
  wire \slv_reg_0x138_reg_n_0_[29] ;
  wire \slv_reg_0x138_reg_n_0_[2] ;
  wire \slv_reg_0x138_reg_n_0_[30] ;
  wire \slv_reg_0x138_reg_n_0_[31] ;
  wire \slv_reg_0x138_reg_n_0_[3] ;
  wire \slv_reg_0x138_reg_n_0_[4] ;
  wire \slv_reg_0x138_reg_n_0_[5] ;
  wire \slv_reg_0x138_reg_n_0_[6] ;
  wire \slv_reg_0x138_reg_n_0_[7] ;
  wire \slv_reg_0x138_reg_n_0_[8] ;
  wire \slv_reg_0x138_reg_n_0_[9] ;
  wire \slv_reg_0x140[31]_i_1_n_0 ;
  wire \slv_reg_0x140[31]_i_2_n_0 ;
  wire \slv_reg_0x140_reg_n_0_[10] ;
  wire \slv_reg_0x140_reg_n_0_[11] ;
  wire \slv_reg_0x144[31]_i_1_n_0 ;
  wire \slv_reg_0x144[31]_i_2_n_0 ;
  wire \slv_reg_0x144[31]_i_3_n_0 ;
  wire \slv_reg_0x144_reg_n_0_[0] ;
  wire \slv_reg_0x144_reg_n_0_[10] ;
  wire \slv_reg_0x144_reg_n_0_[11] ;
  wire \slv_reg_0x144_reg_n_0_[12] ;
  wire \slv_reg_0x144_reg_n_0_[13] ;
  wire \slv_reg_0x144_reg_n_0_[14] ;
  wire \slv_reg_0x144_reg_n_0_[15] ;
  wire \slv_reg_0x144_reg_n_0_[16] ;
  wire \slv_reg_0x144_reg_n_0_[17] ;
  wire \slv_reg_0x144_reg_n_0_[18] ;
  wire \slv_reg_0x144_reg_n_0_[19] ;
  wire \slv_reg_0x144_reg_n_0_[1] ;
  wire \slv_reg_0x144_reg_n_0_[20] ;
  wire \slv_reg_0x144_reg_n_0_[21] ;
  wire \slv_reg_0x144_reg_n_0_[22] ;
  wire \slv_reg_0x144_reg_n_0_[23] ;
  wire \slv_reg_0x144_reg_n_0_[24] ;
  wire \slv_reg_0x144_reg_n_0_[25] ;
  wire \slv_reg_0x144_reg_n_0_[26] ;
  wire \slv_reg_0x144_reg_n_0_[27] ;
  wire \slv_reg_0x144_reg_n_0_[28] ;
  wire \slv_reg_0x144_reg_n_0_[29] ;
  wire \slv_reg_0x144_reg_n_0_[2] ;
  wire \slv_reg_0x144_reg_n_0_[30] ;
  wire \slv_reg_0x144_reg_n_0_[31] ;
  wire \slv_reg_0x144_reg_n_0_[3] ;
  wire \slv_reg_0x144_reg_n_0_[4] ;
  wire \slv_reg_0x144_reg_n_0_[5] ;
  wire \slv_reg_0x144_reg_n_0_[6] ;
  wire \slv_reg_0x144_reg_n_0_[7] ;
  wire \slv_reg_0x144_reg_n_0_[8] ;
  wire \slv_reg_0x144_reg_n_0_[9] ;
  wire \slv_reg_0x148[31]_i_1_n_0 ;
  wire \slv_reg_0x148[31]_i_2_n_0 ;
  wire \slv_reg_0x148_reg_n_0_[0] ;
  wire \slv_reg_0x148_reg_n_0_[10] ;
  wire \slv_reg_0x148_reg_n_0_[11] ;
  wire \slv_reg_0x148_reg_n_0_[12] ;
  wire \slv_reg_0x148_reg_n_0_[13] ;
  wire \slv_reg_0x148_reg_n_0_[14] ;
  wire \slv_reg_0x148_reg_n_0_[15] ;
  wire \slv_reg_0x148_reg_n_0_[16] ;
  wire \slv_reg_0x148_reg_n_0_[17] ;
  wire \slv_reg_0x148_reg_n_0_[18] ;
  wire \slv_reg_0x148_reg_n_0_[19] ;
  wire \slv_reg_0x148_reg_n_0_[1] ;
  wire \slv_reg_0x148_reg_n_0_[20] ;
  wire \slv_reg_0x148_reg_n_0_[21] ;
  wire \slv_reg_0x148_reg_n_0_[22] ;
  wire \slv_reg_0x148_reg_n_0_[23] ;
  wire \slv_reg_0x148_reg_n_0_[24] ;
  wire \slv_reg_0x148_reg_n_0_[25] ;
  wire \slv_reg_0x148_reg_n_0_[26] ;
  wire \slv_reg_0x148_reg_n_0_[27] ;
  wire \slv_reg_0x148_reg_n_0_[28] ;
  wire \slv_reg_0x148_reg_n_0_[29] ;
  wire \slv_reg_0x148_reg_n_0_[2] ;
  wire \slv_reg_0x148_reg_n_0_[30] ;
  wire \slv_reg_0x148_reg_n_0_[31] ;
  wire \slv_reg_0x148_reg_n_0_[3] ;
  wire \slv_reg_0x148_reg_n_0_[4] ;
  wire \slv_reg_0x148_reg_n_0_[5] ;
  wire \slv_reg_0x148_reg_n_0_[6] ;
  wire \slv_reg_0x148_reg_n_0_[7] ;
  wire \slv_reg_0x148_reg_n_0_[8] ;
  wire \slv_reg_0x148_reg_n_0_[9] ;
  wire \slv_reg_0x14C[31]_i_1_n_0 ;
  wire \slv_reg_0x14C[31]_i_2_n_0 ;
  wire \slv_reg_0x14C_reg_n_0_[0] ;
  wire \slv_reg_0x14C_reg_n_0_[10] ;
  wire \slv_reg_0x14C_reg_n_0_[11] ;
  wire \slv_reg_0x14C_reg_n_0_[12] ;
  wire \slv_reg_0x14C_reg_n_0_[13] ;
  wire \slv_reg_0x14C_reg_n_0_[14] ;
  wire \slv_reg_0x14C_reg_n_0_[15] ;
  wire \slv_reg_0x14C_reg_n_0_[16] ;
  wire \slv_reg_0x14C_reg_n_0_[17] ;
  wire \slv_reg_0x14C_reg_n_0_[18] ;
  wire \slv_reg_0x14C_reg_n_0_[19] ;
  wire \slv_reg_0x14C_reg_n_0_[1] ;
  wire \slv_reg_0x14C_reg_n_0_[20] ;
  wire \slv_reg_0x14C_reg_n_0_[21] ;
  wire \slv_reg_0x14C_reg_n_0_[22] ;
  wire \slv_reg_0x14C_reg_n_0_[23] ;
  wire \slv_reg_0x14C_reg_n_0_[24] ;
  wire \slv_reg_0x14C_reg_n_0_[25] ;
  wire \slv_reg_0x14C_reg_n_0_[26] ;
  wire \slv_reg_0x14C_reg_n_0_[27] ;
  wire \slv_reg_0x14C_reg_n_0_[28] ;
  wire \slv_reg_0x14C_reg_n_0_[29] ;
  wire \slv_reg_0x14C_reg_n_0_[2] ;
  wire \slv_reg_0x14C_reg_n_0_[30] ;
  wire \slv_reg_0x14C_reg_n_0_[31] ;
  wire \slv_reg_0x14C_reg_n_0_[3] ;
  wire \slv_reg_0x14C_reg_n_0_[4] ;
  wire \slv_reg_0x14C_reg_n_0_[5] ;
  wire \slv_reg_0x14C_reg_n_0_[6] ;
  wire \slv_reg_0x14C_reg_n_0_[7] ;
  wire \slv_reg_0x14C_reg_n_0_[8] ;
  wire \slv_reg_0x14C_reg_n_0_[9] ;
  wire \slv_reg_0x14[31]_i_1_n_0 ;
  wire \slv_reg_0x14[31]_i_2_n_0 ;
  wire \slv_reg_0x14_reg_n_0_[0] ;
  wire \slv_reg_0x14_reg_n_0_[10] ;
  wire \slv_reg_0x14_reg_n_0_[11] ;
  wire \slv_reg_0x14_reg_n_0_[12] ;
  wire \slv_reg_0x14_reg_n_0_[13] ;
  wire \slv_reg_0x14_reg_n_0_[14] ;
  wire \slv_reg_0x14_reg_n_0_[15] ;
  wire \slv_reg_0x14_reg_n_0_[16] ;
  wire \slv_reg_0x14_reg_n_0_[17] ;
  wire \slv_reg_0x14_reg_n_0_[18] ;
  wire \slv_reg_0x14_reg_n_0_[19] ;
  wire \slv_reg_0x14_reg_n_0_[1] ;
  wire \slv_reg_0x14_reg_n_0_[20] ;
  wire \slv_reg_0x14_reg_n_0_[21] ;
  wire \slv_reg_0x14_reg_n_0_[22] ;
  wire \slv_reg_0x14_reg_n_0_[23] ;
  wire \slv_reg_0x14_reg_n_0_[24] ;
  wire \slv_reg_0x14_reg_n_0_[25] ;
  wire \slv_reg_0x14_reg_n_0_[26] ;
  wire \slv_reg_0x14_reg_n_0_[27] ;
  wire \slv_reg_0x14_reg_n_0_[28] ;
  wire \slv_reg_0x14_reg_n_0_[29] ;
  wire \slv_reg_0x14_reg_n_0_[2] ;
  wire \slv_reg_0x14_reg_n_0_[30] ;
  wire \slv_reg_0x14_reg_n_0_[31] ;
  wire \slv_reg_0x14_reg_n_0_[3] ;
  wire \slv_reg_0x14_reg_n_0_[4] ;
  wire \slv_reg_0x14_reg_n_0_[5] ;
  wire \slv_reg_0x14_reg_n_0_[6] ;
  wire \slv_reg_0x14_reg_n_0_[7] ;
  wire \slv_reg_0x14_reg_n_0_[8] ;
  wire \slv_reg_0x14_reg_n_0_[9] ;
  wire \slv_reg_0x150[31]_i_1_n_0 ;
  wire \slv_reg_0x150_reg_n_0_[0] ;
  wire \slv_reg_0x150_reg_n_0_[10] ;
  wire \slv_reg_0x150_reg_n_0_[11] ;
  wire \slv_reg_0x150_reg_n_0_[12] ;
  wire \slv_reg_0x150_reg_n_0_[13] ;
  wire \slv_reg_0x150_reg_n_0_[14] ;
  wire \slv_reg_0x150_reg_n_0_[15] ;
  wire \slv_reg_0x150_reg_n_0_[16] ;
  wire \slv_reg_0x150_reg_n_0_[17] ;
  wire \slv_reg_0x150_reg_n_0_[18] ;
  wire \slv_reg_0x150_reg_n_0_[19] ;
  wire \slv_reg_0x150_reg_n_0_[1] ;
  wire \slv_reg_0x150_reg_n_0_[20] ;
  wire \slv_reg_0x150_reg_n_0_[21] ;
  wire \slv_reg_0x150_reg_n_0_[22] ;
  wire \slv_reg_0x150_reg_n_0_[23] ;
  wire \slv_reg_0x150_reg_n_0_[24] ;
  wire \slv_reg_0x150_reg_n_0_[25] ;
  wire \slv_reg_0x150_reg_n_0_[26] ;
  wire \slv_reg_0x150_reg_n_0_[27] ;
  wire \slv_reg_0x150_reg_n_0_[28] ;
  wire \slv_reg_0x150_reg_n_0_[29] ;
  wire \slv_reg_0x150_reg_n_0_[2] ;
  wire \slv_reg_0x150_reg_n_0_[30] ;
  wire \slv_reg_0x150_reg_n_0_[31] ;
  wire \slv_reg_0x150_reg_n_0_[3] ;
  wire \slv_reg_0x150_reg_n_0_[4] ;
  wire \slv_reg_0x150_reg_n_0_[5] ;
  wire \slv_reg_0x150_reg_n_0_[6] ;
  wire \slv_reg_0x150_reg_n_0_[7] ;
  wire \slv_reg_0x150_reg_n_0_[8] ;
  wire \slv_reg_0x150_reg_n_0_[9] ;
  wire \slv_reg_0x154[31]_i_1_n_0 ;
  wire \slv_reg_0x154_reg_n_0_[10] ;
  wire \slv_reg_0x154_reg_n_0_[11] ;
  wire \slv_reg_0x154_reg_n_0_[12] ;
  wire \slv_reg_0x154_reg_n_0_[13] ;
  wire \slv_reg_0x154_reg_n_0_[14] ;
  wire \slv_reg_0x154_reg_n_0_[15] ;
  wire \slv_reg_0x154_reg_n_0_[16] ;
  wire \slv_reg_0x154_reg_n_0_[17] ;
  wire \slv_reg_0x154_reg_n_0_[18] ;
  wire \slv_reg_0x154_reg_n_0_[19] ;
  wire \slv_reg_0x154_reg_n_0_[1] ;
  wire \slv_reg_0x154_reg_n_0_[20] ;
  wire \slv_reg_0x154_reg_n_0_[21] ;
  wire \slv_reg_0x154_reg_n_0_[22] ;
  wire \slv_reg_0x154_reg_n_0_[23] ;
  wire \slv_reg_0x154_reg_n_0_[24] ;
  wire \slv_reg_0x154_reg_n_0_[25] ;
  wire \slv_reg_0x154_reg_n_0_[26] ;
  wire \slv_reg_0x154_reg_n_0_[27] ;
  wire \slv_reg_0x154_reg_n_0_[28] ;
  wire \slv_reg_0x154_reg_n_0_[29] ;
  wire \slv_reg_0x154_reg_n_0_[2] ;
  wire \slv_reg_0x154_reg_n_0_[30] ;
  wire \slv_reg_0x154_reg_n_0_[31] ;
  wire \slv_reg_0x154_reg_n_0_[3] ;
  wire \slv_reg_0x154_reg_n_0_[4] ;
  wire \slv_reg_0x154_reg_n_0_[5] ;
  wire \slv_reg_0x154_reg_n_0_[6] ;
  wire \slv_reg_0x154_reg_n_0_[7] ;
  wire \slv_reg_0x154_reg_n_0_[8] ;
  wire \slv_reg_0x154_reg_n_0_[9] ;
  wire \slv_reg_0x158[31]_i_1_n_0 ;
  wire \slv_reg_0x158[31]_i_2_n_0 ;
  wire \slv_reg_0x158_reg_n_0_[0] ;
  wire \slv_reg_0x158_reg_n_0_[10] ;
  wire \slv_reg_0x158_reg_n_0_[11] ;
  wire \slv_reg_0x158_reg_n_0_[12] ;
  wire \slv_reg_0x158_reg_n_0_[13] ;
  wire \slv_reg_0x158_reg_n_0_[14] ;
  wire \slv_reg_0x158_reg_n_0_[15] ;
  wire \slv_reg_0x158_reg_n_0_[16] ;
  wire \slv_reg_0x158_reg_n_0_[17] ;
  wire \slv_reg_0x158_reg_n_0_[18] ;
  wire \slv_reg_0x158_reg_n_0_[19] ;
  wire \slv_reg_0x158_reg_n_0_[1] ;
  wire \slv_reg_0x158_reg_n_0_[20] ;
  wire \slv_reg_0x158_reg_n_0_[21] ;
  wire \slv_reg_0x158_reg_n_0_[22] ;
  wire \slv_reg_0x158_reg_n_0_[23] ;
  wire \slv_reg_0x158_reg_n_0_[24] ;
  wire \slv_reg_0x158_reg_n_0_[25] ;
  wire \slv_reg_0x158_reg_n_0_[26] ;
  wire \slv_reg_0x158_reg_n_0_[27] ;
  wire \slv_reg_0x158_reg_n_0_[28] ;
  wire \slv_reg_0x158_reg_n_0_[29] ;
  wire \slv_reg_0x158_reg_n_0_[2] ;
  wire \slv_reg_0x158_reg_n_0_[30] ;
  wire \slv_reg_0x158_reg_n_0_[31] ;
  wire \slv_reg_0x158_reg_n_0_[3] ;
  wire \slv_reg_0x158_reg_n_0_[4] ;
  wire \slv_reg_0x158_reg_n_0_[5] ;
  wire \slv_reg_0x158_reg_n_0_[6] ;
  wire \slv_reg_0x158_reg_n_0_[7] ;
  wire \slv_reg_0x158_reg_n_0_[8] ;
  wire \slv_reg_0x158_reg_n_0_[9] ;
  wire \slv_reg_0x1C[31]_i_1_n_0 ;
  wire \slv_reg_0x1C[31]_i_2_n_0 ;
  wire \slv_reg_0x1C_reg_n_0_[10] ;
  wire \slv_reg_0x1C_reg_n_0_[11] ;
  wire \slv_reg_0x1C_reg_n_0_[12] ;
  wire \slv_reg_0x1C_reg_n_0_[13] ;
  wire \slv_reg_0x1C_reg_n_0_[14] ;
  wire \slv_reg_0x1C_reg_n_0_[15] ;
  wire \slv_reg_0x1C_reg_n_0_[16] ;
  wire \slv_reg_0x1C_reg_n_0_[17] ;
  wire \slv_reg_0x1C_reg_n_0_[18] ;
  wire \slv_reg_0x1C_reg_n_0_[19] ;
  wire \slv_reg_0x1C_reg_n_0_[1] ;
  wire \slv_reg_0x1C_reg_n_0_[20] ;
  wire \slv_reg_0x1C_reg_n_0_[21] ;
  wire \slv_reg_0x1C_reg_n_0_[22] ;
  wire \slv_reg_0x1C_reg_n_0_[23] ;
  wire \slv_reg_0x1C_reg_n_0_[24] ;
  wire \slv_reg_0x1C_reg_n_0_[25] ;
  wire \slv_reg_0x1C_reg_n_0_[26] ;
  wire \slv_reg_0x1C_reg_n_0_[27] ;
  wire \slv_reg_0x1C_reg_n_0_[28] ;
  wire \slv_reg_0x1C_reg_n_0_[29] ;
  wire \slv_reg_0x1C_reg_n_0_[2] ;
  wire \slv_reg_0x1C_reg_n_0_[30] ;
  wire \slv_reg_0x1C_reg_n_0_[31] ;
  wire \slv_reg_0x1C_reg_n_0_[3] ;
  wire \slv_reg_0x1C_reg_n_0_[4] ;
  wire \slv_reg_0x1C_reg_n_0_[5] ;
  wire \slv_reg_0x1C_reg_n_0_[6] ;
  wire \slv_reg_0x1C_reg_n_0_[8] ;
  wire \slv_reg_0x1C_reg_n_0_[9] ;
  wire \slv_reg_0x200[31]_i_2_n_0 ;
  wire \slv_reg_0x208[31]_i_1_n_0 ;
  wire \slv_reg_0x208[31]_i_2_n_0 ;
  wire \slv_reg_0x208_reg_n_0_[0] ;
  wire \slv_reg_0x208_reg_n_0_[10] ;
  wire \slv_reg_0x208_reg_n_0_[1] ;
  wire \slv_reg_0x208_reg_n_0_[2] ;
  wire \slv_reg_0x208_reg_n_0_[3] ;
  wire \slv_reg_0x208_reg_n_0_[4] ;
  wire \slv_reg_0x208_reg_n_0_[5] ;
  wire \slv_reg_0x208_reg_n_0_[6] ;
  wire \slv_reg_0x208_reg_n_0_[7] ;
  wire \slv_reg_0x208_reg_n_0_[8] ;
  wire \slv_reg_0x208_reg_n_0_[9] ;
  wire slv_reg_0x214;
  wire \slv_reg_0x214[31]_i_1_n_0 ;
  wire \slv_reg_0x214[31]_i_2_n_0 ;
  wire slv_reg_0x218;
  wire \slv_reg_0x218[31]_i_1_n_0 ;
  wire \slv_reg_0x24[31]_i_1_n_0 ;
  wire \slv_reg_0x24[31]_i_2_n_0 ;
  wire \slv_reg_0x24_reg_n_0_[10] ;
  wire \slv_reg_0x24_reg_n_0_[11] ;
  wire \slv_reg_0x24_reg_n_0_[12] ;
  wire \slv_reg_0x24_reg_n_0_[13] ;
  wire \slv_reg_0x24_reg_n_0_[14] ;
  wire \slv_reg_0x24_reg_n_0_[15] ;
  wire \slv_reg_0x24_reg_n_0_[16] ;
  wire \slv_reg_0x24_reg_n_0_[17] ;
  wire \slv_reg_0x24_reg_n_0_[18] ;
  wire \slv_reg_0x24_reg_n_0_[19] ;
  wire \slv_reg_0x24_reg_n_0_[1] ;
  wire \slv_reg_0x24_reg_n_0_[20] ;
  wire \slv_reg_0x24_reg_n_0_[21] ;
  wire \slv_reg_0x24_reg_n_0_[22] ;
  wire \slv_reg_0x24_reg_n_0_[23] ;
  wire \slv_reg_0x24_reg_n_0_[24] ;
  wire \slv_reg_0x24_reg_n_0_[25] ;
  wire \slv_reg_0x24_reg_n_0_[26] ;
  wire \slv_reg_0x24_reg_n_0_[27] ;
  wire \slv_reg_0x24_reg_n_0_[28] ;
  wire \slv_reg_0x24_reg_n_0_[29] ;
  wire \slv_reg_0x24_reg_n_0_[2] ;
  wire \slv_reg_0x24_reg_n_0_[30] ;
  wire \slv_reg_0x24_reg_n_0_[31] ;
  wire \slv_reg_0x24_reg_n_0_[3] ;
  wire \slv_reg_0x24_reg_n_0_[4] ;
  wire \slv_reg_0x24_reg_n_0_[5] ;
  wire \slv_reg_0x24_reg_n_0_[6] ;
  wire \slv_reg_0x24_reg_n_0_[8] ;
  wire \slv_reg_0x24_reg_n_0_[9] ;
  wire \slv_reg_0x2C[31]_i_1_n_0 ;
  wire \slv_reg_0x2C[31]_i_2_n_0 ;
  wire \slv_reg_0x2C_reg_n_0_[10] ;
  wire \slv_reg_0x2C_reg_n_0_[11] ;
  wire \slv_reg_0x2C_reg_n_0_[12] ;
  wire \slv_reg_0x2C_reg_n_0_[13] ;
  wire \slv_reg_0x2C_reg_n_0_[14] ;
  wire \slv_reg_0x2C_reg_n_0_[15] ;
  wire \slv_reg_0x2C_reg_n_0_[16] ;
  wire \slv_reg_0x2C_reg_n_0_[17] ;
  wire \slv_reg_0x2C_reg_n_0_[18] ;
  wire \slv_reg_0x2C_reg_n_0_[19] ;
  wire \slv_reg_0x2C_reg_n_0_[20] ;
  wire \slv_reg_0x2C_reg_n_0_[21] ;
  wire \slv_reg_0x2C_reg_n_0_[22] ;
  wire \slv_reg_0x2C_reg_n_0_[23] ;
  wire \slv_reg_0x2C_reg_n_0_[24] ;
  wire \slv_reg_0x2C_reg_n_0_[25] ;
  wire \slv_reg_0x2C_reg_n_0_[26] ;
  wire \slv_reg_0x2C_reg_n_0_[27] ;
  wire \slv_reg_0x2C_reg_n_0_[28] ;
  wire \slv_reg_0x2C_reg_n_0_[29] ;
  wire \slv_reg_0x2C_reg_n_0_[2] ;
  wire \slv_reg_0x2C_reg_n_0_[30] ;
  wire \slv_reg_0x2C_reg_n_0_[31] ;
  wire \slv_reg_0x2C_reg_n_0_[3] ;
  wire \slv_reg_0x2C_reg_n_0_[4] ;
  wire \slv_reg_0x2C_reg_n_0_[5] ;
  wire \slv_reg_0x2C_reg_n_0_[6] ;
  wire \slv_reg_0x2C_reg_n_0_[7] ;
  wire \slv_reg_0x2C_reg_n_0_[8] ;
  wire \slv_reg_0x2C_reg_n_0_[9] ;
  wire \slv_reg_0x300[31]_i_1_n_0 ;
  wire \slv_reg_0x300_reg_n_0_[0] ;
  wire \slv_reg_0x300_reg_n_0_[10] ;
  wire \slv_reg_0x300_reg_n_0_[11] ;
  wire \slv_reg_0x300_reg_n_0_[12] ;
  wire \slv_reg_0x300_reg_n_0_[13] ;
  wire \slv_reg_0x300_reg_n_0_[14] ;
  wire \slv_reg_0x300_reg_n_0_[15] ;
  wire \slv_reg_0x300_reg_n_0_[16] ;
  wire \slv_reg_0x300_reg_n_0_[17] ;
  wire \slv_reg_0x300_reg_n_0_[18] ;
  wire \slv_reg_0x300_reg_n_0_[19] ;
  wire \slv_reg_0x300_reg_n_0_[1] ;
  wire \slv_reg_0x300_reg_n_0_[20] ;
  wire \slv_reg_0x300_reg_n_0_[21] ;
  wire \slv_reg_0x300_reg_n_0_[22] ;
  wire \slv_reg_0x300_reg_n_0_[23] ;
  wire \slv_reg_0x300_reg_n_0_[24] ;
  wire \slv_reg_0x300_reg_n_0_[25] ;
  wire \slv_reg_0x300_reg_n_0_[26] ;
  wire \slv_reg_0x300_reg_n_0_[27] ;
  wire \slv_reg_0x300_reg_n_0_[28] ;
  wire \slv_reg_0x300_reg_n_0_[29] ;
  wire \slv_reg_0x300_reg_n_0_[2] ;
  wire \slv_reg_0x300_reg_n_0_[30] ;
  wire \slv_reg_0x300_reg_n_0_[31] ;
  wire \slv_reg_0x300_reg_n_0_[3] ;
  wire \slv_reg_0x300_reg_n_0_[4] ;
  wire \slv_reg_0x300_reg_n_0_[5] ;
  wire \slv_reg_0x300_reg_n_0_[6] ;
  wire \slv_reg_0x300_reg_n_0_[7] ;
  wire \slv_reg_0x300_reg_n_0_[8] ;
  wire \slv_reg_0x300_reg_n_0_[9] ;
  wire \slv_reg_0x308[31]_i_1_n_0 ;
  wire \slv_reg_0x308_reg_n_0_[0] ;
  wire \slv_reg_0x308_reg_n_0_[10] ;
  wire \slv_reg_0x308_reg_n_0_[11] ;
  wire \slv_reg_0x308_reg_n_0_[12] ;
  wire \slv_reg_0x308_reg_n_0_[13] ;
  wire \slv_reg_0x308_reg_n_0_[14] ;
  wire \slv_reg_0x308_reg_n_0_[15] ;
  wire \slv_reg_0x308_reg_n_0_[16] ;
  wire \slv_reg_0x308_reg_n_0_[17] ;
  wire \slv_reg_0x308_reg_n_0_[18] ;
  wire \slv_reg_0x308_reg_n_0_[19] ;
  wire \slv_reg_0x308_reg_n_0_[1] ;
  wire \slv_reg_0x308_reg_n_0_[20] ;
  wire \slv_reg_0x308_reg_n_0_[21] ;
  wire \slv_reg_0x308_reg_n_0_[22] ;
  wire \slv_reg_0x308_reg_n_0_[23] ;
  wire \slv_reg_0x308_reg_n_0_[24] ;
  wire \slv_reg_0x308_reg_n_0_[25] ;
  wire \slv_reg_0x308_reg_n_0_[26] ;
  wire \slv_reg_0x308_reg_n_0_[27] ;
  wire \slv_reg_0x308_reg_n_0_[28] ;
  wire \slv_reg_0x308_reg_n_0_[29] ;
  wire \slv_reg_0x308_reg_n_0_[2] ;
  wire \slv_reg_0x308_reg_n_0_[30] ;
  wire \slv_reg_0x308_reg_n_0_[31] ;
  wire \slv_reg_0x308_reg_n_0_[3] ;
  wire \slv_reg_0x308_reg_n_0_[4] ;
  wire \slv_reg_0x308_reg_n_0_[5] ;
  wire \slv_reg_0x308_reg_n_0_[6] ;
  wire \slv_reg_0x308_reg_n_0_[7] ;
  wire \slv_reg_0x308_reg_n_0_[8] ;
  wire \slv_reg_0x308_reg_n_0_[9] ;
  wire \slv_reg_0x30C[31]_i_1_n_0 ;
  wire \slv_reg_0x30C_reg_n_0_[0] ;
  wire \slv_reg_0x30C_reg_n_0_[10] ;
  wire \slv_reg_0x30C_reg_n_0_[11] ;
  wire \slv_reg_0x30C_reg_n_0_[12] ;
  wire \slv_reg_0x30C_reg_n_0_[13] ;
  wire \slv_reg_0x30C_reg_n_0_[14] ;
  wire \slv_reg_0x30C_reg_n_0_[15] ;
  wire \slv_reg_0x30C_reg_n_0_[16] ;
  wire \slv_reg_0x30C_reg_n_0_[17] ;
  wire \slv_reg_0x30C_reg_n_0_[18] ;
  wire \slv_reg_0x30C_reg_n_0_[19] ;
  wire \slv_reg_0x30C_reg_n_0_[1] ;
  wire \slv_reg_0x30C_reg_n_0_[20] ;
  wire \slv_reg_0x30C_reg_n_0_[21] ;
  wire \slv_reg_0x30C_reg_n_0_[22] ;
  wire \slv_reg_0x30C_reg_n_0_[23] ;
  wire \slv_reg_0x30C_reg_n_0_[24] ;
  wire \slv_reg_0x30C_reg_n_0_[25] ;
  wire \slv_reg_0x30C_reg_n_0_[26] ;
  wire \slv_reg_0x30C_reg_n_0_[27] ;
  wire \slv_reg_0x30C_reg_n_0_[28] ;
  wire \slv_reg_0x30C_reg_n_0_[29] ;
  wire \slv_reg_0x30C_reg_n_0_[2] ;
  wire \slv_reg_0x30C_reg_n_0_[30] ;
  wire \slv_reg_0x30C_reg_n_0_[31] ;
  wire \slv_reg_0x30C_reg_n_0_[3] ;
  wire \slv_reg_0x30C_reg_n_0_[4] ;
  wire \slv_reg_0x30C_reg_n_0_[5] ;
  wire \slv_reg_0x30C_reg_n_0_[6] ;
  wire \slv_reg_0x30C_reg_n_0_[7] ;
  wire \slv_reg_0x30C_reg_n_0_[8] ;
  wire \slv_reg_0x30C_reg_n_0_[9] ;
  wire \slv_reg_0x30[31]_i_1_n_0 ;
  wire \slv_reg_0x30[31]_i_2_n_0 ;
  wire \slv_reg_0x30_reg_n_0_[0] ;
  wire \slv_reg_0x30_reg_n_0_[10] ;
  wire \slv_reg_0x30_reg_n_0_[11] ;
  wire \slv_reg_0x30_reg_n_0_[12] ;
  wire \slv_reg_0x30_reg_n_0_[13] ;
  wire \slv_reg_0x30_reg_n_0_[14] ;
  wire \slv_reg_0x30_reg_n_0_[15] ;
  wire \slv_reg_0x30_reg_n_0_[16] ;
  wire \slv_reg_0x30_reg_n_0_[17] ;
  wire \slv_reg_0x30_reg_n_0_[18] ;
  wire \slv_reg_0x30_reg_n_0_[19] ;
  wire \slv_reg_0x30_reg_n_0_[20] ;
  wire \slv_reg_0x30_reg_n_0_[21] ;
  wire \slv_reg_0x30_reg_n_0_[22] ;
  wire \slv_reg_0x30_reg_n_0_[23] ;
  wire \slv_reg_0x30_reg_n_0_[24] ;
  wire \slv_reg_0x30_reg_n_0_[25] ;
  wire \slv_reg_0x30_reg_n_0_[26] ;
  wire \slv_reg_0x30_reg_n_0_[27] ;
  wire \slv_reg_0x30_reg_n_0_[28] ;
  wire \slv_reg_0x30_reg_n_0_[29] ;
  wire \slv_reg_0x30_reg_n_0_[30] ;
  wire \slv_reg_0x30_reg_n_0_[31] ;
  wire \slv_reg_0x30_reg_n_0_[3] ;
  wire \slv_reg_0x30_reg_n_0_[4] ;
  wire \slv_reg_0x30_reg_n_0_[5] ;
  wire \slv_reg_0x30_reg_n_0_[6] ;
  wire \slv_reg_0x30_reg_n_0_[7] ;
  wire \slv_reg_0x30_reg_n_0_[8] ;
  wire \slv_reg_0x30_reg_n_0_[9] ;
  wire \slv_reg_0x310[31]_i_1_n_0 ;
  wire \slv_reg_0x310_reg_n_0_[0] ;
  wire \slv_reg_0x310_reg_n_0_[10] ;
  wire \slv_reg_0x310_reg_n_0_[11] ;
  wire \slv_reg_0x310_reg_n_0_[12] ;
  wire \slv_reg_0x310_reg_n_0_[13] ;
  wire \slv_reg_0x310_reg_n_0_[14] ;
  wire \slv_reg_0x310_reg_n_0_[15] ;
  wire \slv_reg_0x310_reg_n_0_[16] ;
  wire \slv_reg_0x310_reg_n_0_[17] ;
  wire \slv_reg_0x310_reg_n_0_[18] ;
  wire \slv_reg_0x310_reg_n_0_[19] ;
  wire \slv_reg_0x310_reg_n_0_[1] ;
  wire \slv_reg_0x310_reg_n_0_[20] ;
  wire \slv_reg_0x310_reg_n_0_[21] ;
  wire \slv_reg_0x310_reg_n_0_[22] ;
  wire \slv_reg_0x310_reg_n_0_[23] ;
  wire \slv_reg_0x310_reg_n_0_[24] ;
  wire \slv_reg_0x310_reg_n_0_[25] ;
  wire \slv_reg_0x310_reg_n_0_[26] ;
  wire \slv_reg_0x310_reg_n_0_[27] ;
  wire \slv_reg_0x310_reg_n_0_[28] ;
  wire \slv_reg_0x310_reg_n_0_[29] ;
  wire \slv_reg_0x310_reg_n_0_[2] ;
  wire \slv_reg_0x310_reg_n_0_[30] ;
  wire \slv_reg_0x310_reg_n_0_[31] ;
  wire \slv_reg_0x310_reg_n_0_[3] ;
  wire \slv_reg_0x310_reg_n_0_[4] ;
  wire \slv_reg_0x310_reg_n_0_[5] ;
  wire \slv_reg_0x310_reg_n_0_[6] ;
  wire \slv_reg_0x310_reg_n_0_[7] ;
  wire \slv_reg_0x310_reg_n_0_[8] ;
  wire \slv_reg_0x310_reg_n_0_[9] ;
  wire \slv_reg_0x314[31]_i_1_n_0 ;
  wire \slv_reg_0x314[31]_i_2_n_0 ;
  wire \slv_reg_0x314_reg_n_0_[0] ;
  wire \slv_reg_0x314_reg_n_0_[10] ;
  wire \slv_reg_0x314_reg_n_0_[11] ;
  wire \slv_reg_0x314_reg_n_0_[12] ;
  wire \slv_reg_0x314_reg_n_0_[13] ;
  wire \slv_reg_0x314_reg_n_0_[14] ;
  wire \slv_reg_0x314_reg_n_0_[15] ;
  wire \slv_reg_0x314_reg_n_0_[16] ;
  wire \slv_reg_0x314_reg_n_0_[17] ;
  wire \slv_reg_0x314_reg_n_0_[18] ;
  wire \slv_reg_0x314_reg_n_0_[19] ;
  wire \slv_reg_0x314_reg_n_0_[1] ;
  wire \slv_reg_0x314_reg_n_0_[20] ;
  wire \slv_reg_0x314_reg_n_0_[21] ;
  wire \slv_reg_0x314_reg_n_0_[22] ;
  wire \slv_reg_0x314_reg_n_0_[23] ;
  wire \slv_reg_0x314_reg_n_0_[24] ;
  wire \slv_reg_0x314_reg_n_0_[25] ;
  wire \slv_reg_0x314_reg_n_0_[26] ;
  wire \slv_reg_0x314_reg_n_0_[27] ;
  wire \slv_reg_0x314_reg_n_0_[28] ;
  wire \slv_reg_0x314_reg_n_0_[29] ;
  wire \slv_reg_0x314_reg_n_0_[2] ;
  wire \slv_reg_0x314_reg_n_0_[30] ;
  wire \slv_reg_0x314_reg_n_0_[31] ;
  wire \slv_reg_0x314_reg_n_0_[3] ;
  wire \slv_reg_0x314_reg_n_0_[4] ;
  wire \slv_reg_0x314_reg_n_0_[5] ;
  wire \slv_reg_0x314_reg_n_0_[6] ;
  wire \slv_reg_0x314_reg_n_0_[7] ;
  wire \slv_reg_0x314_reg_n_0_[8] ;
  wire \slv_reg_0x314_reg_n_0_[9] ;
  wire \slv_reg_0x318[31]_i_1_n_0 ;
  wire \slv_reg_0x318[31]_i_2_n_0 ;
  wire \slv_reg_0x318_reg_n_0_[0] ;
  wire \slv_reg_0x318_reg_n_0_[10] ;
  wire \slv_reg_0x318_reg_n_0_[11] ;
  wire \slv_reg_0x318_reg_n_0_[12] ;
  wire \slv_reg_0x318_reg_n_0_[13] ;
  wire \slv_reg_0x318_reg_n_0_[14] ;
  wire \slv_reg_0x318_reg_n_0_[15] ;
  wire \slv_reg_0x318_reg_n_0_[16] ;
  wire \slv_reg_0x318_reg_n_0_[17] ;
  wire \slv_reg_0x318_reg_n_0_[18] ;
  wire \slv_reg_0x318_reg_n_0_[19] ;
  wire \slv_reg_0x318_reg_n_0_[1] ;
  wire \slv_reg_0x318_reg_n_0_[20] ;
  wire \slv_reg_0x318_reg_n_0_[21] ;
  wire \slv_reg_0x318_reg_n_0_[22] ;
  wire \slv_reg_0x318_reg_n_0_[23] ;
  wire \slv_reg_0x318_reg_n_0_[24] ;
  wire \slv_reg_0x318_reg_n_0_[25] ;
  wire \slv_reg_0x318_reg_n_0_[26] ;
  wire \slv_reg_0x318_reg_n_0_[27] ;
  wire \slv_reg_0x318_reg_n_0_[28] ;
  wire \slv_reg_0x318_reg_n_0_[29] ;
  wire \slv_reg_0x318_reg_n_0_[2] ;
  wire \slv_reg_0x318_reg_n_0_[30] ;
  wire \slv_reg_0x318_reg_n_0_[31] ;
  wire \slv_reg_0x318_reg_n_0_[3] ;
  wire \slv_reg_0x318_reg_n_0_[4] ;
  wire \slv_reg_0x318_reg_n_0_[5] ;
  wire \slv_reg_0x318_reg_n_0_[6] ;
  wire \slv_reg_0x318_reg_n_0_[7] ;
  wire \slv_reg_0x318_reg_n_0_[8] ;
  wire \slv_reg_0x318_reg_n_0_[9] ;
  wire \slv_reg_0x31C[31]_i_1_n_0 ;
  wire \slv_reg_0x31C_reg_n_0_[0] ;
  wire \slv_reg_0x31C_reg_n_0_[10] ;
  wire \slv_reg_0x31C_reg_n_0_[11] ;
  wire \slv_reg_0x31C_reg_n_0_[12] ;
  wire \slv_reg_0x31C_reg_n_0_[13] ;
  wire \slv_reg_0x31C_reg_n_0_[14] ;
  wire \slv_reg_0x31C_reg_n_0_[15] ;
  wire \slv_reg_0x31C_reg_n_0_[16] ;
  wire \slv_reg_0x31C_reg_n_0_[17] ;
  wire \slv_reg_0x31C_reg_n_0_[18] ;
  wire \slv_reg_0x31C_reg_n_0_[19] ;
  wire \slv_reg_0x31C_reg_n_0_[1] ;
  wire \slv_reg_0x31C_reg_n_0_[20] ;
  wire \slv_reg_0x31C_reg_n_0_[21] ;
  wire \slv_reg_0x31C_reg_n_0_[22] ;
  wire \slv_reg_0x31C_reg_n_0_[23] ;
  wire \slv_reg_0x31C_reg_n_0_[24] ;
  wire \slv_reg_0x31C_reg_n_0_[25] ;
  wire \slv_reg_0x31C_reg_n_0_[26] ;
  wire \slv_reg_0x31C_reg_n_0_[27] ;
  wire \slv_reg_0x31C_reg_n_0_[28] ;
  wire \slv_reg_0x31C_reg_n_0_[29] ;
  wire \slv_reg_0x31C_reg_n_0_[2] ;
  wire \slv_reg_0x31C_reg_n_0_[30] ;
  wire \slv_reg_0x31C_reg_n_0_[31] ;
  wire \slv_reg_0x31C_reg_n_0_[3] ;
  wire \slv_reg_0x31C_reg_n_0_[4] ;
  wire \slv_reg_0x31C_reg_n_0_[5] ;
  wire \slv_reg_0x31C_reg_n_0_[6] ;
  wire \slv_reg_0x31C_reg_n_0_[7] ;
  wire \slv_reg_0x31C_reg_n_0_[8] ;
  wire \slv_reg_0x31C_reg_n_0_[9] ;
  wire \slv_reg_0x320[31]_i_1_n_0 ;
  wire \slv_reg_0x320[31]_i_2_n_0 ;
  wire \slv_reg_0x320_reg_n_0_[0] ;
  wire \slv_reg_0x320_reg_n_0_[10] ;
  wire \slv_reg_0x320_reg_n_0_[11] ;
  wire \slv_reg_0x320_reg_n_0_[12] ;
  wire \slv_reg_0x320_reg_n_0_[13] ;
  wire \slv_reg_0x320_reg_n_0_[14] ;
  wire \slv_reg_0x320_reg_n_0_[15] ;
  wire \slv_reg_0x320_reg_n_0_[16] ;
  wire \slv_reg_0x320_reg_n_0_[17] ;
  wire \slv_reg_0x320_reg_n_0_[18] ;
  wire \slv_reg_0x320_reg_n_0_[19] ;
  wire \slv_reg_0x320_reg_n_0_[1] ;
  wire \slv_reg_0x320_reg_n_0_[20] ;
  wire \slv_reg_0x320_reg_n_0_[21] ;
  wire \slv_reg_0x320_reg_n_0_[22] ;
  wire \slv_reg_0x320_reg_n_0_[23] ;
  wire \slv_reg_0x320_reg_n_0_[24] ;
  wire \slv_reg_0x320_reg_n_0_[25] ;
  wire \slv_reg_0x320_reg_n_0_[26] ;
  wire \slv_reg_0x320_reg_n_0_[27] ;
  wire \slv_reg_0x320_reg_n_0_[28] ;
  wire \slv_reg_0x320_reg_n_0_[29] ;
  wire \slv_reg_0x320_reg_n_0_[2] ;
  wire \slv_reg_0x320_reg_n_0_[30] ;
  wire \slv_reg_0x320_reg_n_0_[31] ;
  wire \slv_reg_0x320_reg_n_0_[3] ;
  wire \slv_reg_0x320_reg_n_0_[4] ;
  wire \slv_reg_0x320_reg_n_0_[5] ;
  wire \slv_reg_0x320_reg_n_0_[6] ;
  wire \slv_reg_0x320_reg_n_0_[7] ;
  wire \slv_reg_0x320_reg_n_0_[8] ;
  wire \slv_reg_0x320_reg_n_0_[9] ;
  wire \slv_reg_0x324[31]_i_1_n_0 ;
  wire \slv_reg_0x324_reg_n_0_[0] ;
  wire \slv_reg_0x324_reg_n_0_[10] ;
  wire \slv_reg_0x324_reg_n_0_[11] ;
  wire \slv_reg_0x324_reg_n_0_[12] ;
  wire \slv_reg_0x324_reg_n_0_[13] ;
  wire \slv_reg_0x324_reg_n_0_[14] ;
  wire \slv_reg_0x324_reg_n_0_[15] ;
  wire \slv_reg_0x324_reg_n_0_[16] ;
  wire \slv_reg_0x324_reg_n_0_[17] ;
  wire \slv_reg_0x324_reg_n_0_[18] ;
  wire \slv_reg_0x324_reg_n_0_[19] ;
  wire \slv_reg_0x324_reg_n_0_[1] ;
  wire \slv_reg_0x324_reg_n_0_[20] ;
  wire \slv_reg_0x324_reg_n_0_[21] ;
  wire \slv_reg_0x324_reg_n_0_[22] ;
  wire \slv_reg_0x324_reg_n_0_[23] ;
  wire \slv_reg_0x324_reg_n_0_[24] ;
  wire \slv_reg_0x324_reg_n_0_[25] ;
  wire \slv_reg_0x324_reg_n_0_[26] ;
  wire \slv_reg_0x324_reg_n_0_[27] ;
  wire \slv_reg_0x324_reg_n_0_[28] ;
  wire \slv_reg_0x324_reg_n_0_[29] ;
  wire \slv_reg_0x324_reg_n_0_[2] ;
  wire \slv_reg_0x324_reg_n_0_[30] ;
  wire \slv_reg_0x324_reg_n_0_[31] ;
  wire \slv_reg_0x324_reg_n_0_[3] ;
  wire \slv_reg_0x324_reg_n_0_[4] ;
  wire \slv_reg_0x324_reg_n_0_[5] ;
  wire \slv_reg_0x324_reg_n_0_[6] ;
  wire \slv_reg_0x324_reg_n_0_[7] ;
  wire \slv_reg_0x324_reg_n_0_[8] ;
  wire \slv_reg_0x324_reg_n_0_[9] ;
  wire \slv_reg_0x328[31]_i_1_n_0 ;
  wire \slv_reg_0x328[31]_i_2_n_0 ;
  wire \slv_reg_0x328_reg_n_0_[0] ;
  wire \slv_reg_0x328_reg_n_0_[10] ;
  wire \slv_reg_0x328_reg_n_0_[11] ;
  wire \slv_reg_0x328_reg_n_0_[12] ;
  wire \slv_reg_0x328_reg_n_0_[13] ;
  wire \slv_reg_0x328_reg_n_0_[14] ;
  wire \slv_reg_0x328_reg_n_0_[15] ;
  wire \slv_reg_0x328_reg_n_0_[16] ;
  wire \slv_reg_0x328_reg_n_0_[17] ;
  wire \slv_reg_0x328_reg_n_0_[18] ;
  wire \slv_reg_0x328_reg_n_0_[19] ;
  wire \slv_reg_0x328_reg_n_0_[1] ;
  wire \slv_reg_0x328_reg_n_0_[20] ;
  wire \slv_reg_0x328_reg_n_0_[21] ;
  wire \slv_reg_0x328_reg_n_0_[22] ;
  wire \slv_reg_0x328_reg_n_0_[23] ;
  wire \slv_reg_0x328_reg_n_0_[24] ;
  wire \slv_reg_0x328_reg_n_0_[25] ;
  wire \slv_reg_0x328_reg_n_0_[26] ;
  wire \slv_reg_0x328_reg_n_0_[27] ;
  wire \slv_reg_0x328_reg_n_0_[28] ;
  wire \slv_reg_0x328_reg_n_0_[29] ;
  wire \slv_reg_0x328_reg_n_0_[2] ;
  wire \slv_reg_0x328_reg_n_0_[30] ;
  wire \slv_reg_0x328_reg_n_0_[31] ;
  wire \slv_reg_0x328_reg_n_0_[3] ;
  wire \slv_reg_0x328_reg_n_0_[4] ;
  wire \slv_reg_0x328_reg_n_0_[5] ;
  wire \slv_reg_0x328_reg_n_0_[6] ;
  wire \slv_reg_0x328_reg_n_0_[7] ;
  wire \slv_reg_0x328_reg_n_0_[8] ;
  wire \slv_reg_0x328_reg_n_0_[9] ;
  wire \slv_reg_0x32C[31]_i_1_n_0 ;
  wire \slv_reg_0x32C[31]_i_2_n_0 ;
  wire \slv_reg_0x32C_reg_n_0_[0] ;
  wire \slv_reg_0x32C_reg_n_0_[10] ;
  wire \slv_reg_0x32C_reg_n_0_[11] ;
  wire \slv_reg_0x32C_reg_n_0_[12] ;
  wire \slv_reg_0x32C_reg_n_0_[13] ;
  wire \slv_reg_0x32C_reg_n_0_[14] ;
  wire \slv_reg_0x32C_reg_n_0_[15] ;
  wire \slv_reg_0x32C_reg_n_0_[16] ;
  wire \slv_reg_0x32C_reg_n_0_[17] ;
  wire \slv_reg_0x32C_reg_n_0_[18] ;
  wire \slv_reg_0x32C_reg_n_0_[19] ;
  wire \slv_reg_0x32C_reg_n_0_[1] ;
  wire \slv_reg_0x32C_reg_n_0_[20] ;
  wire \slv_reg_0x32C_reg_n_0_[21] ;
  wire \slv_reg_0x32C_reg_n_0_[22] ;
  wire \slv_reg_0x32C_reg_n_0_[23] ;
  wire \slv_reg_0x32C_reg_n_0_[24] ;
  wire \slv_reg_0x32C_reg_n_0_[25] ;
  wire \slv_reg_0x32C_reg_n_0_[26] ;
  wire \slv_reg_0x32C_reg_n_0_[27] ;
  wire \slv_reg_0x32C_reg_n_0_[28] ;
  wire \slv_reg_0x32C_reg_n_0_[29] ;
  wire \slv_reg_0x32C_reg_n_0_[2] ;
  wire \slv_reg_0x32C_reg_n_0_[30] ;
  wire \slv_reg_0x32C_reg_n_0_[31] ;
  wire \slv_reg_0x32C_reg_n_0_[3] ;
  wire \slv_reg_0x32C_reg_n_0_[4] ;
  wire \slv_reg_0x32C_reg_n_0_[5] ;
  wire \slv_reg_0x32C_reg_n_0_[6] ;
  wire \slv_reg_0x32C_reg_n_0_[7] ;
  wire \slv_reg_0x32C_reg_n_0_[8] ;
  wire \slv_reg_0x32C_reg_n_0_[9] ;
  wire \slv_reg_0x330[31]_i_1_n_0 ;
  wire \slv_reg_0x330_reg_n_0_[0] ;
  wire \slv_reg_0x330_reg_n_0_[10] ;
  wire \slv_reg_0x330_reg_n_0_[11] ;
  wire \slv_reg_0x330_reg_n_0_[12] ;
  wire \slv_reg_0x330_reg_n_0_[13] ;
  wire \slv_reg_0x330_reg_n_0_[14] ;
  wire \slv_reg_0x330_reg_n_0_[15] ;
  wire \slv_reg_0x330_reg_n_0_[16] ;
  wire \slv_reg_0x330_reg_n_0_[17] ;
  wire \slv_reg_0x330_reg_n_0_[18] ;
  wire \slv_reg_0x330_reg_n_0_[19] ;
  wire \slv_reg_0x330_reg_n_0_[1] ;
  wire \slv_reg_0x330_reg_n_0_[20] ;
  wire \slv_reg_0x330_reg_n_0_[21] ;
  wire \slv_reg_0x330_reg_n_0_[22] ;
  wire \slv_reg_0x330_reg_n_0_[23] ;
  wire \slv_reg_0x330_reg_n_0_[24] ;
  wire \slv_reg_0x330_reg_n_0_[25] ;
  wire \slv_reg_0x330_reg_n_0_[26] ;
  wire \slv_reg_0x330_reg_n_0_[27] ;
  wire \slv_reg_0x330_reg_n_0_[28] ;
  wire \slv_reg_0x330_reg_n_0_[29] ;
  wire \slv_reg_0x330_reg_n_0_[2] ;
  wire \slv_reg_0x330_reg_n_0_[30] ;
  wire \slv_reg_0x330_reg_n_0_[31] ;
  wire \slv_reg_0x330_reg_n_0_[3] ;
  wire \slv_reg_0x330_reg_n_0_[4] ;
  wire \slv_reg_0x330_reg_n_0_[5] ;
  wire \slv_reg_0x330_reg_n_0_[6] ;
  wire \slv_reg_0x330_reg_n_0_[7] ;
  wire \slv_reg_0x330_reg_n_0_[8] ;
  wire \slv_reg_0x330_reg_n_0_[9] ;
  wire \slv_reg_0x334[31]_i_1_n_0 ;
  wire \slv_reg_0x334[31]_i_2_n_0 ;
  wire \slv_reg_0x334[31]_i_3_n_0 ;
  wire \slv_reg_0x334_reg_n_0_[0] ;
  wire \slv_reg_0x334_reg_n_0_[10] ;
  wire \slv_reg_0x334_reg_n_0_[11] ;
  wire \slv_reg_0x334_reg_n_0_[12] ;
  wire \slv_reg_0x334_reg_n_0_[13] ;
  wire \slv_reg_0x334_reg_n_0_[14] ;
  wire \slv_reg_0x334_reg_n_0_[15] ;
  wire \slv_reg_0x334_reg_n_0_[16] ;
  wire \slv_reg_0x334_reg_n_0_[17] ;
  wire \slv_reg_0x334_reg_n_0_[18] ;
  wire \slv_reg_0x334_reg_n_0_[19] ;
  wire \slv_reg_0x334_reg_n_0_[1] ;
  wire \slv_reg_0x334_reg_n_0_[20] ;
  wire \slv_reg_0x334_reg_n_0_[21] ;
  wire \slv_reg_0x334_reg_n_0_[22] ;
  wire \slv_reg_0x334_reg_n_0_[23] ;
  wire \slv_reg_0x334_reg_n_0_[24] ;
  wire \slv_reg_0x334_reg_n_0_[25] ;
  wire \slv_reg_0x334_reg_n_0_[26] ;
  wire \slv_reg_0x334_reg_n_0_[27] ;
  wire \slv_reg_0x334_reg_n_0_[28] ;
  wire \slv_reg_0x334_reg_n_0_[29] ;
  wire \slv_reg_0x334_reg_n_0_[2] ;
  wire \slv_reg_0x334_reg_n_0_[30] ;
  wire \slv_reg_0x334_reg_n_0_[31] ;
  wire \slv_reg_0x334_reg_n_0_[3] ;
  wire \slv_reg_0x334_reg_n_0_[4] ;
  wire \slv_reg_0x334_reg_n_0_[5] ;
  wire \slv_reg_0x334_reg_n_0_[6] ;
  wire \slv_reg_0x334_reg_n_0_[7] ;
  wire \slv_reg_0x334_reg_n_0_[8] ;
  wire \slv_reg_0x334_reg_n_0_[9] ;
  wire \slv_reg_0x38[31]_i_1_n_0 ;
  wire \slv_reg_0x38_reg_n_0_[11] ;
  wire \slv_reg_0x38_reg_n_0_[12] ;
  wire \slv_reg_0x38_reg_n_0_[13] ;
  wire \slv_reg_0x38_reg_n_0_[14] ;
  wire \slv_reg_0x38_reg_n_0_[15] ;
  wire \slv_reg_0x38_reg_n_0_[19] ;
  wire \slv_reg_0x38_reg_n_0_[20] ;
  wire \slv_reg_0x38_reg_n_0_[21] ;
  wire \slv_reg_0x38_reg_n_0_[22] ;
  wire \slv_reg_0x38_reg_n_0_[23] ;
  wire \slv_reg_0x38_reg_n_0_[24] ;
  wire \slv_reg_0x38_reg_n_0_[25] ;
  wire \slv_reg_0x38_reg_n_0_[26] ;
  wire \slv_reg_0x38_reg_n_0_[27] ;
  wire \slv_reg_0x38_reg_n_0_[28] ;
  wire \slv_reg_0x38_reg_n_0_[29] ;
  wire \slv_reg_0x38_reg_n_0_[30] ;
  wire \slv_reg_0x38_reg_n_0_[31] ;
  wire \slv_reg_0x38_reg_n_0_[3] ;
  wire \slv_reg_0x38_reg_n_0_[4] ;
  wire \slv_reg_0x38_reg_n_0_[5] ;
  wire \slv_reg_0x38_reg_n_0_[6] ;
  wire \slv_reg_0x38_reg_n_0_[7] ;
  wire \slv_reg_0x40[31]_i_1_n_0 ;
  wire \slv_reg_0x40[31]_i_2_n_0 ;
  wire \slv_reg_0x40_reg_n_0_[10] ;
  wire \slv_reg_0x40_reg_n_0_[11] ;
  wire \slv_reg_0x40_reg_n_0_[14] ;
  wire \slv_reg_0x40_reg_n_0_[15] ;
  wire \slv_reg_0x40_reg_n_0_[9] ;
  wire \slv_reg_0x44[31]_i_1_n_0 ;
  wire \slv_reg_0x44_reg_n_0_[10] ;
  wire \slv_reg_0x44_reg_n_0_[11] ;
  wire \slv_reg_0x44_reg_n_0_[14] ;
  wire \slv_reg_0x44_reg_n_0_[15] ;
  wire \slv_reg_0x44_reg_n_0_[9] ;
  wire \slv_reg_0x48[31]_i_1_n_0 ;
  wire \slv_reg_0x48_reg_n_0_[10] ;
  wire \slv_reg_0x48_reg_n_0_[11] ;
  wire \slv_reg_0x48_reg_n_0_[14] ;
  wire \slv_reg_0x48_reg_n_0_[15] ;
  wire \slv_reg_0x48_reg_n_0_[9] ;
  wire \slv_reg_0x4C[31]_i_1_n_0 ;
  wire \slv_reg_0x4C_reg_n_0_[0] ;
  wire \slv_reg_0x4C_reg_n_0_[10] ;
  wire \slv_reg_0x4C_reg_n_0_[11] ;
  wire \slv_reg_0x4C_reg_n_0_[12] ;
  wire \slv_reg_0x4C_reg_n_0_[13] ;
  wire \slv_reg_0x4C_reg_n_0_[14] ;
  wire \slv_reg_0x4C_reg_n_0_[15] ;
  wire \slv_reg_0x4C_reg_n_0_[16] ;
  wire \slv_reg_0x4C_reg_n_0_[17] ;
  wire \slv_reg_0x4C_reg_n_0_[18] ;
  wire \slv_reg_0x4C_reg_n_0_[19] ;
  wire \slv_reg_0x4C_reg_n_0_[1] ;
  wire \slv_reg_0x4C_reg_n_0_[20] ;
  wire \slv_reg_0x4C_reg_n_0_[21] ;
  wire \slv_reg_0x4C_reg_n_0_[22] ;
  wire \slv_reg_0x4C_reg_n_0_[23] ;
  wire \slv_reg_0x4C_reg_n_0_[24] ;
  wire \slv_reg_0x4C_reg_n_0_[25] ;
  wire \slv_reg_0x4C_reg_n_0_[26] ;
  wire \slv_reg_0x4C_reg_n_0_[27] ;
  wire \slv_reg_0x4C_reg_n_0_[28] ;
  wire \slv_reg_0x4C_reg_n_0_[29] ;
  wire \slv_reg_0x4C_reg_n_0_[2] ;
  wire \slv_reg_0x4C_reg_n_0_[30] ;
  wire \slv_reg_0x4C_reg_n_0_[31] ;
  wire \slv_reg_0x4C_reg_n_0_[3] ;
  wire \slv_reg_0x4C_reg_n_0_[4] ;
  wire \slv_reg_0x4C_reg_n_0_[5] ;
  wire \slv_reg_0x4C_reg_n_0_[6] ;
  wire \slv_reg_0x4C_reg_n_0_[7] ;
  wire \slv_reg_0x4C_reg_n_0_[8] ;
  wire \slv_reg_0x4C_reg_n_0_[9] ;
  wire \slv_reg_0x60[31]_i_1_n_0 ;
  wire \slv_reg_0x60[31]_i_2_n_0 ;
  wire \slv_reg_0x60_reg_n_0_[14] ;
  wire \slv_reg_0x60_reg_n_0_[15] ;
  wire \slv_reg_0x70[31]_i_1_n_0 ;
  wire \slv_reg_0x70_reg_n_0_[0] ;
  wire \slv_reg_0x70_reg_n_0_[15] ;
  wire \slv_reg_0x70_reg_n_0_[16] ;
  wire \slv_reg_0x70_reg_n_0_[17] ;
  wire \slv_reg_0x70_reg_n_0_[1] ;
  wire \slv_reg_0x70_reg_n_0_[23] ;
  wire \slv_reg_0x70_reg_n_0_[24] ;
  wire \slv_reg_0x70_reg_n_0_[25] ;
  wire \slv_reg_0x70_reg_n_0_[26] ;
  wire \slv_reg_0x70_reg_n_0_[27] ;
  wire \slv_reg_0x70_reg_n_0_[28] ;
  wire \slv_reg_0x70_reg_n_0_[29] ;
  wire \slv_reg_0x70_reg_n_0_[30] ;
  wire \slv_reg_0x70_reg_n_0_[31] ;
  wire \slv_reg_0x70_reg_n_0_[7] ;
  wire \slv_reg_0x70_reg_n_0_[8] ;
  wire \slv_reg_0x70_reg_n_0_[9] ;
  wire \slv_reg_0x74[31]_i_1_n_0 ;
  wire \slv_reg_0x74_reg_n_0_[10] ;
  wire \slv_reg_0x74_reg_n_0_[11] ;
  wire \slv_reg_0x74_reg_n_0_[12] ;
  wire \slv_reg_0x74_reg_n_0_[13] ;
  wire \slv_reg_0x74_reg_n_0_[14] ;
  wire \slv_reg_0x74_reg_n_0_[15] ;
  wire \slv_reg_0x74_reg_n_0_[16] ;
  wire \slv_reg_0x74_reg_n_0_[17] ;
  wire \slv_reg_0x74_reg_n_0_[18] ;
  wire \slv_reg_0x74_reg_n_0_[19] ;
  wire \slv_reg_0x74_reg_n_0_[1] ;
  wire \slv_reg_0x74_reg_n_0_[20] ;
  wire \slv_reg_0x74_reg_n_0_[21] ;
  wire \slv_reg_0x74_reg_n_0_[22] ;
  wire \slv_reg_0x74_reg_n_0_[23] ;
  wire \slv_reg_0x74_reg_n_0_[24] ;
  wire \slv_reg_0x74_reg_n_0_[25] ;
  wire \slv_reg_0x74_reg_n_0_[26] ;
  wire \slv_reg_0x74_reg_n_0_[27] ;
  wire \slv_reg_0x74_reg_n_0_[28] ;
  wire \slv_reg_0x74_reg_n_0_[29] ;
  wire \slv_reg_0x74_reg_n_0_[30] ;
  wire \slv_reg_0x74_reg_n_0_[31] ;
  wire \slv_reg_0x74_reg_n_0_[3] ;
  wire \slv_reg_0x74_reg_n_0_[4] ;
  wire \slv_reg_0x74_reg_n_0_[5] ;
  wire \slv_reg_0x74_reg_n_0_[6] ;
  wire \slv_reg_0x74_reg_n_0_[7] ;
  wire \slv_reg_0x74_reg_n_0_[8] ;
  wire \slv_reg_0x74_reg_n_0_[9] ;
  wire \slv_reg_0x7C[31]_i_1_n_0 ;
  wire \slv_reg_0x7C[31]_i_2_n_0 ;
  wire \slv_reg_0x7C[31]_i_3_n_0 ;
  wire \slv_reg_0x7C_reg_n_0_[0] ;
  wire \slv_reg_0x7C_reg_n_0_[10] ;
  wire \slv_reg_0x7C_reg_n_0_[16] ;
  wire \slv_reg_0x7C_reg_n_0_[17] ;
  wire \slv_reg_0x7C_reg_n_0_[18] ;
  wire \slv_reg_0x7C_reg_n_0_[19] ;
  wire \slv_reg_0x7C_reg_n_0_[1] ;
  wire \slv_reg_0x7C_reg_n_0_[21] ;
  wire \slv_reg_0x7C_reg_n_0_[22] ;
  wire \slv_reg_0x7C_reg_n_0_[23] ;
  wire \slv_reg_0x7C_reg_n_0_[24] ;
  wire \slv_reg_0x7C_reg_n_0_[25] ;
  wire \slv_reg_0x7C_reg_n_0_[26] ;
  wire \slv_reg_0x7C_reg_n_0_[2] ;
  wire \slv_reg_0x7C_reg_n_0_[3] ;
  wire \slv_reg_0x7C_reg_n_0_[5] ;
  wire \slv_reg_0x7C_reg_n_0_[6] ;
  wire \slv_reg_0x7C_reg_n_0_[7] ;
  wire \slv_reg_0x7C_reg_n_0_[8] ;
  wire \slv_reg_0x7C_reg_n_0_[9] ;
  wire \slv_reg_0x80[31]_i_1_n_0 ;
  wire \slv_reg_0x80[31]_i_2_n_0 ;
  wire \slv_reg_0x80[31]_i_3_n_0 ;
  wire \slv_reg_0x80_reg_n_0_[0] ;
  wire \slv_reg_0x80_reg_n_0_[10] ;
  wire \slv_reg_0x80_reg_n_0_[16] ;
  wire \slv_reg_0x80_reg_n_0_[17] ;
  wire \slv_reg_0x80_reg_n_0_[18] ;
  wire \slv_reg_0x80_reg_n_0_[19] ;
  wire \slv_reg_0x80_reg_n_0_[1] ;
  wire \slv_reg_0x80_reg_n_0_[20] ;
  wire \slv_reg_0x80_reg_n_0_[21] ;
  wire \slv_reg_0x80_reg_n_0_[22] ;
  wire \slv_reg_0x80_reg_n_0_[23] ;
  wire \slv_reg_0x80_reg_n_0_[24] ;
  wire \slv_reg_0x80_reg_n_0_[25] ;
  wire \slv_reg_0x80_reg_n_0_[26] ;
  wire \slv_reg_0x80_reg_n_0_[27] ;
  wire \slv_reg_0x80_reg_n_0_[28] ;
  wire \slv_reg_0x80_reg_n_0_[29] ;
  wire \slv_reg_0x80_reg_n_0_[2] ;
  wire \slv_reg_0x80_reg_n_0_[30] ;
  wire \slv_reg_0x80_reg_n_0_[31] ;
  wire \slv_reg_0x80_reg_n_0_[3] ;
  wire \slv_reg_0x80_reg_n_0_[5] ;
  wire \slv_reg_0x80_reg_n_0_[6] ;
  wire \slv_reg_0x80_reg_n_0_[7] ;
  wire \slv_reg_0x80_reg_n_0_[8] ;
  wire \slv_reg_0x80_reg_n_0_[9] ;
  wire \slv_reg_0xC[31]_i_1_n_0 ;
  wire \slv_reg_0xC[31]_i_2_n_0 ;
  wire \slv_reg_0xC[31]_i_3_n_0 ;
  wire \slv_reg_0xC_reg_n_0_[0] ;
  wire \slv_reg_0xC_reg_n_0_[10] ;
  wire \slv_reg_0xC_reg_n_0_[11] ;
  wire \slv_reg_0xC_reg_n_0_[12] ;
  wire \slv_reg_0xC_reg_n_0_[13] ;
  wire \slv_reg_0xC_reg_n_0_[14] ;
  wire \slv_reg_0xC_reg_n_0_[15] ;
  wire \slv_reg_0xC_reg_n_0_[16] ;
  wire \slv_reg_0xC_reg_n_0_[17] ;
  wire \slv_reg_0xC_reg_n_0_[18] ;
  wire \slv_reg_0xC_reg_n_0_[19] ;
  wire \slv_reg_0xC_reg_n_0_[1] ;
  wire \slv_reg_0xC_reg_n_0_[20] ;
  wire \slv_reg_0xC_reg_n_0_[21] ;
  wire \slv_reg_0xC_reg_n_0_[22] ;
  wire \slv_reg_0xC_reg_n_0_[23] ;
  wire \slv_reg_0xC_reg_n_0_[24] ;
  wire \slv_reg_0xC_reg_n_0_[25] ;
  wire \slv_reg_0xC_reg_n_0_[26] ;
  wire \slv_reg_0xC_reg_n_0_[27] ;
  wire \slv_reg_0xC_reg_n_0_[28] ;
  wire \slv_reg_0xC_reg_n_0_[29] ;
  wire \slv_reg_0xC_reg_n_0_[2] ;
  wire \slv_reg_0xC_reg_n_0_[30] ;
  wire \slv_reg_0xC_reg_n_0_[31] ;
  wire \slv_reg_0xC_reg_n_0_[3] ;
  wire \slv_reg_0xC_reg_n_0_[4] ;
  wire \slv_reg_0xC_reg_n_0_[5] ;
  wire \slv_reg_0xC_reg_n_0_[6] ;
  wire \slv_reg_0xC_reg_n_0_[7] ;
  wire \slv_reg_0xC_reg_n_0_[8] ;
  wire \slv_reg_0xC_reg_n_0_[9] ;
  wire slv_reg_rden;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire [7:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arvalid;
  wire [7:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wvalid;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;

  LUT6 #(
    .INIT(64'hFFFF51FF0000AE00)) 
    DRP_Rsp_Rd_Toggle_i_1
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .I2(\axi_rdata[16]_i_7_n_0 ),
        .I3(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I4(DRP_Rsp_Rd_Toggle_i_4_n_0),
        .I5(src_in),
        .O(DRP_Rsp_Rd_Toggle_reg));
  LUT6 #(
    .INIT(64'hFFFF51FF0000AE00)) 
    DRP_Rsp_Rd_Toggle_i_1__0
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .I2(\axi_rdata[16]_i_7_n_0 ),
        .I3(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I4(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I5(DRP_Rsp_Rd_Toggle_reg_3),
        .O(DRP_Rsp_Rd_Toggle_reg_0));
  LUT6 #(
    .INIT(64'hFFFF51FF0000AE00)) 
    DRP_Rsp_Rd_Toggle_i_1__1
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .I2(\axi_rdata[16]_i_7_n_0 ),
        .I3(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I4(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I5(DRP_Rsp_Rd_Toggle_reg_4),
        .O(DRP_Rsp_Rd_Toggle_reg_1));
  LUT6 #(
    .INIT(64'hFFFF51FF0000AE00)) 
    DRP_Rsp_Rd_Toggle_i_1__2
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .I2(\axi_rdata[16]_i_7_n_0 ),
        .I3(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I4(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I5(DRP_Rsp_Rd_Toggle_reg_5),
        .O(DRP_Rsp_Rd_Toggle_reg_2));
  LUT6 #(
    .INIT(64'hEFAAEFAAEFAAAAAA)) 
    DRP_Rsp_Rd_Toggle_i_2
       (.I0(\axi_rdata[16]_i_5_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_i_5_n_0),
        .I2(\axi_rdata[16]_i_11_n_0 ),
        .I3(\axi_rdata[16]_i_3_n_0 ),
        .I4(DRP_Rsp_Rd_Toggle_i_6_n_0),
        .I5(DRP_Rsp_Rd_Toggle_i_7_n_0),
        .O(DRP_Rsp_Rd_Toggle_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    DRP_Rsp_Rd_Toggle_i_2__0
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(axi_araddr__0[2]),
        .I4(axi_araddr__0[5]),
        .I5(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    DRP_Rsp_Rd_Toggle_i_2__1
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(DRP_Rsp_Rd_Toggle_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    DRP_Rsp_Rd_Toggle_i_2__2
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr__0[5]),
        .O(DRP_Rsp_Rd_Toggle_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    DRP_Rsp_Rd_Toggle_i_3
       (.I0(vid_phy_axi4lite_rvalid),
        .I1(vid_phy_axi4lite_rready),
        .O(DRP_Rsp_Rd_Toggle_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    DRP_Rsp_Rd_Toggle_i_3__0
       (.I0(axi_araddr__0[2]),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(axi_araddr__0[6]),
        .I4(axi_araddr),
        .I5(axi_araddr__0[7]),
        .O(DRP_Rsp_Rd_Toggle_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    DRP_Rsp_Rd_Toggle_i_4
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(axi_araddr__0[2]),
        .I4(axi_araddr__0[5]),
        .I5(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_i_4_n_0));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    DRP_Rsp_Rd_Toggle_i_5
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[84]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[184]),
        .I5(axi_araddr__0[5]),
        .O(DRP_Rsp_Rd_Toggle_i_5_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    DRP_Rsp_Rd_Toggle_i_6
       (.I0(\axi_rdata[16]_i_20_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_i_8_n_0),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    DRP_Rsp_Rd_Toggle_i_7
       (.I0(\axi_rdata[16]_i_10_n_0 ),
        .I1(\axi_rdata[16]_i_9_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(DRP_Rsp_Rd_Toggle_i_7_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    DRP_Rsp_Rd_Toggle_i_8
       (.I0(Q[66]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[16] ),
        .I3(axi_araddr__0[2]),
        .O(DRP_Rsp_Rd_Toggle_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFF0FFF88888888)) 
    aw_en_i_1
       (.I0(vid_phy_axi4lite_bvalid),
        .I1(vid_phy_axi4lite_bready),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(S_AXI_AWREADY),
        .I5(aw_en_reg_n_0),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(axi_araddr__0[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__1 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__2 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__2_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__3 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__3_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(axi_araddr__0[3]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__1 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__2 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__2_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(axi_araddr__0[4]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep__0_n_0 ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[3]),
        .Q(axi_araddr__0[5]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[4]),
        .Q(axi_araddr__0[6]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[5]),
        .Q(axi_araddr__0[7]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(axi_araddr__0[8]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg[8]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg[8]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8]_rep__1 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg[8]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8]_rep__2 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg[8]_rep__2_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[8]" *) 
  FDRE \axi_araddr_reg[8]_rep__3 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg[8]_rep__3_n_0 ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[7]),
        .Q(axi_araddr),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_awaddr[9]_i_1 
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(S_AXI_AWREADY),
        .O(p_13_in));
  FDRE \axi_awaddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[6]),
        .Q(sel0[6]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_13_in),
        .D(vid_phy_axi4lite_awaddr[7]),
        .Q(sel0[7]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(S_AXI_AWREADY),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(vid_phy_axi4lite_bready),
        .I1(vid_phy_axi4lite_bvalid),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(S_AXI_WREADY),
        .I5(S_AXI_AWREADY),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[0]_i_11 
       (.I0(\axi_rdata[0]_i_25_n_0 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[21]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[271]),
        .O(\axi_rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[0]_i_12 
       (.I0(cfg_phy_mem_map_control[155]),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[0] ),
        .I4(\slv_reg_0x10C_reg_n_0_[0] ),
        .I5(\axi_rdata[20]_i_14_n_0 ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[0]_i_14 
       (.I0(Q[50]),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[0]_i_28_n_0 ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[0]_i_15 
       (.I0(\axi_rdata[0]_i_29_n_0 ),
        .I1(\axi_rdata[0]_i_30_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \axi_rdata[0]_i_16 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x7C_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(Q[86]),
        .I5(\axi_rdata[0]_i_31_n_0 ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[0]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[68]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[170]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[0]_i_18 
       (.I0(\slv_reg_0x314_reg_n_0_[0] ),
        .I1(b0_clkdet_tx_tmr[0]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_19 
       (.I0(\slv_reg_0x31C_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[0]),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF53F053)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_rdata_reg[0]_i_6_n_0 ),
        .I1(\axi_rdata_reg[0]_i_7_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[0]_i_8_n_0 ),
        .I5(\axi_rdata[0]_i_9_n_0 ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_20 
       (.I0(Q[113]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_ctrl_run),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[0]_i_22 
       (.I0(\slv_reg_0x324_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_23 
       (.I0(cfg_phy_mem_map_control[236]),
        .I1(cfg_phy_mem_map_control[268]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[244]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[8]),
        .O(\axi_rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_24 
       (.I0(cfg_phy_mem_map_control[202]),
        .I1(cfg_phy_mem_map_control[18]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[262]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[2]),
        .O(\axi_rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[0]_i_25 
       (.I0(\slv_reg_0x30_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[228]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[263]),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[0]_i_27 
       (.I0(cfg_phy_mem_map_control[0]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x14_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_28 
       (.I0(cfg_phy_mem_map_control[267]),
        .I1(Q[32]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[14]),
        .O(\axi_rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_29 
       (.I0(\slv_reg_0x144_reg_n_0_[0] ),
        .I1(cfg_phy_mem_map_control[57]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_reg_rx_mmcm_config_pulse_reg_n_0),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[30]),
        .O(\axi_rdata[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_30 
       (.I0(\slv_reg_0x14C_reg_n_0_[0] ),
        .I1(\slv_reg_0x4C_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[84]),
        .O(\axi_rdata[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \axi_rdata[0]_i_31 
       (.I0(cfg_phy_mem_map_control[123]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x70_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[0]_i_15_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[0]_i_16_n_0 ),
        .I5(\axi_rdata[0]_i_17_n_0 ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[0]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[0]_i_8 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[0]_i_22_n_0 ),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[0]_i_9 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x334_reg_n_0_[0] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[10]_i_3_n_0 ),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(\axi_rdata[10]_i_4_n_0 ),
        .I5(\axi_rdata[10]_i_5_n_0 ),
        .O(reg_data_out__0[10]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[10]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[10] ),
        .I1(\slv_reg_0x2C_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4545455555554555)) 
    \axi_rdata[10]_i_11 
       (.I0(\axi_rdata[10]_i_21_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[26]),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\slv_reg_0x138_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \axi_rdata[10]_i_12 
       (.I0(\axi_rdata[10]_i_22_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[10]_i_23_n_0 ),
        .I3(\axi_rdata[10]_i_24_n_0 ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[10]_i_13 
       (.I0(Q[60]),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[10]_i_25_n_0 ),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[10]_i_14 
       (.I0(\axi_rdata[10]_i_26_n_0 ),
        .I1(\axi_rdata[10]_i_27_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFFCFCDCDFFFFF)) 
    \axi_rdata[10]_i_15 
       (.I0(\slv_reg_0x7C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[115]),
        .O(\axi_rdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[10]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[78]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[180]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[10]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[279]),
        .I5(\slv_reg_0x300_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_18 
       (.I0(\slv_reg_0x30C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_19 
       (.I0(\slv_reg_0x31C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(b0_clkdet_rx_tmr[10]),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AFFFFAA2A0000)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_rdata[10]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[10]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[10]_i_20 
       (.I0(\slv_reg_0x314_reg_n_0_[10] ),
        .I1(b0_clkdet_tx_tmr[10]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[10]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[10] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[10]_i_22 
       (.I0(\slv_reg_0x1C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[8]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \axi_rdata[10]_i_23 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(cfg_phy_mem_map_control[162]),
        .I2(\axi_araddr_reg[8]_rep_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[10] ),
        .I5(\slv_reg_0x10C_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[10]_i_24 
       (.I0(\slv_reg_0x100_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(Q[99]),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_25 
       (.I0(\slv_reg_0x154_reg_n_0_[10] ),
        .I1(Q[42]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(Q[24]),
        .O(\axi_rdata[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_26 
       (.I0(\slv_reg_0x144_reg_n_0_[10] ),
        .I1(\slv_reg_0x44_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x140_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\slv_reg_0x40_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_27 
       (.I0(\slv_reg_0x14C_reg_n_0_[10] ),
        .I1(\slv_reg_0x4C_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\slv_reg_0x48_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \axi_rdata[10]_i_3 
       (.I0(\axi_rdata[10]_i_9_n_0 ),
        .I1(\axi_rdata[10]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[10]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[10]_i_12_n_0 ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[10]_i_4 
       (.I0(\axi_rdata[10]_i_13_n_0 ),
        .I1(\axi_rdata[10]_i_14_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[10]_i_15_n_0 ),
        .I5(\axi_rdata[10]_i_16_n_0 ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[10]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[10] ),
        .I1(\slv_reg_0x328_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[10]_i_8 
       (.I0(\axi_rdata[10]_i_17_n_0 ),
        .I1(\axi_rdata[10]_i_18_n_0 ),
        .I2(\axi_rdata[10]_i_19_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[10]_i_20_n_0 ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \axi_rdata[10]_i_9 
       (.I0(cfg_phy_mem_map_control[212]),
        .I1(\slv_reg_0x24_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(cfg_phy_mem_map_control[270]),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[11]_i_3_n_0 ),
        .I3(\axi_rdata[11]_i_4_n_0 ),
        .I4(\axi_rdata[11]_i_5_n_0 ),
        .I5(\axi_rdata[11]_i_6_n_0 ),
        .O(reg_data_out__0[11]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[11]_i_10 
       (.I0(cfg_phy_mem_map_control[213]),
        .I1(\slv_reg_0x24_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[303]),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[11]_i_11 
       (.I0(\slv_reg_0x12C_reg_n_0_[11] ),
        .I1(\slv_reg_0x2C_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[11]_i_12 
       (.I0(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[11] ),
        .I5(\axi_rdata[11]_i_24_n_0 ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \axi_rdata[11]_i_13 
       (.I0(\axi_rdata[11]_i_25_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[11]_i_26_n_0 ),
        .I3(\axi_rdata[11]_i_27_n_0 ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_14 
       (.I0(\slv_reg_0x14C_reg_n_0_[11] ),
        .I1(\slv_reg_0x4C_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\slv_reg_0x48_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_15 
       (.I0(\slv_reg_0x144_reg_n_0_[11] ),
        .I1(\slv_reg_0x44_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x140_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\slv_reg_0x40_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[11]_i_16 
       (.I0(Q[61]),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(axi_araddr__0[3]),
        .I5(\axi_rdata[11]_i_28_n_0 ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[11]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[79]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[181]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \axi_rdata[11]_i_18 
       (.I0(\axi_araddr_reg[8]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(cfg_phy_mem_map_control[116]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0x74_reg_n_0_[11] ),
        .I5(\axi_rdata[11]_i_29_n_0 ),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[11]_i_19 
       (.I0(axi_araddr__0[3]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h44455545FFFFFFFF)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_rdata[11]_i_7_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata[11]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata_reg[11]_i_9_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_20 
       (.I0(\slv_reg_0x32C_reg_n_0_[11] ),
        .I1(\slv_reg_0x328_reg_n_0_[11] ),
        .I2(axi_araddr__0[3]),
        .I3(\slv_reg_0x324_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[11] ),
        .I1(\cfg_phy_mem_map_status_reg[248] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[282]),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_22 
       (.I0(\slv_reg_0x314_reg_n_0_[11] ),
        .I1(b0_clkdet_tx_tmr[11]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[280] ),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_23 
       (.I0(\slv_reg_0x31C_reg_n_0_[11] ),
        .I1(\cfg_phy_mem_map_status_reg[312] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(b0_clkdet_rx_tmr[11]),
        .O(\axi_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[11]_i_24 
       (.I0(\slv_reg_0x30_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[11] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[11]_i_25 
       (.I0(\slv_reg_0x1C_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[11]_i_26 
       (.I0(cfg_phy_mem_map_control[147]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(Q[100]),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hA808A0A0A8080000)) 
    \axi_rdata[11]_i_27 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[8]_rep_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[163]),
        .O(\axi_rdata[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_28 
       (.I0(\slv_reg_0x154_reg_n_0_[11] ),
        .I1(Q[43]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(Q[25]),
        .O(\axi_rdata[11]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \axi_rdata[11]_i_29 
       (.I0(cfg_phy_mem_map_control[126]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(Q[90]),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .O(\axi_rdata[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[11]_i_10_n_0 ),
        .I1(\axi_rdata[11]_i_11_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[11]_i_12_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[11]_i_13_n_0 ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFBEAFBEA)) 
    \axi_rdata[11]_i_4 
       (.I0(axi_araddr__0[5]),
        .I1(axi_araddr__0[3]),
        .I2(\axi_rdata[11]_i_14_n_0 ),
        .I3(\axi_rdata[11]_i_15_n_0 ),
        .I4(\axi_rdata[11]_i_16_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF45FFFF)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata[11]_i_17_n_0 ),
        .I1(\axi_rdata[11]_i_18_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(axi_araddr),
        .I4(axi_araddr__0[6]),
        .I5(axi_araddr__0[7]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[138]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(axi_araddr__0[3]),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222FFFFFFFF)) 
    \axi_rdata[11]_i_7 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_rdata[11]_i_19_n_0 ),
        .I2(\axi_rdata[11]_i_20_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(axi_araddr),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[11]_i_8 
       (.I0(\axi_rdata[11]_i_21_n_0 ),
        .I1(axi_araddr__0[3]),
        .I2(cfg_phy_mem_map_control[280]),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[11] ),
        .I5(\axi_araddr_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[12]_i_2_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[12]_i_3_n_0 ),
        .I4(\axi_rdata[12]_i_4_n_0 ),
        .I5(\axi_rdata[12]_i_5_n_0 ),
        .O(reg_data_out__0[12]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[12]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[12] ),
        .I1(\slv_reg_0x2C_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[12]_i_11 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[12] ),
        .I5(\axi_rdata[12]_i_22_n_0 ),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \axi_rdata[12]_i_12 
       (.I0(\axi_rdata[12]_i_23_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[12]_i_24_n_0 ),
        .I3(\axi_rdata[12]_i_25_n_0 ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[12]_i_13 
       (.I0(Q[62]),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[12]_i_26_n_0 ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[12]_i_14 
       (.I0(\axi_rdata[12]_i_27_n_0 ),
        .I1(\axi_rdata[12]_i_28_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFDDDFFF)) 
    \axi_rdata[12]_i_15 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(cfg_phy_mem_map_control[127]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(Q[91]),
        .I5(\axi_rdata[12]_i_29_n_0 ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[12]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[80]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[182]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \axi_rdata[12]_i_17 
       (.I0(\slv_reg_0x328_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x32C_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \axi_rdata[12]_i_18 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\slv_reg_0x324_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[12] ),
        .I1(b0_clkdet_tx_tmr[12]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[281] ),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_rdata[12]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata_reg[12]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata[12]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[12] ),
        .I1(\cfg_phy_mem_map_status_reg[313] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[12]),
        .O(\axi_rdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[12] ),
        .I1(\cfg_phy_mem_map_status_reg[249] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[283]),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[12]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[12] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[12]_i_23 
       (.I0(\slv_reg_0x10_reg_n_0_[12] ),
        .I1(\slv_reg_0x14_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[12]_i_24 
       (.I0(cfg_phy_mem_map_control[148]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(Q[105]),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[12]_i_25 
       (.I0(cfg_phy_mem_map_control[164]),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[12] ),
        .I4(\slv_reg_0x10C_reg_n_0_[12] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_26 
       (.I0(\slv_reg_0x154_reg_n_0_[12] ),
        .I1(Q[44]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(Q[26]),
        .O(\axi_rdata[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[12] ),
        .I1(cfg_phy_mem_map_control[66]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[12]),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[39]),
        .O(\axi_rdata[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[12] ),
        .I1(\slv_reg_0x4C_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[93]),
        .O(\axi_rdata[12]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \axi_rdata[12]_i_29 
       (.I0(\slv_reg_0x74_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[117]),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata[12]_i_9_n_0 ),
        .I1(\axi_rdata[12]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[12]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[12]_i_12_n_0 ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[12]_i_4 
       (.I0(\axi_rdata[12]_i_13_n_0 ),
        .I1(\axi_rdata[12]_i_14_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[12]_i_15_n_0 ),
        .I5(\axi_rdata[12]_i_16_n_0 ),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[139]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[12]_i_17_n_0 ),
        .I1(\axi_rdata[12]_i_18_n_0 ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[12]_i_8 
       (.I0(\axi_rdata[12]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(cfg_phy_mem_map_control[281]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[12] ),
        .I5(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[12]_i_9 
       (.I0(cfg_phy_mem_map_control[214]),
        .I1(\slv_reg_0x24_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(data35[12]),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[13]_i_2_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[13]_i_3_n_0 ),
        .I4(\axi_rdata[13]_i_4_n_0 ),
        .I5(\axi_rdata[13]_i_5_n_0 ),
        .O(reg_data_out__0[13]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[13]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[13] ),
        .I1(\slv_reg_0x2C_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[13]_i_11 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[13] ),
        .I5(\axi_rdata[13]_i_22_n_0 ),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[13]_i_12 
       (.I0(\axi_rdata[13]_i_23_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[13]_i_24_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_rdata[13]_i_25_n_0 ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[13]_i_13 
       (.I0(Q[63]),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[13]_i_26_n_0 ),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hCCFECCCE)) 
    \axi_rdata[13]_i_14 
       (.I0(\axi_rdata[13]_i_27_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[13]_i_28_n_0 ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55555155FFFFFFFF)) 
    \axi_rdata[13]_i_15 
       (.I0(\axi_rdata[13]_i_29_n_0 ),
        .I1(Q[112]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[13]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[81]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[183]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \axi_rdata[13]_i_17 
       (.I0(\slv_reg_0x328_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x32C_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \axi_rdata[13]_i_18 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\slv_reg_0x324_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[13] ),
        .I1(b0_clkdet_tx_tmr[13]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[282] ),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_rdata[13]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata_reg[13]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata[13]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[13] ),
        .I1(\cfg_phy_mem_map_status_reg[314] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[13]),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[13] ),
        .I1(\cfg_phy_mem_map_status_reg[250] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[284]),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[13]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[13] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2320030323200000)) 
    \axi_rdata[13]_i_23 
       (.I0(\slv_reg_0x1C_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[8]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x10_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[13]_i_24 
       (.I0(\slv_reg_0x10C_reg_n_0_[13] ),
        .I1(\slv_reg_0xC_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\slv_reg_0x108_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[13]_i_25 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(cfg_phy_mem_map_control[149]),
        .I2(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_26 
       (.I0(\slv_reg_0x154_reg_n_0_[13] ),
        .I1(Q[45]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(Q[27]),
        .O(\axi_rdata[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[13] ),
        .I1(cfg_phy_mem_map_control[67]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[13]),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[40]),
        .O(\axi_rdata[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[13] ),
        .I1(\slv_reg_0x4C_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[94]),
        .O(\axi_rdata[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[13]_i_29 
       (.I0(cfg_phy_mem_map_control[118]),
        .I1(\slv_reg_0x74_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[128]),
        .O(\axi_rdata[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\axi_rdata[13]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[13]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[13]_i_12_n_0 ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8000000F800)) 
    \axi_rdata[13]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[13]_i_13_n_0 ),
        .I2(\axi_rdata[13]_i_14_n_0 ),
        .I3(\axi_rdata[16]_i_3_n_0 ),
        .I4(\axi_rdata[13]_i_15_n_0 ),
        .I5(\axi_rdata[13]_i_16_n_0 ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[140]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep_n_0 ),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[13]_i_17_n_0 ),
        .I1(\axi_rdata[13]_i_18_n_0 ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[13]_i_8 
       (.I0(\axi_rdata[13]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[13]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[13] ),
        .I5(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[13]_i_9 
       (.I0(cfg_phy_mem_map_control[215]),
        .I1(\slv_reg_0x24_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep_n_0 ),
        .I4(data35[13]),
        .O(\axi_rdata[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5454FF54)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[14]_i_3_n_0 ),
        .I3(\axi_rdata[14]_i_4_n_0 ),
        .I4(\axi_rdata[14]_i_5_n_0 ),
        .I5(\axi_rdata[14]_i_6_n_0 ),
        .O(reg_data_out__0[14]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[14]_i_10 
       (.I0(cfg_phy_mem_map_control[216]),
        .I1(\slv_reg_0x24_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[14]),
        .O(\axi_rdata[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[14]_i_11 
       (.I0(\slv_reg_0x12C_reg_n_0_[14] ),
        .I1(\slv_reg_0x2C_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x128_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0000DF13)) 
    \axi_rdata[14]_i_12 
       (.I0(\axi_rdata[14]_i_24_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_rdata[14]_i_25_n_0 ),
        .I4(\axi_rdata[14]_i_26_n_0 ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[14]_i_13 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[14] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x138_reg_n_0_[14] ),
        .I5(\axi_rdata[14]_i_27_n_0 ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_14 
       (.I0(\slv_reg_0x14C_reg_n_0_[14] ),
        .I1(\slv_reg_0x4C_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[14] ),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x48_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_15 
       (.I0(\slv_reg_0x144_reg_n_0_[14] ),
        .I1(\slv_reg_0x44_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[14]),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x40_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[14]_i_16 
       (.I0(Q[64]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[14] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[14]_i_28_n_0 ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[14]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[82]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x60_reg_n_0_[14] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[14]_i_18 
       (.I0(cfg_phy_mem_map_control[129]),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(cfg_phy_mem_map_control[308]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[14]_i_19 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr__0[8]),
        .I3(\slv_reg_0x330_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h44455545FFFFFFFF)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_rdata[14]_i_7_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata[14]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata_reg[14]_i_9_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_20 
       (.I0(\slv_reg_0x32C_reg_n_0_[14] ),
        .I1(\slv_reg_0x328_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[14] ),
        .I1(\cfg_phy_mem_map_status_reg[251] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[14] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[285]),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_22 
       (.I0(\slv_reg_0x314_reg_n_0_[14] ),
        .I1(b0_clkdet_tx_tmr[14]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[14] ),
        .I4(axi_araddr__0[8]),
        .I5(\cfg_phy_mem_map_status_reg[283] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_23 
       (.I0(\slv_reg_0x31C_reg_n_0_[14] ),
        .I1(\cfg_phy_mem_map_status_reg[315] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[14] ),
        .I4(axi_araddr__0[8]),
        .I5(b0_clkdet_rx_tmr[14]),
        .O(\axi_rdata[14]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[14]_i_24 
       (.I0(\slv_reg_0x10C_reg_n_0_[14] ),
        .I1(\slv_reg_0xC_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x108_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FFF5FFF3FFF5)) 
    \axi_rdata[14]_i_25 
       (.I0(\slv_reg_0x10_reg_n_0_[14] ),
        .I1(\slv_reg_0x14_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA00AEAAAA00AA)) 
    \axi_rdata[14]_i_26 
       (.I0(axi_araddr__0[5]),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[150]),
        .O(\axi_rdata[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[14]_i_27 
       (.I0(\slv_reg_0x30_reg_n_0_[14] ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x130_reg_n_0_[14] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[14] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_28 
       (.I0(\slv_reg_0x154_reg_n_0_[14] ),
        .I1(Q[46]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[14] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[28]),
        .O(\axi_rdata[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hA0AFA0A0C0CFC0CF)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata[14]_i_10_n_0 ),
        .I1(\axi_rdata[14]_i_11_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[14]_i_12_n_0 ),
        .I4(\axi_rdata[14]_i_13_n_0 ),
        .I5(\axi_rdata[27]_i_11_n_0 ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFBEAFBEA)) 
    \axi_rdata[14]_i_4 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\axi_rdata[14]_i_14_n_0 ),
        .I3(\axi_rdata[14]_i_15_n_0 ),
        .I4(\axi_rdata[14]_i_16_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF45FFFF)) 
    \axi_rdata[14]_i_5 
       (.I0(\axi_rdata[14]_i_17_n_0 ),
        .I1(\axi_rdata[14]_i_18_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(axi_araddr),
        .I4(axi_araddr__0[6]),
        .I5(axi_araddr__0[7]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[14]_i_6 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[141]),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222FFFFFFFF)) 
    \axi_rdata[14]_i_7 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_rdata[14]_i_19_n_0 ),
        .I2(\axi_rdata[14]_i_20_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr__0[8]),
        .I5(axi_araddr),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[14]_i_8 
       (.I0(\axi_rdata[14]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(data49[14]),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x300_reg_n_0_[14] ),
        .I5(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[15]_i_2_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[15]_i_3_n_0 ),
        .I4(\axi_rdata[15]_i_4_n_0 ),
        .I5(\axi_rdata[15]_i_5_n_0 ),
        .O(reg_data_out__0[15]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[15]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[15] ),
        .I1(\slv_reg_0x2C_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x128_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFAFBFFFBFA)) 
    \axi_rdata[15]_i_11 
       (.I0(\axi_rdata[15]_i_21_n_0 ),
        .I1(\axi_rdata[15]_i_22_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[15]_i_23_n_0 ),
        .O(\axi_rdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[15]_i_12 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[15] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x138_reg_n_0_[15] ),
        .I5(\axi_rdata[15]_i_24_n_0 ),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[15]_i_13 
       (.I0(Q[65]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[15]_i_25_n_0 ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[15]_i_14 
       (.I0(\axi_rdata[15]_i_26_n_0 ),
        .I1(\axi_rdata[15]_i_27_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[15]_i_15 
       (.I0(cfg_phy_mem_map_control[130]),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[15]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[83]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x60_reg_n_0_[15] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_17 
       (.I0(\slv_reg_0x31C_reg_n_0_[15] ),
        .I1(\cfg_phy_mem_map_status_reg[316] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[15] ),
        .I4(axi_araddr__0[8]),
        .I5(b0_clkdet_rx_tmr[15]),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_18 
       (.I0(\slv_reg_0x314_reg_n_0_[15] ),
        .I1(b0_clkdet_tx_tmr[15]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[15] ),
        .I4(axi_araddr__0[8]),
        .I5(\cfg_phy_mem_map_status_reg[284] ),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[15] ),
        .I1(\cfg_phy_mem_map_status_reg[252] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[15] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[286]),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFF55D50000)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_rdata[15]_i_6_n_0 ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_rdata[15]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[15]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[15]_i_20 
       (.I0(data49[15]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x300_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \axi_rdata[15]_i_21 
       (.I0(cfg_phy_mem_map_control[305]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFFCFCDCDFFFFF)) 
    \axi_rdata[15]_i_22 
       (.I0(\slv_reg_0x1C_reg_n_0_[15] ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x10_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    \axi_rdata[15]_i_23 
       (.I0(\slv_reg_0x10C_reg_n_0_[15] ),
        .I1(\slv_reg_0xC_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x108_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[15]_i_24 
       (.I0(\slv_reg_0x30_reg_n_0_[15] ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x130_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[15] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_25 
       (.I0(\slv_reg_0x154_reg_n_0_[15] ),
        .I1(Q[47]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[15] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[29]),
        .O(\axi_rdata[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_26 
       (.I0(\slv_reg_0x144_reg_n_0_[15] ),
        .I1(\slv_reg_0x44_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[15]),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x40_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_27 
       (.I0(\slv_reg_0x14C_reg_n_0_[15] ),
        .I1(\slv_reg_0x4C_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[15] ),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x48_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0A0A0CFC0CFC0)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata[15]_i_9_n_0 ),
        .I1(\axi_rdata[15]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[15]_i_11_n_0 ),
        .I4(\axi_rdata[15]_i_12_n_0 ),
        .I5(\axi_rdata[27]_i_11_n_0 ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[15]_i_4 
       (.I0(\axi_rdata[15]_i_13_n_0 ),
        .I1(\axi_rdata[15]_i_14_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[15]_i_15_n_0 ),
        .I5(\axi_rdata[15]_i_16_n_0 ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[15]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[142]),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[15]_i_6 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr__0[8]),
        .I3(\slv_reg_0x330_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[15] ),
        .I1(\slv_reg_0x328_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_8 
       (.I0(\axi_rdata[15]_i_17_n_0 ),
        .I1(\axi_rdata[15]_i_18_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[15]_i_19_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[15]_i_20_n_0 ),
        .O(\axi_rdata[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[15]_i_9 
       (.I0(cfg_phy_mem_map_control[217]),
        .I1(\slv_reg_0x24_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[15]),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF08FF08FFFFFF08)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(\axi_rdata[16]_i_4_n_0 ),
        .I3(\axi_rdata[16]_i_5_n_0 ),
        .I4(\axi_rdata[16]_i_6_n_0 ),
        .I5(\axi_rdata[16]_i_7_n_0 ),
        .O(reg_data_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_10 
       (.I0(\slv_reg_0x144_reg_n_0_[16] ),
        .I1(cfg_phy_mem_map_control[68]),
        .I2(axi_araddr__0[2]),
        .I3(data42[16]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[41]),
        .O(\axi_rdata[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \axi_rdata[16]_i_11 
       (.I0(\slv_reg_0x74_reg_n_0_[16] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x70_reg_n_0_[16] ),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_rdata[16]_i_21_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[16]_i_12 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200022202)) 
    \axi_rdata[16]_i_14 
       (.I0(\axi_rdata[27]_i_11_n_0 ),
        .I1(\axi_rdata[16]_i_24_n_0 ),
        .I2(\slv_reg_0x138_reg_n_0_[16] ),
        .I3(\axi_rdata[16]_i_25_n_0 ),
        .I4(cfg_phy_mem_map_control[27]),
        .I5(\axi_rdata[16]_i_26_n_0 ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \axi_rdata[16]_i_15 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\slv_reg_0x100_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \axi_rdata[16]_i_16 
       (.I0(\axi_rdata[16]_i_27_n_0 ),
        .I1(\axi_rdata[29]_i_22_n_0 ),
        .I2(\slv_reg_0x1C_reg_n_0_[16] ),
        .I3(\axi_rdata[16]_i_28_n_0 ),
        .I4(\axi_rdata[20]_i_27_n_0 ),
        .I5(\axi_rdata[16]_i_29_n_0 ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222FFFFFFFF)) 
    \axi_rdata[16]_i_17 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_rdata[16]_i_30_n_0 ),
        .I2(\axi_rdata[16]_i_31_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(axi_araddr),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[16]_i_18 
       (.I0(\axi_rdata[16]_i_32_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[16]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[16] ),
        .I5(axi_araddr__0[2]),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEECFEEFCEECC)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata[16]_i_8_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata[16]_i_9_n_0 ),
        .I5(\axi_rdata[16]_i_10_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_20 
       (.I0(\slv_reg_0x154_reg_n_0_[16] ),
        .I1(Q[48]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(Q[30]),
        .O(\axi_rdata[16]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \axi_rdata[16]_i_21 
       (.I0(Q[92]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x7C_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_22 
       (.I0(\slv_reg_0x12C_reg_n_0_[16] ),
        .I1(\slv_reg_0x2C_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[252]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(Q[12]),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_23 
       (.I0(cfg_phy_mem_map_control[218]),
        .I1(\slv_reg_0x24_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(data35[16]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(Q[6]),
        .O(\axi_rdata[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[16]_i_24 
       (.I0(\slv_reg_0x30_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[16] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[16]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h8C)) 
    \axi_rdata[16]_i_25 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[16]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[16]_i_26 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[16]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[16]_i_27 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[16]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \axi_rdata[16]_i_28 
       (.I0(\slv_reg_0x14_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x10_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h1100033311330333)) 
    \axi_rdata[16]_i_29 
       (.I0(\slv_reg_0x10C_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg_0xC_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[165]),
        .O(\axi_rdata[16]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \axi_rdata[16]_i_3 
       (.I0(axi_araddr__0[7]),
        .I1(axi_araddr__0[6]),
        .I2(axi_araddr),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[16]_i_30 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[16] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x334_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_31 
       (.I0(\slv_reg_0x32C_reg_n_0_[16] ),
        .I1(\slv_reg_0x328_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[16] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x320_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_32 
       (.I0(\slv_reg_0x30C_reg_n_0_[16] ),
        .I1(\cfg_phy_mem_map_status_reg[253] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x308_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[287]),
        .O(\axi_rdata[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_33 
       (.I0(\slv_reg_0x314_reg_n_0_[16] ),
        .I1(b0_clkdet_tx_tmr[16]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x310_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[285] ),
        .O(\axi_rdata[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_34 
       (.I0(\slv_reg_0x31C_reg_n_0_[16] ),
        .I1(\cfg_phy_mem_map_status_reg[317] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x318_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(b0_clkdet_rx_tmr[16]),
        .O(\axi_rdata[16]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata[16]_i_11_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(cfg_phy_mem_map_control[184]),
        .I3(axi_araddr__0[2]),
        .I4(Q[84]),
        .I5(\axi_rdata[16]_i_12_n_0 ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hECEFECEFECECECEF)) 
    \axi_rdata[16]_i_6 
       (.I0(\axi_rdata_reg[16]_i_13_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[16]_i_14_n_0 ),
        .I4(\axi_rdata[16]_i_15_n_0 ),
        .I5(\axi_rdata[16]_i_16_n_0 ),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44455545FFFFFFFF)) 
    \axi_rdata[16]_i_7 
       (.I0(\axi_rdata[16]_i_17_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata[16]_i_18_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata_reg[16]_i_19_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[16]_i_8 
       (.I0(Q[66]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[16] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[16]_i_20_n_0 ),
        .O(\axi_rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_9 
       (.I0(\slv_reg_0x14C_reg_n_0_[16] ),
        .I1(\slv_reg_0x4C_reg_n_0_[16] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[95]),
        .O(\axi_rdata[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB000)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .I2(\axi_rdata[26]_i_4_n_0 ),
        .I3(\axi_rdata[17]_i_4_n_0 ),
        .I4(\axi_rdata[17]_i_5_n_0 ),
        .I5(\axi_rdata[17]_i_6_n_0 ),
        .O(reg_data_out__0[17]));
  LUT6 #(
    .INIT(64'hFF03FFF5FFF3FFF5)) 
    \axi_rdata[17]_i_10 
       (.I0(\slv_reg_0x10_reg_n_0_[17] ),
        .I1(\slv_reg_0x14_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x1C_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBFFFBF)) 
    \axi_rdata[17]_i_11 
       (.I0(axi_araddr__0[2]),
        .I1(\axi_araddr_reg[3]_rep_n_0 ),
        .I2(cfg_phy_mem_map_control[28]),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[17] ),
        .I5(\axi_rdata[17]_i_20_n_0 ),
        .O(\axi_rdata[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[17]_i_12 
       (.I0(\axi_rdata[17]_i_21_n_0 ),
        .I1(\axi_rdata[17]_i_22_n_0 ),
        .I2(\axi_rdata[17]_i_23_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[17]_i_24_n_0 ),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_13 
       (.I0(\slv_reg_0x32C_reg_n_0_[17] ),
        .I1(\slv_reg_0x328_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[17] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x320_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[17]_i_14 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[17] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x334_reg_n_0_[17] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[17]_i_15 
       (.I0(\axi_rdata[17]_i_25_n_0 ),
        .I1(\axi_rdata[17]_i_26_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[17]_i_16 
       (.I0(Q[67]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[17] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[17]_i_27_n_0 ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hDCDFFCFCDCDFFFFF)) 
    \axi_rdata[17]_i_17 
       (.I0(\slv_reg_0x7C_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[17] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x70_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[17]_i_18 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[85]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[185]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[17]_i_19 
       (.I0(cfg_phy_mem_map_control[166]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0xC_reg_n_0_[17] ),
        .I4(\slv_reg_0x10C_reg_n_0_[17] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \axi_rdata[17]_i_2 
       (.I0(axi_araddr),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[17]_i_7_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[17]_i_8_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[17]_i_20 
       (.I0(\slv_reg_0x30_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[17] ),
        .I3(axi_araddr__0[2]),
        .I4(\slv_reg_0x134_reg_n_0_[17] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011100010)) 
    \axi_rdata[17]_i_21 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(data49[17]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[17] ),
        .I5(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_22 
       (.I0(\slv_reg_0x30C_reg_n_0_[17] ),
        .I1(\cfg_phy_mem_map_status_reg[254] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x308_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[288]),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_23 
       (.I0(\slv_reg_0x31C_reg_n_0_[17] ),
        .I1(\cfg_phy_mem_map_status_reg[318] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x318_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[17]),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_24 
       (.I0(\slv_reg_0x314_reg_n_0_[17] ),
        .I1(b0_clkdet_tx_tmr[17]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x310_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[286] ),
        .O(\axi_rdata[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[17] ),
        .I1(cfg_phy_mem_map_control[69]),
        .I2(axi_araddr__0[2]),
        .I3(data42[17]),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[42]),
        .O(\axi_rdata[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[17] ),
        .I1(\slv_reg_0x4C_reg_n_0_[17] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[96]),
        .O(\axi_rdata[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_27 
       (.I0(\slv_reg_0x154_reg_n_0_[17] ),
        .I1(Q[49]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(Q[31]),
        .O(\axi_rdata[17]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFCA0FCA)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[17]_i_9_n_0 ),
        .I1(\axi_rdata[17]_i_10_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[17]_i_11_n_0 ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF05C50505)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_rdata[17]_i_12_n_0 ),
        .I1(\axi_rdata[17]_i_13_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\axi_rdata[17]_i_14_n_0 ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE0A0E0A00000E000)) 
    \axi_rdata[17]_i_5 
       (.I0(\axi_rdata[17]_i_15_n_0 ),
        .I1(\axi_rdata[17]_i_16_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[17]_i_17_n_0 ),
        .I5(\axi_rdata[17]_i_18_n_0 ),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[17]_i_6 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_7 
       (.I0(cfg_phy_mem_map_control[219]),
        .I1(\slv_reg_0x24_reg_n_0_[17] ),
        .I2(axi_araddr__0[2]),
        .I3(data35[17]),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(Q[7]),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_8 
       (.I0(\slv_reg_0x12C_reg_n_0_[17] ),
        .I1(\slv_reg_0x2C_reg_n_0_[17] ),
        .I2(axi_araddr__0[2]),
        .I3(cfg_phy_mem_map_control[253]),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(Q[13]),
        .O(\axi_rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF47FFFF)) 
    \axi_rdata[17]_i_9 
       (.I0(Q[101]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x100_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\axi_rdata[17]_i_19_n_0 ),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[18]_i_3_n_0 ),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(\axi_rdata[18]_i_4_n_0 ),
        .I5(\axi_rdata[18]_i_5_n_0 ),
        .O(reg_data_out__0[18]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[18]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[18] ),
        .I1(\slv_reg_0x2C_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[254]),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4545455555554555)) 
    \axi_rdata[18]_i_11 
       (.I0(\axi_rdata[18]_i_21_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[29]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(\slv_reg_0x138_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \axi_rdata[18]_i_12 
       (.I0(\axi_rdata[18]_i_22_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[18]_i_23_n_0 ),
        .I3(\axi_rdata[18]_i_24_n_0 ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_13 
       (.I0(\slv_reg_0x144_reg_n_0_[18] ),
        .I1(cfg_phy_mem_map_control[70]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(data42[18]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[43]),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_14 
       (.I0(\slv_reg_0x14C_reg_n_0_[18] ),
        .I1(\slv_reg_0x4C_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[97]),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \axi_rdata[18]_i_15 
       (.I0(\axi_rdata[18]_i_25_n_0 ),
        .I1(\axi_rdata[31]_i_27_n_0 ),
        .I2(\slv_reg_0x150_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x154_reg_n_0_[18] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[18]_i_16 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[186]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[18]_i_26_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_17 
       (.I0(\slv_reg_0x31C_reg_n_0_[18] ),
        .I1(\cfg_phy_mem_map_status_reg[319] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(b0_clkdet_rx_tmr[18]),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_18 
       (.I0(\slv_reg_0x314_reg_n_0_[18] ),
        .I1(b0_clkdet_tx_tmr[18]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[287] ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[18] ),
        .I1(\cfg_phy_mem_map_status_reg[255] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[289]),
        .O(\axi_rdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hD1D111D1D1D1D1D1)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_rdata[18]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata[18]_i_7_n_0 ),
        .I3(\axi_rdata[18]_i_8_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[18]_i_20 
       (.I0(data49[18]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .O(\axi_rdata[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[18]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[18] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[18]_i_22 
       (.I0(\slv_reg_0x1C_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \axi_rdata[18]_i_23 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(cfg_phy_mem_map_control[167]),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[18] ),
        .I5(\slv_reg_0x10C_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[18]_i_24 
       (.I0(\slv_reg_0x100_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(Q[102]),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[18]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_rdata[18]_i_25 
       (.I0(\slv_reg_0x158_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[18]_i_26 
       (.I0(\slv_reg_0x7C_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(cfg_phy_mem_map_control[119]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[18]_i_9_n_0 ),
        .I1(\axi_rdata[18]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[18]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_12_n_0 ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3210)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[18]_i_13_n_0 ),
        .I3(\axi_rdata[18]_i_14_n_0 ),
        .I4(\axi_rdata[18]_i_15_n_0 ),
        .I5(\axi_rdata[18]_i_16_n_0 ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[18]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_6 
       (.I0(\axi_rdata[18]_i_17_n_0 ),
        .I1(\axi_rdata[18]_i_18_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[18]_i_19_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[18]_i_20_n_0 ),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[18]_i_7 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_8 
       (.I0(\slv_reg_0x32C_reg_n_0_[18] ),
        .I1(\slv_reg_0x328_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \axi_rdata[18]_i_9 
       (.I0(cfg_phy_mem_map_control[220]),
        .I1(\slv_reg_0x24_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(data35[18]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[19]_i_2_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[19]_i_3_n_0 ),
        .I4(\axi_rdata[19]_i_4_n_0 ),
        .I5(\axi_rdata[19]_i_5_n_0 ),
        .O(reg_data_out__0[19]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[19]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[19] ),
        .I1(\slv_reg_0x2C_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[255]),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[19]_i_11 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[19] ),
        .I5(\axi_rdata[19]_i_21_n_0 ),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \axi_rdata[19]_i_12 
       (.I0(\axi_rdata[19]_i_22_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[19]_i_23_n_0 ),
        .I3(\axi_rdata[19]_i_24_n_0 ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFEEFEFE)) 
    \axi_rdata[19]_i_13 
       (.I0(\axi_rdata[19]_i_25_n_0 ),
        .I1(\axi_rdata[19]_i_26_n_0 ),
        .I2(\axi_rdata[19]_i_27_n_0 ),
        .I3(\axi_rdata[19]_i_28_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \axi_rdata[19]_i_14 
       (.I0(\slv_reg_0x74_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(cfg_phy_mem_map_control[120]),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_rdata[19]_i_29_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[19]_i_15 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \axi_rdata[19]_i_16 
       (.I0(\slv_reg_0x328_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(\slv_reg_0x32C_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \axi_rdata[19]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\slv_reg_0x324_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_18 
       (.I0(\slv_reg_0x314_reg_n_0_[19] ),
        .I1(b0_clkdet_tx_tmr[19]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[288] ),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_19 
       (.I0(\slv_reg_0x31C_reg_n_0_[19] ),
        .I1(\cfg_phy_mem_map_status_reg[320] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[19]),
        .O(\axi_rdata[19]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_rdata[19]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata_reg[19]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata[19]_i_8_n_0 ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_20 
       (.I0(\slv_reg_0x30C_reg_n_0_[19] ),
        .I1(\cfg_phy_mem_map_status_reg[256] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[290]),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[19]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[19] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[19]_i_22 
       (.I0(\slv_reg_0x1C_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[19]_i_23 
       (.I0(cfg_phy_mem_map_control[151]),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(Q[103]),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[19]_i_24 
       (.I0(cfg_phy_mem_map_control[168]),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[19] ),
        .I4(\slv_reg_0x10C_reg_n_0_[19] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[19]_i_25 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[19]_i_26 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[19] ),
        .I1(cfg_phy_mem_map_control[71]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(data42[19]),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[44]),
        .O(\axi_rdata[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[19] ),
        .I1(\slv_reg_0x4C_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[98]),
        .O(\axi_rdata[19]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \axi_rdata[19]_i_29 
       (.I0(\slv_reg_0x7C_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I2(Q[93]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[19]_i_9_n_0 ),
        .I1(\axi_rdata[19]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[19]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[19]_i_12_n_0 ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0888088888880888)) 
    \axi_rdata[19]_i_4 
       (.I0(\axi_rdata[19]_i_13_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(\axi_rdata[19]_i_14_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(cfg_phy_mem_map_control[187]),
        .I5(\axi_rdata[19]_i_15_n_0 ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \axi_rdata[19]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    \axi_rdata[19]_i_6 
       (.I0(\axi_rdata[19]_i_16_n_0 ),
        .I1(\axi_rdata[19]_i_17_n_0 ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[19]_i_8 
       (.I0(\axi_rdata[19]_i_20_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[19]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[19] ),
        .I5(\axi_araddr_reg[2]_rep__2_n_0 ),
        .O(\axi_rdata[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[19]_i_9 
       (.I0(cfg_phy_mem_map_control[221]),
        .I1(\slv_reg_0x24_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[19]),
        .O(\axi_rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[1]_i_11 
       (.I0(Q[51]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[1] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[1]_i_21_n_0 ),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[1]_i_12 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[1]_i_13 
       (.I0(\slv_reg_0x7C_reg_n_0_[1] ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[1] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x74_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[1]_i_14 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[69]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[171]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[1]_i_18 
       (.I0(\axi_rdata[1]_i_32_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[22]),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x138_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(cfg_phy_mem_map_control[237]),
        .I1(cfg_phy_mem_map_control[269]),
        .I2(axi_araddr__0[2]),
        .I3(cfg_phy_mem_map_control[245]),
        .I4(axi_araddr__0[8]),
        .I5(Q[9]),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC0CC000040444044)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata_reg[1]_i_6_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[23]_i_7_n_0 ),
        .I3(\axi_rdata[1]_i_7_n_0 ),
        .I4(\axi_rdata[1]_i_8_n_0 ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_20 
       (.I0(cfg_phy_mem_map_control[203]),
        .I1(\slv_reg_0x24_reg_n_0_[1] ),
        .I2(axi_araddr__0[2]),
        .I3(\cfg_phy_mem_map_control_b0_reg[532] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[3]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_21 
       (.I0(\slv_reg_0x154_reg_n_0_[1] ),
        .I1(Q[33]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[1] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[15]),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_22 
       (.I0(\slv_reg_0x144_reg_n_0_[1] ),
        .I1(cfg_phy_mem_map_control[58]),
        .I2(axi_araddr__0[2]),
        .I3(data42[1]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[31]),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_23 
       (.I0(\slv_reg_0x14C_reg_n_0_[1] ),
        .I1(\slv_reg_0x4C_reg_n_0_[1] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[1] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[85]),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[1]_i_24 
       (.I0(Q[114]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x300_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[272]),
        .O(\axi_rdata[1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_25 
       (.I0(\slv_reg_0x30C_reg_n_0_[1] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x308_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[1]_i_26 
       (.I0(\slv_reg_0x314_reg_n_0_[1] ),
        .I1(b0_clkdet_tx_tmr[1]),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_27 
       (.I0(\slv_reg_0x31C_reg_n_0_[1] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x318_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[1]),
        .O(\axi_rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[1]_i_29 
       (.I0(cfg_phy_mem_map_control[1]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x14_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(axi_araddr__0[8]),
        .O(\axi_rdata[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[1]_i_30 
       (.I0(\slv_reg_0x100_reg_n_0_[1] ),
        .I1(axi_araddr__0[2]),
        .I2(Q[95]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(axi_araddr__0[8]),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[1]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[1]_i_31 
       (.I0(\slv_reg_0x10C_reg_n_0_[1] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[156]),
        .O(\axi_rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[1]_i_32 
       (.I0(cfg_phy_mem_map_control[19]),
        .I1(axi_araddr__0[8]),
        .I2(cfg_phy_mem_map_control[229]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[264]),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[1]_i_4 
       (.I0(\axi_rdata[1]_i_11_n_0 ),
        .I1(\axi_rdata[1]_i_12_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[1]_i_13_n_0 ),
        .I5(\axi_rdata[1]_i_14_n_0 ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[1]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[1] ),
        .I1(\slv_reg_0x328_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[1] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x320_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[1]_i_8 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[1] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x334_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[20]_i_3_n_0 ),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(\axi_rdata[20]_i_4_n_0 ),
        .I5(\axi_rdata[20]_i_5_n_0 ),
        .O(reg_data_out__0[20]));
  LUT6 #(
    .INIT(64'h00000000BBBFFFBF)) 
    \axi_rdata[20]_i_10 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[20] ),
        .I5(\axi_rdata[20]_i_23_n_0 ),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \axi_rdata[20]_i_11 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(cfg_phy_mem_map_control[169]),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[20] ),
        .I5(\slv_reg_0x10C_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[20]_i_12 
       (.I0(\axi_rdata[20]_i_24_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[152]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(Q[106]),
        .I5(\axi_rdata[26]_i_26_n_0 ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[20]_i_14 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_15 
       (.I0(\slv_reg_0x14C_reg_n_0_[20] ),
        .I1(\slv_reg_0x4C_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[99]),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \axi_rdata[20]_i_16 
       (.I0(\axi_rdata[20]_i_27_n_0 ),
        .I1(\axi_rdata[20]_i_28_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[20]_i_29_n_0 ),
        .I4(\slv_reg_0x158_reg_n_0_[20] ),
        .I5(\axi_rdata[20]_i_30_n_0 ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \axi_rdata[20]_i_17 
       (.I0(\slv_reg_0x74_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[121]),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_rdata[20]_i_31_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \axi_rdata[20]_i_18 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[188]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[20] ),
        .I1(b0_clkdet_tx_tmr[20]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[289] ),
        .O(\axi_rdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF505F303F5050303)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_rdata_reg[20]_i_6_n_0 ),
        .I1(\axi_rdata[20]_i_7_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[20]_i_8_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[20]_i_9_n_0 ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[20] ),
        .I1(\cfg_phy_mem_map_status_reg[321] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(b0_clkdet_rx_tmr[20]),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[20] ),
        .I1(\cfg_phy_mem_map_status_reg[257] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[291]),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[20]_i_22 
       (.I0(\slv_reg_0x324_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[20]_i_23 
       (.I0(\slv_reg_0x30_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[20] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h2320030323200000)) 
    \axi_rdata[20]_i_24 
       (.I0(\slv_reg_0x1C_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x10_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[20]_i_25 
       (.I0(\slv_reg_0x12C_reg_n_0_[20] ),
        .I1(\slv_reg_0x2C_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[256]),
        .O(\axi_rdata[20]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[20]_i_26 
       (.I0(cfg_phy_mem_map_control[222]),
        .I1(\slv_reg_0x24_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[20]),
        .O(\axi_rdata[20]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_rdata[20]_i_27 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_28 
       (.I0(\slv_reg_0x144_reg_n_0_[20] ),
        .I1(cfg_phy_mem_map_control[72]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[20]),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[45]),
        .O(\axi_rdata[20]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[20]_i_29 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h000088B8FFFF88B8)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata[20]_i_10_n_0 ),
        .I1(\axi_rdata[27]_i_11_n_0 ),
        .I2(\axi_rdata[20]_i_11_n_0 ),
        .I3(\axi_rdata[20]_i_12_n_0 ),
        .I4(\axi_rdata[6]_i_4_n_0 ),
        .I5(\axi_rdata_reg[20]_i_13_n_0 ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \axi_rdata[20]_i_30 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[20]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \axi_rdata[20]_i_31 
       (.I0(cfg_phy_mem_map_control[131]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(Q[94]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[20]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8000000F800)) 
    \axi_rdata[20]_i_4 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(\axi_rdata[20]_i_15_n_0 ),
        .I2(\axi_rdata[20]_i_16_n_0 ),
        .I3(\axi_rdata[16]_i_3_n_0 ),
        .I4(\axi_rdata[20]_i_17_n_0 ),
        .I5(\axi_rdata[20]_i_18_n_0 ),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[20]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[20]_i_7 
       (.I0(\axi_rdata[20]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(data49[20]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[20] ),
        .I5(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[20]_i_8 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[20]_i_9 
       (.I0(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[20]_i_22_n_0 ),
        .O(\axi_rdata[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[21]_i_2_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[21]_i_3_n_0 ),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\axi_rdata[21]_i_5_n_0 ),
        .O(reg_data_out__0[21]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[21]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[21] ),
        .I1(\slv_reg_0x2C_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[257]),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[21]_i_11 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[21] ),
        .I5(\axi_rdata[21]_i_22_n_0 ),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[21]_i_12 
       (.I0(\axi_rdata[21]_i_23_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[21]_i_24_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_rdata[21]_i_25_n_0 ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_13 
       (.I0(\slv_reg_0x14C_reg_n_0_[21] ),
        .I1(\slv_reg_0x4C_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[100]),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_14 
       (.I0(\slv_reg_0x144_reg_n_0_[21] ),
        .I1(cfg_phy_mem_map_control[73]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(data42[21]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[46]),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \axi_rdata[21]_i_15 
       (.I0(\axi_rdata[21]_i_26_n_0 ),
        .I1(\axi_rdata[31]_i_27_n_0 ),
        .I2(\slv_reg_0x150_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x154_reg_n_0_[21] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10115555FFFFFFFF)) 
    \axi_rdata[21]_i_16 
       (.I0(\axi_rdata[21]_i_27_n_0 ),
        .I1(\axi_rdata[21]_i_28_n_0 ),
        .I2(\axi_rdata[29]_i_22_n_0 ),
        .I3(\slv_reg_0x7C_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \axi_rdata[21]_i_17 
       (.I0(\slv_reg_0x328_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x32C_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \axi_rdata[21]_i_18 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\slv_reg_0x324_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[21] ),
        .I1(b0_clkdet_tx_tmr[21]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[290] ),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_rdata[21]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata_reg[21]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata[21]_i_8_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[21] ),
        .I1(\cfg_phy_mem_map_status_reg[322] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[21]),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[21] ),
        .I1(\cfg_phy_mem_map_status_reg[258] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[292]),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[21]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[21] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[21]_i_23 
       (.I0(\slv_reg_0x1C_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[21]_i_24 
       (.I0(\slv_reg_0x10C_reg_n_0_[21] ),
        .I1(\slv_reg_0xC_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x108_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[21]_i_25 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(cfg_phy_mem_map_control[153]),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[21]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_rdata[21]_i_26 
       (.I0(\slv_reg_0x158_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[21]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \axi_rdata[21]_i_27 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[189]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0303232000002320)) 
    \axi_rdata[21]_i_28 
       (.I0(Q[112]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[122]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata[21]_i_9_n_0 ),
        .I1(\axi_rdata[21]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[21]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[21]_i_12_n_0 ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5140)) 
    \axi_rdata[21]_i_4 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[21]_i_13_n_0 ),
        .I3(\axi_rdata[21]_i_14_n_0 ),
        .I4(\axi_rdata[21]_i_15_n_0 ),
        .I5(\axi_rdata[21]_i_16_n_0 ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEEEEEEEFEEE)) 
    \axi_rdata[21]_i_6 
       (.I0(\axi_rdata[21]_i_17_n_0 ),
        .I1(\axi_rdata[21]_i_18_n_0 ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[21]_i_8 
       (.I0(\axi_rdata[21]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[21]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[21] ),
        .I5(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[21]_i_9 
       (.I0(cfg_phy_mem_map_control[223]),
        .I1(\slv_reg_0x24_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(data35[21]),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(axi_araddr__0[7]),
        .I2(axi_araddr__0[6]),
        .I3(axi_araddr),
        .I4(\axi_rdata[22]_i_3_n_0 ),
        .I5(\axi_rdata[22]_i_4_n_0 ),
        .O(reg_data_out__0[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[22]_i_10 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[22] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x138_reg_n_0_[22] ),
        .I5(\axi_rdata[22]_i_18_n_0 ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[22]_i_11 
       (.I0(\axi_rdata[22]_i_19_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[22]_i_20_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_rdata[22]_i_21_n_0 ),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[22]_i_12 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[190]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[22]_i_22_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFEEFEFE)) 
    \axi_rdata[22]_i_13 
       (.I0(\axi_rdata[22]_i_23_n_0 ),
        .I1(\axi_rdata[22]_i_24_n_0 ),
        .I2(\axi_rdata[22]_i_25_n_0 ),
        .I3(\axi_rdata[22]_i_26_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0101000101000000)) 
    \axi_rdata[22]_i_14 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[22] ),
        .I5(data49[22]),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg_0x30C_reg_n_0_[22] ),
        .I1(\cfg_phy_mem_map_status_reg[259] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[293]),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_16 
       (.I0(\slv_reg_0x31C_reg_n_0_[22] ),
        .I1(\cfg_phy_mem_map_status_reg[323] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[22]),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_17 
       (.I0(\slv_reg_0x314_reg_n_0_[22] ),
        .I1(b0_clkdet_tx_tmr[22]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[291] ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[22]_i_18 
       (.I0(\slv_reg_0x30_reg_n_0_[22] ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x130_reg_n_0_[22] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[22] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[22]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[22] ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC0CC000080888088)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata[22]_i_5_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[23]_i_7_n_0 ),
        .I3(\axi_rdata[22]_i_6_n_0 ),
        .I4(\axi_rdata[22]_i_7_n_0 ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[22]_i_20 
       (.I0(\slv_reg_0x10C_reg_n_0_[22] ),
        .I1(\slv_reg_0xC_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x108_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[22]_i_21 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(cfg_phy_mem_map_control[154]),
        .I2(axi_araddr__0[8]),
        .O(\axi_rdata[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[22]_i_22 
       (.I0(\slv_reg_0x7C_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(cfg_phy_mem_map_control[309]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[22]_i_23 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[22]_i_24 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[22] ),
        .I1(cfg_phy_mem_map_control[74]),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(data42[22]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[47]),
        .O(\axi_rdata[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[22] ),
        .I1(\slv_reg_0x4C_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[101]),
        .O(\axi_rdata[22]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[22]_i_8_n_0 ),
        .I1(\axi_rdata[22]_i_9_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[22]_i_10_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[22]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_rdata[31]_i_15_n_0 ),
        .I4(\axi_rdata[22]_i_12_n_0 ),
        .I5(\axi_rdata[22]_i_13_n_0 ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[22]_i_5 
       (.I0(\axi_rdata[22]_i_14_n_0 ),
        .I1(\axi_rdata[22]_i_15_n_0 ),
        .I2(\axi_rdata[22]_i_16_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[22]_i_17_n_0 ),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_6 
       (.I0(\slv_reg_0x32C_reg_n_0_[22] ),
        .I1(\slv_reg_0x328_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[22]_i_7 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[22]_i_8 
       (.I0(cfg_phy_mem_map_control[224]),
        .I1(\slv_reg_0x24_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[22]),
        .O(\axi_rdata[22]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[22]_i_9 
       (.I0(\slv_reg_0x12C_reg_n_0_[22] ),
        .I1(\slv_reg_0x2C_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[258]),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_4_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[23]_i_3_n_0 ),
        .I4(\axi_rdata[23]_i_4_n_0 ),
        .I5(\axi_rdata[23]_i_5_n_0 ),
        .O(reg_data_out__0[23]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[23]_i_10 
       (.I0(cfg_phy_mem_map_control[225]),
        .I1(\slv_reg_0x24_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(data35[23]),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[23]_i_11 
       (.I0(\slv_reg_0x12C_reg_n_0_[23] ),
        .I1(\slv_reg_0x2C_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[259]),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[23]_i_12 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[23] ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[23] ),
        .I5(\axi_rdata[23]_i_22_n_0 ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[23]_i_13 
       (.I0(\axi_rdata[23]_i_23_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[23]_i_24_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_rdata[23]_i_25_n_0 ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_14 
       (.I0(\slv_reg_0x14C_reg_n_0_[23] ),
        .I1(\slv_reg_0x4C_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[102]),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg_0x144_reg_n_0_[23] ),
        .I1(cfg_phy_mem_map_control[75]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[23]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[48]),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \axi_rdata[23]_i_16 
       (.I0(\axi_rdata[23]_i_26_n_0 ),
        .I1(\axi_rdata[31]_i_27_n_0 ),
        .I2(\slv_reg_0x150_reg_n_0_[23] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\slv_reg_0x154_reg_n_0_[23] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[23]_i_17 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[191]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[23]_i_27_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[23]_i_18 
       (.I0(data49[23]),
        .I1(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[23] ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[23] ),
        .I1(\cfg_phy_mem_map_status_reg[260] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[294]),
        .O(\axi_rdata[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC0CC000080888088)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata[23]_i_6_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[23]_i_7_n_0 ),
        .I3(\axi_rdata[23]_i_8_n_0 ),
        .I4(\axi_rdata[23]_i_9_n_0 ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[23] ),
        .I1(\cfg_phy_mem_map_status_reg[324] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[23]),
        .O(\axi_rdata[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_21 
       (.I0(\slv_reg_0x314_reg_n_0_[23] ),
        .I1(b0_clkdet_tx_tmr[23]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[292] ),
        .O(\axi_rdata[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[23]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[23] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[23] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[23] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[23]_i_23 
       (.I0(\slv_reg_0x10_reg_n_0_[23] ),
        .I1(\slv_reg_0x14_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[23]_i_24 
       (.I0(\slv_reg_0x10C_reg_n_0_[23] ),
        .I1(\slv_reg_0xC_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x108_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[23]_i_25 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(cfg_phy_mem_map_control[306]),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[23]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_rdata[23]_i_26 
       (.I0(\slv_reg_0x158_reg_n_0_[23] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[23]_i_27 
       (.I0(\slv_reg_0x7C_reg_n_0_[23] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[23]_i_10_n_0 ),
        .I1(\axi_rdata[23]_i_11_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[23]_i_12_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[23]_i_13_n_0 ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5140)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[23]_i_14_n_0 ),
        .I3(\axi_rdata[23]_i_15_n_0 ),
        .I4(\axi_rdata[23]_i_16_n_0 ),
        .I5(\axi_rdata[23]_i_17_n_0 ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[23]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[23] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[23]_i_6 
       (.I0(\axi_rdata[23]_i_18_n_0 ),
        .I1(\axi_rdata[23]_i_19_n_0 ),
        .I2(\axi_rdata[23]_i_20_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[23]_i_21_n_0 ),
        .O(\axi_rdata[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_rdata[23]_i_7 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr__0[5]),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_8 
       (.I0(\slv_reg_0x32C_reg_n_0_[23] ),
        .I1(\slv_reg_0x328_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[23]_i_9 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[23] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(axi_araddr__0[7]),
        .I2(axi_araddr__0[6]),
        .I3(axi_araddr),
        .I4(\axi_rdata_reg[24]_i_3_n_0 ),
        .I5(\axi_rdata[24]_i_4_n_0 ),
        .O(reg_data_out__0[24]));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[24]_i_11 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[192]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[24]_i_21_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFEEEEEFFEE)) 
    \axi_rdata[24]_i_12 
       (.I0(\axi_rdata[24]_i_22_n_0 ),
        .I1(\axi_rdata[24]_i_23_n_0 ),
        .I2(\axi_rdata[24]_i_24_n_0 ),
        .I3(\axi_rdata[24]_i_25_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_13 
       (.I0(\slv_reg_0x314_reg_n_0_[24] ),
        .I1(b0_clkdet_tx_tmr[24]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[293] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_14 
       (.I0(\slv_reg_0x31C_reg_n_0_[24] ),
        .I1(\cfg_phy_mem_map_status_reg[325] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[24]),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_15 
       (.I0(\slv_reg_0x30C_reg_n_0_[24] ),
        .I1(\cfg_phy_mem_map_status_reg[261] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[295]),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[24]_i_16 
       (.I0(\slv_reg_0x324_reg_n_0_[24] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \axi_rdata[24]_i_17 
       (.I0(\axi_rdata[24]_i_26_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[26]_i_26_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\axi_rdata[24]_i_27_n_0 ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[24]_i_18 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[24] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[24] ),
        .I5(\axi_rdata[24]_i_28_n_0 ),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[24]_i_19 
       (.I0(\slv_reg_0x12C_reg_n_0_[24] ),
        .I1(\slv_reg_0x2C_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[260]),
        .O(\axi_rdata[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F05030F000503)) 
    \axi_rdata[24]_i_2 
       (.I0(\axi_rdata_reg[24]_i_5_n_0 ),
        .I1(\axi_rdata[24]_i_6_n_0 ),
        .I2(\axi_rdata[24]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[24]_i_8_n_0 ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[24]_i_20 
       (.I0(cfg_phy_mem_map_control[226]),
        .I1(\slv_reg_0x24_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[24]),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FFF5FFF3FFF5)) 
    \axi_rdata[24]_i_21 
       (.I0(\slv_reg_0x70_reg_n_0_[24] ),
        .I1(\slv_reg_0x74_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x7C_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[24]_i_22 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[24]_i_23 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_24 
       (.I0(\slv_reg_0x14C_reg_n_0_[24] ),
        .I1(\slv_reg_0x4C_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[103]),
        .O(\axi_rdata[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[24] ),
        .I1(cfg_phy_mem_map_control[76]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[24]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[49]),
        .O(\axi_rdata[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[24]_i_26 
       (.I0(\slv_reg_0x1C_reg_n_0_[24] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[11]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[24]_i_27 
       (.I0(\slv_reg_0x108_reg_n_0_[24] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[24] ),
        .I4(\slv_reg_0x10C_reg_n_0_[24] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[24]_i_28 
       (.I0(\slv_reg_0x30_reg_n_0_[24] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[24] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[24] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[24]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_rdata[31]_i_15_n_0 ),
        .I4(\axi_rdata[24]_i_11_n_0 ),
        .I5(\axi_rdata[24]_i_12_n_0 ),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[24]_i_6 
       (.I0(\axi_rdata[24]_i_15_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[24]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[24] ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[24]_i_7 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x334_reg_n_0_[24] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[24]_i_8 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[24] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[24]_i_16_n_0 ),
        .O(\axi_rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(axi_araddr__0[7]),
        .I2(axi_araddr__0[6]),
        .I3(\axi_rdata[25]_i_3_n_0 ),
        .I4(\axi_rdata[25]_i_4_n_0 ),
        .I5(\axi_rdata[25]_i_5_n_0 ),
        .O(reg_data_out__0[25]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \axi_rdata[25]_i_10 
       (.I0(\axi_rdata[25]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[25] ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FFF5FFF3FFF5)) 
    \axi_rdata[25]_i_11 
       (.I0(cfg_phy_mem_map_control[12]),
        .I1(\slv_reg_0x14_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBFFFBF)) 
    \axi_rdata[25]_i_12 
       (.I0(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I1(\axi_araddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[25] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x138_reg_n_0_[25] ),
        .I5(\axi_rdata[25]_i_22_n_0 ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[25]_i_13 
       (.I0(cfg_phy_mem_map_control[227]),
        .I1(\slv_reg_0x24_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[25]),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[25]_i_14 
       (.I0(\slv_reg_0x12C_reg_n_0_[25] ),
        .I1(\slv_reg_0x2C_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[261]),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[25]_i_15 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[193]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[25]_i_23_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFEEEEEFFEE)) 
    \axi_rdata[25]_i_16 
       (.I0(\axi_rdata[25]_i_24_n_0 ),
        .I1(\axi_rdata[25]_i_25_n_0 ),
        .I2(\axi_rdata[25]_i_26_n_0 ),
        .I3(\axi_rdata[25]_i_27_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_17 
       (.I0(\slv_reg_0x314_reg_n_0_[25] ),
        .I1(b0_clkdet_tx_tmr[25]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[294] ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_18 
       (.I0(\slv_reg_0x31C_reg_n_0_[25] ),
        .I1(\cfg_phy_mem_map_status_reg[326] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(b0_clkdet_rx_tmr[25]),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[25] ),
        .I1(\cfg_phy_mem_map_status_reg[262] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[296]),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F05030F000503)) 
    \axi_rdata[25]_i_2 
       (.I0(\axi_rdata_reg[25]_i_6_n_0 ),
        .I1(\axi_rdata[25]_i_7_n_0 ),
        .I2(\axi_rdata[25]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[25]_i_9_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[25]_i_20 
       (.I0(\slv_reg_0x324_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \axi_rdata[25]_i_21 
       (.I0(\slv_reg_0x108_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[25] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0xC_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[25]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[25] ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x130_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[25] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF03FFF5FFF3FFF5)) 
    \axi_rdata[25]_i_23 
       (.I0(\slv_reg_0x70_reg_n_0_[25] ),
        .I1(\slv_reg_0x74_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x7C_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[25]_i_24 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[25]_i_25 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[25] ),
        .I1(\slv_reg_0x4C_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[104]),
        .O(\axi_rdata[25]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[25] ),
        .I1(cfg_phy_mem_map_control[77]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[25]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[50]),
        .O(\axi_rdata[25]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0035F035)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata[25]_i_10_n_0 ),
        .I1(\axi_rdata[25]_i_11_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[25]_i_12_n_0 ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \axi_rdata[25]_i_4 
       (.I0(axi_araddr),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[25]_i_13_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[25]_i_14_n_0 ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axi_rdata[25]_i_5 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_rdata[31]_i_15_n_0 ),
        .I4(\axi_rdata[25]_i_15_n_0 ),
        .I5(\axi_rdata[25]_i_16_n_0 ),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[25]_i_7 
       (.I0(\axi_rdata[25]_i_19_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[25]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[25] ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[25]_i_8 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x334_reg_n_0_[25] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[25]_i_9 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[25]_i_20_n_0 ),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[26]_i_3_n_0 ),
        .I3(\axi_rdata[26]_i_4_n_0 ),
        .I4(\axi_rdata[26]_i_5_n_0 ),
        .I5(\axi_rdata[26]_i_6_n_0 ),
        .O(reg_data_out__0[26]));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[26]_i_10 
       (.I0(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[26]_i_22_n_0 ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[26]_i_11 
       (.I0(\slv_reg_0x12C_reg_n_0_[26] ),
        .I1(\slv_reg_0x2C_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[26]_i_12 
       (.I0(\slv_reg_0x124_reg_n_0_[26] ),
        .I1(\slv_reg_0x24_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[26]),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBBFFFBF)) 
    \axi_rdata[26]_i_13 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[26] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[26] ),
        .I5(\axi_rdata[26]_i_23_n_0 ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B888B8B8)) 
    \axi_rdata[26]_i_14 
       (.I0(\axi_rdata[26]_i_24_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[26]_i_25_n_0 ),
        .I3(\axi_rdata[26]_i_26_n_0 ),
        .I4(\slv_reg_0x100_reg_n_0_[26] ),
        .I5(\axi_araddr_reg[2]_rep__2_n_0 ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_15 
       (.I0(\slv_reg_0x14C_reg_n_0_[26] ),
        .I1(\slv_reg_0x4C_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[105]),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_16 
       (.I0(\slv_reg_0x144_reg_n_0_[26] ),
        .I1(cfg_phy_mem_map_control[78]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[26]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[51]),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \axi_rdata[26]_i_17 
       (.I0(\axi_rdata[26]_i_27_n_0 ),
        .I1(\axi_rdata[31]_i_27_n_0 ),
        .I2(\slv_reg_0x150_reg_n_0_[26] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\slv_reg_0x154_reg_n_0_[26] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[26]_i_18 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[194]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[26]_i_28_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[26] ),
        .I1(b0_clkdet_tx_tmr[26]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[295] ),
        .O(\axi_rdata[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF505F303F5050303)) 
    \axi_rdata[26]_i_2 
       (.I0(\axi_rdata_reg[26]_i_7_n_0 ),
        .I1(\axi_rdata[26]_i_8_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[26]_i_9_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[26]_i_10_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_20 
       (.I0(\slv_reg_0x31C_reg_n_0_[26] ),
        .I1(\cfg_phy_mem_map_status_reg[327] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(b0_clkdet_rx_tmr[26]),
        .O(\axi_rdata[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_21 
       (.I0(\slv_reg_0x30C_reg_n_0_[26] ),
        .I1(\cfg_phy_mem_map_status_reg[263] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[297]),
        .O(\axi_rdata[26]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[26]_i_22 
       (.I0(\slv_reg_0x324_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[26]_i_23 
       (.I0(\slv_reg_0x30_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[26] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[26] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[26]_i_24 
       (.I0(\slv_reg_0x1C_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[9]),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0737C7F7FFFFFFFF)) 
    \axi_rdata[26]_i_25 
       (.I0(\slv_reg_0x108_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[26] ),
        .I4(\slv_reg_0x10C_reg_n_0_[26] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[26]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[26]_i_26 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[26]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_rdata[26]_i_27 
       (.I0(\slv_reg_0x158_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[26]_i_28 
       (.I0(\slv_reg_0x7C_reg_n_0_[26] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h3F305F5F3F305050)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata[26]_i_11_n_0 ),
        .I1(\axi_rdata[26]_i_12_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[26]_i_13_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[26]_i_14_n_0 ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[26]_i_4 
       (.I0(axi_araddr__0[6]),
        .I1(axi_araddr__0[7]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5140)) 
    \axi_rdata[26]_i_5 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[26]_i_15_n_0 ),
        .I3(\axi_rdata[26]_i_16_n_0 ),
        .I4(\axi_rdata[26]_i_17_n_0 ),
        .I5(\axi_rdata[26]_i_18_n_0 ),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[26]_i_6 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[26] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[26]_i_8 
       (.I0(\axi_rdata[26]_i_21_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[26]),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[26] ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[26]_i_9 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[26] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF54)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(\axi_rdata[27]_i_4_n_0 ),
        .I4(\axi_rdata[27]_i_5_n_0 ),
        .O(reg_data_out__0[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[27]_i_10 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[27] ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[27] ),
        .I5(\axi_rdata[27]_i_25_n_0 ),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \axi_rdata[27]_i_11 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[27]_i_12 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[27] ),
        .I5(\slv_reg_0x10C_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \axi_rdata[27]_i_13 
       (.I0(\axi_rdata[27]_i_26_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_14 
       (.I0(\slv_reg_0x14C_reg_n_0_[27] ),
        .I1(\slv_reg_0x4C_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[106]),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_15 
       (.I0(\slv_reg_0x144_reg_n_0_[27] ),
        .I1(cfg_phy_mem_map_control[79]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[27]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[52]),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAEA)) 
    \axi_rdata[27]_i_16 
       (.I0(\axi_rdata[27]_i_27_n_0 ),
        .I1(\axi_rdata[31]_i_27_n_0 ),
        .I2(\slv_reg_0x150_reg_n_0_[27] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\slv_reg_0x154_reg_n_0_[27] ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[27]_i_17 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[195]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[27]_i_28_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[27]_i_18 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_19 
       (.I0(\slv_reg_0x32C_reg_n_0_[27] ),
        .I1(\slv_reg_0x328_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h44455545FFFFFFFF)) 
    \axi_rdata[27]_i_2 
       (.I0(\axi_rdata[27]_i_6_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata[27]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata_reg[27]_i_8_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_20 
       (.I0(\slv_reg_0x30C_reg_n_0_[27] ),
        .I1(\cfg_phy_mem_map_status_reg[264] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(cfg_phy_mem_map_control[298]),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_21 
       (.I0(\slv_reg_0x314_reg_n_0_[27] ),
        .I1(b0_clkdet_tx_tmr[27]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[296] ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_22 
       (.I0(\slv_reg_0x31C_reg_n_0_[27] ),
        .I1(\cfg_phy_mem_map_status_reg[328] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[27] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(b0_clkdet_rx_tmr[27]),
        .O(\axi_rdata[27]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[27]_i_23 
       (.I0(\slv_reg_0x12C_reg_n_0_[27] ),
        .I1(\slv_reg_0x2C_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[27]_i_24 
       (.I0(\slv_reg_0x124_reg_n_0_[27] ),
        .I1(\slv_reg_0x24_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(data35[27]),
        .O(\axi_rdata[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[27]_i_25 
       (.I0(\slv_reg_0x30_reg_n_0_[27] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[27] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[27] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[27]_i_26 
       (.I0(cfg_phy_mem_map_control[10]),
        .I1(\slv_reg_0x14_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \axi_rdata[27]_i_27 
       (.I0(\slv_reg_0x158_reg_n_0_[27] ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[27]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF05FFF3FFF5FFF3)) 
    \axi_rdata[27]_i_28 
       (.I0(\slv_reg_0x74_reg_n_0_[27] ),
        .I1(\slv_reg_0x70_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[132]),
        .O(\axi_rdata[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata_reg[27]_i_9_n_0 ),
        .I1(\axi_rdata[6]_i_4_n_0 ),
        .I2(\axi_rdata[27]_i_10_n_0 ),
        .I3(\axi_rdata[27]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_12_n_0 ),
        .I5(\axi_rdata[27]_i_13_n_0 ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF5140)) 
    \axi_rdata[27]_i_4 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[27]_i_14_n_0 ),
        .I3(\axi_rdata[27]_i_15_n_0 ),
        .I4(\axi_rdata[27]_i_16_n_0 ),
        .I5(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[27]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[27] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h22A22222FFFFFFFF)) 
    \axi_rdata[27]_i_6 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_rdata[27]_i_18_n_0 ),
        .I2(\axi_rdata[27]_i_19_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(axi_araddr),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[27]_i_7 
       (.I0(\axi_rdata[27]_i_20_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(data49[27]),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[27] ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \axi_rdata[28]_i_1 
       (.I0(axi_araddr__0[6]),
        .I1(axi_araddr__0[7]),
        .I2(\axi_rdata[28]_i_2_n_0 ),
        .I3(axi_araddr),
        .I4(\axi_rdata_reg[28]_i_3_n_0 ),
        .I5(\axi_rdata[28]_i_4_n_0 ),
        .O(reg_data_out__0[28]));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[28]_i_11 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[196]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[28]_i_21_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFEFEEEEEFFEE)) 
    \axi_rdata[28]_i_12 
       (.I0(\axi_rdata[28]_i_22_n_0 ),
        .I1(\axi_rdata[28]_i_23_n_0 ),
        .I2(\axi_rdata[28]_i_24_n_0 ),
        .I3(\axi_rdata[28]_i_25_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[28]_i_13 
       (.I0(\slv_reg_0x324_reg_n_0_[28] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_14 
       (.I0(\slv_reg_0x314_reg_n_0_[28] ),
        .I1(b0_clkdet_tx_tmr[28]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x310_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(\cfg_phy_mem_map_status_reg[297]_0 ),
        .O(\axi_rdata[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_15 
       (.I0(\slv_reg_0x31C_reg_n_0_[28] ),
        .I1(\cfg_phy_mem_map_status_reg[329]_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x318_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(b0_clkdet_rx_tmr[28]),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg_0x30C_reg_n_0_[28] ),
        .I1(\cfg_phy_mem_map_status_reg[265]_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x308_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[299]),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB88888B88)) 
    \axi_rdata[28]_i_17 
       (.I0(\axi_rdata[28]_i_26_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[26]_i_26_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\axi_rdata[28]_i_27_n_0 ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[28]_i_18 
       (.I0(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[28] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[28] ),
        .I5(\axi_rdata[28]_i_28_n_0 ),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[28]_i_19 
       (.I0(\slv_reg_0x12C_reg_n_0_[28] ),
        .I1(\slv_reg_0x2C_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5F507F7F5F507070)) 
    \axi_rdata[28]_i_2 
       (.I0(\axi_rdata[28]_i_5_n_0 ),
        .I1(\axi_rdata[28]_i_6_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata_reg[28]_i_7_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[28]_i_20 
       (.I0(\slv_reg_0x124_reg_n_0_[28] ),
        .I1(\slv_reg_0x24_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[28]),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[28]_i_21 
       (.I0(cfg_phy_mem_map_control[133]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[28]_i_22 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[28]_i_23 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_24 
       (.I0(\slv_reg_0x14C_reg_n_0_[28] ),
        .I1(\slv_reg_0x4C_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[107]),
        .O(\axi_rdata[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[28] ),
        .I1(cfg_phy_mem_map_control[80]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[28]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[53]),
        .O(\axi_rdata[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[28]_i_26 
       (.I0(cfg_phy_mem_map_control[15]),
        .I1(\slv_reg_0x14_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x1C_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \axi_rdata[28]_i_27 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[28] ),
        .I5(\slv_reg_0x10C_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[28]_i_28 
       (.I0(\slv_reg_0x30_reg_n_0_[28] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[28] ),
        .I3(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[28] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[28]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_rdata[31]_i_15_n_0 ),
        .I4(\axi_rdata[28]_i_11_n_0 ),
        .I5(\axi_rdata[28]_i_12_n_0 ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[28]_i_5 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[28]_i_6 
       (.I0(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x32C_reg_n_0_[28] ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[28]_i_13_n_0 ),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \axi_rdata[28]_i_8 
       (.I0(\axi_rdata[28]_i_16_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(data49[28]),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[28] ),
        .I5(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \axi_rdata[29]_i_1 
       (.I0(axi_araddr__0[6]),
        .I1(axi_araddr__0[7]),
        .I2(\axi_rdata[29]_i_2_n_0 ),
        .I3(axi_araddr),
        .I4(\axi_rdata_reg[29]_i_3_n_0 ),
        .I5(\axi_rdata[29]_i_4_n_0 ),
        .O(reg_data_out__0[29]));
  LUT6 #(
    .INIT(64'h10115555FFFFFFFF)) 
    \axi_rdata[29]_i_10 
       (.I0(\axi_rdata[29]_i_20_n_0 ),
        .I1(\axi_rdata[29]_i_21_n_0 ),
        .I2(\axi_rdata[29]_i_22_n_0 ),
        .I3(cfg_phy_mem_map_control[134]),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFEEFEFE)) 
    \axi_rdata[29]_i_11 
       (.I0(\axi_rdata[29]_i_23_n_0 ),
        .I1(\axi_rdata[29]_i_24_n_0 ),
        .I2(\axi_rdata[29]_i_25_n_0 ),
        .I3(\axi_rdata[29]_i_26_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_12 
       (.I0(\slv_reg_0x31C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(b0_clkdet_rx_tmr[29]),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[29]_i_13 
       (.I0(\slv_reg_0x314_reg_n_0_[29] ),
        .I1(b0_clkdet_tx_tmr[29]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_14 
       (.I0(\slv_reg_0x30C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(cfg_phy_mem_map_control[300]),
        .O(\axi_rdata[29]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[29]_i_15 
       (.I0(data49[29]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3A303A3F3A303A30)) 
    \axi_rdata[29]_i_16 
       (.I0(\axi_rdata[29]_i_27_n_0 ),
        .I1(\axi_rdata[29]_i_28_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_rdata[8]_i_24_n_0 ),
        .I5(\slv_reg_0x100_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[29]_i_17 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[29] ),
        .I5(\axi_rdata[29]_i_29_n_0 ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[29]_i_18 
       (.I0(\slv_reg_0x12C_reg_n_0_[29] ),
        .I1(\slv_reg_0x2C_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[29]_i_19 
       (.I0(\slv_reg_0x124_reg_n_0_[29] ),
        .I1(\slv_reg_0x24_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[29]),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFF55D50000)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata[29]_i_5_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_rdata[29]_i_6_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \axi_rdata[29]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[197]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000A0F0C000A000C)) 
    \axi_rdata[29]_i_21 
       (.I0(\slv_reg_0x74_reg_n_0_[29] ),
        .I1(\slv_reg_0x70_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(Q[112]),
        .O(\axi_rdata[29]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_rdata[29]_i_22 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .O(\axi_rdata[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[29]_i_23 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[29]_i_24 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\slv_reg_0x158_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[29] ),
        .I1(cfg_phy_mem_map_control[81]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(data42[29]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[54]),
        .O(\axi_rdata[29]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[29] ),
        .I1(\slv_reg_0x4C_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[108]),
        .O(\axi_rdata[29]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \axi_rdata[29]_i_27 
       (.I0(\slv_reg_0x108_reg_n_0_[29] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x10C_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0xC_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[29]_i_28 
       (.I0(\slv_reg_0x1C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[16]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[29]_i_29 
       (.I0(\slv_reg_0x30_reg_n_0_[29] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[29] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[29] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[29]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h444444F444444444)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_rdata[29]_i_10_n_0 ),
        .I1(\axi_rdata[29]_i_11_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[29] ),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[29]_i_5 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_6 
       (.I0(\slv_reg_0x32C_reg_n_0_[29] ),
        .I1(\slv_reg_0x328_reg_n_0_[29] ),
        .I2(axi_araddr__0[3]),
        .I3(\slv_reg_0x324_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_7 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata[29]_i_13_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[29]_i_14_n_0 ),
        .I4(axi_araddr__0[3]),
        .I5(\axi_rdata[29]_i_15_n_0 ),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[2]_i_12 
       (.I0(Q[52]),
        .I1(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[2] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[2]_i_25_n_0 ),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[2]_i_13 
       (.I0(\axi_rdata[2]_i_26_n_0 ),
        .I1(\axi_rdata[2]_i_27_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[2]_i_14 
       (.I0(\slv_reg_0x7C_reg_n_0_[2] ),
        .I1(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[111]),
        .I4(axi_araddr__0[2]),
        .I5(cfg_phy_mem_map_control[124]),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[2]_i_15 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[70]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[172]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[2]_i_16 
       (.I0(\slv_reg_0x314_reg_n_0_[2] ),
        .I1(b0_clkdet_tx_tmr[2]),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_17 
       (.I0(\slv_reg_0x31C_reg_n_0_[2] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x318_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[2]),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[2]_i_18 
       (.I0(Q[115]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x300_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[273]),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[2] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x308_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF53F053)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata_reg[2]_i_6_n_0 ),
        .I1(\axi_rdata_reg[2]_i_7_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[2]_i_8_n_0 ),
        .I5(\axi_rdata[2]_i_9_n_0 ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[2]_i_20 
       (.I0(\slv_reg_0x324_reg_n_0_[2] ),
        .I1(axi_araddr__0[2]),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[2]_i_22 
       (.I0(\axi_rdata[2]_i_32_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(cfg_phy_mem_map_control[23]),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\slv_reg_0x138_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[2]_i_23 
       (.I0(cfg_phy_mem_map_control[238]),
        .I1(\slv_reg_0x2C_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[246]),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \axi_rdata[2]_i_24 
       (.I0(cfg_phy_mem_map_control[204]),
        .I1(\slv_reg_0x24_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(data35[2]),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_25 
       (.I0(\slv_reg_0x154_reg_n_0_[2] ),
        .I1(Q[34]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(Q[16]),
        .O(\axi_rdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_26 
       (.I0(\slv_reg_0x144_reg_n_0_[2] ),
        .I1(cfg_phy_mem_map_control[59]),
        .I2(axi_araddr__0[2]),
        .I3(data42[2]),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[32]),
        .O(\axi_rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_27 
       (.I0(\slv_reg_0x14C_reg_n_0_[2] ),
        .I1(\slv_reg_0x4C_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(cfg_phy_mem_map_control[86]),
        .O(\axi_rdata[2]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[2]_i_28 
       (.I0(\slv_reg_0x10C_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(cfg_phy_mem_map_control[157]),
        .O(\axi_rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[2]_i_29 
       (.I0(cfg_phy_mem_map_control[2]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x14_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[2]_i_30 
       (.I0(\slv_reg_0x100_reg_n_0_[2] ),
        .I1(axi_araddr__0[2]),
        .I2(Q[96]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[2]_i_32 
       (.I0(cfg_phy_mem_map_control[20]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(cfg_phy_mem_map_control[230]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[265]),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_rdata[2]_i_12_n_0 ),
        .I1(\axi_rdata[2]_i_13_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[2]_i_14_n_0 ),
        .I5(\axi_rdata[2]_i_15_n_0 ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[2]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[2]_i_8 
       (.I0(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x32C_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[2]_i_20_n_0 ),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[2]_i_9 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[2] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x334_reg_n_0_[2] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_10 
       (.I0(\slv_reg_0x144_reg_n_0_[30] ),
        .I1(cfg_phy_mem_map_control[82]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[30]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[55]),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_11 
       (.I0(\slv_reg_0x14C_reg_n_0_[30] ),
        .I1(\slv_reg_0x4C_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[30] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[109]),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[30]_i_12 
       (.I0(cfg_phy_mem_map_control[135]),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_13 
       (.I0(\slv_reg_0x124_reg_n_0_[30] ),
        .I1(\slv_reg_0x24_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[30]),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_14 
       (.I0(\slv_reg_0x12C_reg_n_0_[30] ),
        .I1(\slv_reg_0x2C_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x128_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \axi_rdata[30]_i_15 
       (.I0(\axi_rdata[30]_i_20_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[30] ),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x138_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h55D5)) 
    \axi_rdata[30]_i_17 
       (.I0(\axi_rdata[30]_i_23_n_0 ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_rdata[30]_i_24_n_0 ),
        .I3(axi_araddr__0[4]),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0040)) 
    \axi_rdata[30]_i_19 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x300_reg_n_0_[30] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_rdata[30]_i_27_n_0 ),
        .I5(\axi_rdata[30]_i_28_n_0 ),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \axi_rdata[30]_i_2 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[30] ),
        .I3(axi_araddr__0[4]),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[30]_i_20 
       (.I0(\slv_reg_0x30_reg_n_0_[30] ),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x130_reg_n_0_[30] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[30] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[30]_i_23 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(axi_araddr__0[4]),
        .I2(axi_araddr__0[8]),
        .I3(\slv_reg_0x330_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_24 
       (.I0(\slv_reg_0x32C_reg_n_0_[30] ),
        .I1(\slv_reg_0x328_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_25 
       (.I0(\slv_reg_0x314_reg_n_0_[30] ),
        .I1(b0_clkdet_tx_tmr[30]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x310_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_26 
       (.I0(\slv_reg_0x31C_reg_n_0_[30] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[30] ),
        .I3(axi_araddr__0[8]),
        .I4(b0_clkdet_rx_tmr[30]),
        .O(\axi_rdata[30]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h8A008000)) 
    \axi_rdata[30]_i_27 
       (.I0(axi_araddr__0[8]),
        .I1(\slv_reg_0x30C_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\slv_reg_0x308_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h10101100)) 
    \axi_rdata[30]_i_28 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(axi_araddr__0[8]),
        .I2(cfg_phy_mem_map_control[301]),
        .I3(data49[30]),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .O(\axi_rdata[30]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[30]_i_29 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg_0x100_reg_n_0_[30] ),
        .I2(axi_araddr__0[8]),
        .O(\axi_rdata[30]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata_reg[30]_i_5_n_0 ),
        .I1(axi_araddr__0[4]),
        .I2(\axi_rdata[30]_i_6_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[30]_i_7_n_0 ),
        .I5(axi_araddr),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_30 
       (.I0(\slv_reg_0x10C_reg_n_0_[30] ),
        .I1(\slv_reg_0xC_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x108_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[30]_i_31 
       (.I0(\slv_reg_0x14_reg_n_0_[30] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[13]),
        .I3(axi_araddr__0[8]),
        .O(\axi_rdata[30]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0A0ACFC000000000)) 
    \axi_rdata[30]_i_6 
       (.I0(\slv_reg_0x158_reg_n_0_[30] ),
        .I1(\slv_reg_0x154_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(axi_araddr__0[8]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000100FFFF0100)) 
    \axi_rdata[30]_i_7 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(axi_araddr__0[8]),
        .I3(cfg_phy_mem_map_control[198]),
        .I4(axi_araddr__0[4]),
        .I5(\axi_rdata[30]_i_12_n_0 ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_rdata[30]_i_9 
       (.I0(\axi_rdata[30]_i_17_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_rdata_reg[30]_i_18_n_0 ),
        .I3(axi_araddr__0[4]),
        .I4(\axi_rdata[30]_i_19_n_0 ),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[31]_i_1 
       (.I0(vid_phy_axi4lite_rvalid),
        .I1(S_AXI_ARREADY),
        .I2(vid_phy_axi4lite_arvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[31]_i_11 
       (.I0(\axi_rdata[31]_i_22_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\slv_reg_0x138_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_12 
       (.I0(\axi_rdata[31]_i_23_n_0 ),
        .I1(\axi_rdata[31]_i_24_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[31]_i_25_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[31]_i_26_n_0 ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \axi_rdata[31]_i_13 
       (.I0(\slv_reg_0x330_reg_n_0_[31] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x334_reg_n_0_[31] ),
        .I3(\axi_rdata[31]_i_27_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_14 
       (.I0(\slv_reg_0x32C_reg_n_0_[31] ),
        .I1(\slv_reg_0x328_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[31]_i_15 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(axi_araddr__0[6]),
        .I2(axi_araddr__0[7]),
        .I3(axi_araddr__0[5]),
        .I4(axi_araddr),
        .O(\axi_rdata[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_rdata[31]_i_16 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB000B0B0FFFFFFFF)) 
    \axi_rdata[31]_i_17 
       (.I0(\axi_rdata[19]_i_15_n_0 ),
        .I1(cfg_phy_mem_map_control[199]),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[31]_i_28_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFCFCFFFCFCFCFEFE)) 
    \axi_rdata[31]_i_18 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\axi_rdata[31]_i_30_n_0 ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\axi_rdata[31]_i_32_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_19 
       (.I0(\slv_reg_0x10C_reg_n_0_[31] ),
        .I1(\slv_reg_0xC_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x108_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \axi_rdata[31]_i_20 
       (.I0(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[31]_i_21 
       (.I0(cfg_phy_mem_map_control[14]),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x14_reg_n_0_[31] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[31]_i_22 
       (.I0(\slv_reg_0x30_reg_n_0_[31] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[31] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[31] ),
        .I5(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_23 
       (.I0(\slv_reg_0x31C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[31] ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(b0_clkdet_rx_tmr[31]),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_24 
       (.I0(\slv_reg_0x314_reg_n_0_[31] ),
        .I1(b0_clkdet_tx_tmr[31]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_25 
       (.I0(\slv_reg_0x30C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[31] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[302]),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[31]_i_26 
       (.I0(data49[31]),
        .I1(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[31] ),
        .I3(\axi_araddr_reg[2]_rep__3_n_0 ),
        .O(\axi_rdata[31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_27 
       (.I0(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[31]_i_28 
       (.I0(cfg_phy_mem_map_control[136]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__2_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_29 
       (.I0(\slv_reg_0x144_reg_n_0_[31] ),
        .I1(cfg_phy_mem_map_control[83]),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(data42[31]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[56]),
        .O(\axi_rdata[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \axi_rdata[31]_i_3 
       (.I0(axi_araddr),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[31]_i_7_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[31]_i_8_n_0 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \axi_rdata[31]_i_30 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I5(\slv_reg_0x154_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \axi_rdata[31]_i_31 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_32 
       (.I0(\slv_reg_0x14C_reg_n_0_[31] ),
        .I1(\slv_reg_0x4C_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[110]),
        .O(\axi_rdata[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hCCEEFCEECCEECCEE)) 
    \axi_rdata[31]_i_5 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_13_n_0 ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__2_n_0 ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I1(\axi_rdata[31]_i_15_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[31] ),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_rdata[31]_i_17_n_0 ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_7 
       (.I0(\slv_reg_0x124_reg_n_0_[31] ),
        .I1(\slv_reg_0x24_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(data35[31]),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_8 
       (.I0(\slv_reg_0x12C_reg_n_0_[31] ),
        .I1(\slv_reg_0x2C_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I4(\slv_reg_0x128_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8FFB8B8)) 
    \axi_rdata[31]_i_9 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[20]_i_14_n_0 ),
        .I2(axi_araddr__0[5]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .I4(\slv_reg_0x100_reg_n_0_[31] ),
        .I5(\axi_rdata[31]_i_21_n_0 ),
        .O(\axi_rdata[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_10 
       (.I0(cfg_phy_mem_map_control[239]),
        .I1(\slv_reg_0x2C_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[247]),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[3]_i_11 
       (.I0(\axi_rdata[3]_i_19_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[3] ),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x138_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[3]_i_13 
       (.I0(Q[53]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[3]_i_24_n_0 ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[3]_i_14 
       (.I0(\axi_rdata[3]_i_25_n_0 ),
        .I1(\axi_rdata[3]_i_26_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \axi_rdata[3]_i_15 
       (.I0(axi_araddr__0[8]),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\slv_reg_0x74_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[112]),
        .I5(\axi_rdata[3]_i_27_n_0 ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[3]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[71]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[173]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[3]_i_19 
       (.I0(\slv_reg_0x30_reg_n_0_[3] ),
        .I1(axi_araddr__0[8]),
        .I2(cfg_phy_mem_map_control[231]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[266]),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hC0CC000040444044)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_rdata_reg[3]_i_6_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_rdata[23]_i_7_n_0 ),
        .I3(\axi_rdata[3]_i_7_n_0 ),
        .I4(\axi_rdata[3]_i_8_n_0 ),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[3]_i_21 
       (.I0(cfg_phy_mem_map_control[143]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(Q[97]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(axi_araddr__0[8]),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[3]_i_22 
       (.I0(\slv_reg_0x10_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x14_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(axi_araddr__0[8]),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_23 
       (.I0(\slv_reg_0x10C_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[158]),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_24 
       (.I0(\slv_reg_0x154_reg_n_0_[3] ),
        .I1(Q[35]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[3] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[17]),
        .O(\axi_rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_25 
       (.I0(\slv_reg_0x144_reg_n_0_[3] ),
        .I1(cfg_phy_mem_map_control[60]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(data42[3]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[33]),
        .O(\axi_rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[3] ),
        .I1(\slv_reg_0x4C_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[3] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[87]),
        .O(\axi_rdata[3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \axi_rdata[3]_i_27 
       (.I0(\slv_reg_0x7C_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(Q[87]),
        .I3(axi_araddr__0[8]),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .O(\axi_rdata[3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_28 
       (.I0(Q[116]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x300_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_ctrl_tx_freq_rst),
        .O(\axi_rdata[3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_29 
       (.I0(\slv_reg_0x30C_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_30 
       (.I0(\slv_reg_0x314_reg_n_0_[3] ),
        .I1(b0_clkdet_tx_tmr[3]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_31 
       (.I0(\slv_reg_0x31C_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[3]),
        .O(\axi_rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_rdata[3]_i_13_n_0 ),
        .I1(\axi_rdata[3]_i_14_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[3]_i_15_n_0 ),
        .I5(\axi_rdata[3]_i_16_n_0 ),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[3]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[3] ),
        .I1(\slv_reg_0x328_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[3]_i_8 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_9 
       (.I0(cfg_phy_mem_map_control[205]),
        .I1(\slv_reg_0x24_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(axi_araddr__0[8]),
        .I4(data35[3]),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[4]_i_11 
       (.I0(Q[54]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[4] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[4]_i_23_n_0 ),
        .O(\axi_rdata[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[4]_i_12 
       (.I0(\axi_rdata[4]_i_24_n_0 ),
        .I1(\axi_rdata[4]_i_25_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \axi_rdata[4]_i_13 
       (.I0(axi_araddr__0[8]),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(cfg_phy_mem_map_control[113]),
        .I3(axi_araddr__0[2]),
        .I4(\slv_reg_0x74_reg_n_0_[4] ),
        .I5(\axi_rdata[4]_i_26_n_0 ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[4]_i_14 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[72]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[174]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_15 
       (.I0(\slv_reg_0x31C_reg_n_0_[4] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x318_reg_n_0_[4] ),
        .I3(axi_araddr__0[8]),
        .I4(b0_clkdet_rx_tmr[4]),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[4]_i_16 
       (.I0(\slv_reg_0x314_reg_n_0_[4] ),
        .I1(b0_clkdet_tx_tmr[4]),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x310_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[4]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(b0_clkdet_ctrl_rx_freq_rst),
        .I5(\slv_reg_0x300_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_18 
       (.I0(\slv_reg_0x30C_reg_n_0_[4] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x308_reg_n_0_[4] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x208_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h55D5FFFF55D50000)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_rdata[4]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[4]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[4]_i_20 
       (.I0(\axi_rdata[4]_i_31_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[4] ),
        .I4(axi_araddr__0[8]),
        .I5(\slv_reg_0x138_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[4]_i_21 
       (.I0(cfg_phy_mem_map_control[240]),
        .I1(\slv_reg_0x2C_reg_n_0_[4] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[248]),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[4]_i_22 
       (.I0(cfg_phy_mem_map_control[206]),
        .I1(\slv_reg_0x24_reg_n_0_[4] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(data35[4]),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_23 
       (.I0(\slv_reg_0x154_reg_n_0_[4] ),
        .I1(Q[36]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[4] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[18]),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_24 
       (.I0(\slv_reg_0x144_reg_n_0_[4] ),
        .I1(cfg_phy_mem_map_control[61]),
        .I2(axi_araddr__0[2]),
        .I3(data42[4]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[34]),
        .O(\axi_rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_25 
       (.I0(\slv_reg_0x14C_reg_n_0_[4] ),
        .I1(\slv_reg_0x4C_reg_n_0_[4] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[4] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[88]),
        .O(\axi_rdata[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \axi_rdata[4]_i_26 
       (.I0(cfg_phy_mem_map_control[125]),
        .I1(axi_araddr__0[2]),
        .I2(Q[88]),
        .I3(axi_araddr__0[8]),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .O(\axi_rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[4]_i_28 
       (.I0(cfg_phy_mem_map_control[144]),
        .I1(axi_araddr__0[2]),
        .I2(Q[104]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(axi_araddr__0[8]),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[4]_i_29 
       (.I0(cfg_phy_mem_map_control[3]),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x14_reg_n_0_[4] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(axi_araddr__0[8]),
        .O(\axi_rdata[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[4]_i_30 
       (.I0(\slv_reg_0x10C_reg_n_0_[4] ),
        .I1(\slv_reg_0xC_reg_n_0_[4] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[159]),
        .O(\axi_rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[4]_i_31 
       (.I0(\slv_reg_0x30_reg_n_0_[4] ),
        .I1(axi_araddr__0[8]),
        .I2(cfg_phy_mem_map_control[232]),
        .I3(axi_araddr__0[2]),
        .I4(\slv_reg_0x134_reg_n_0_[4] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata[4]_i_11_n_0 ),
        .I1(\axi_rdata[4]_i_12_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[4]_i_13_n_0 ),
        .I5(\axi_rdata[4]_i_14_n_0 ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(cfg_phy_mem_map_control[137]),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(axi_araddr__0[8]),
        .I3(\slv_reg_0x330_reg_n_0_[4] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x334_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[4] ),
        .I1(\slv_reg_0x328_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[4] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x320_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFCF0FAF0FCF0)) 
    \axi_rdata[4]_i_8 
       (.I0(\axi_rdata[4]_i_15_n_0 ),
        .I1(\axi_rdata[4]_i_16_n_0 ),
        .I2(\axi_rdata[4]_i_17_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[4]_i_18_n_0 ),
        .O(\axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[5]_i_10 
       (.I0(\slv_reg_0x108_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[5] ),
        .I4(\slv_reg_0x10C_reg_n_0_[5] ),
        .I5(\axi_rdata[20]_i_14_n_0 ),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[5]_i_13 
       (.I0(Q[55]),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I5(\axi_rdata[5]_i_26_n_0 ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hCCFECCCE)) 
    \axi_rdata[5]_i_14 
       (.I0(\axi_rdata[5]_i_27_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[5]_i_28_n_0 ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h55555155FFFFFFFF)) 
    \axi_rdata[5]_i_15 
       (.I0(\axi_rdata[5]_i_29_n_0 ),
        .I1(Q[112]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[5]_i_16 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[73]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(cfg_phy_mem_map_control[175]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[5]_i_17 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[274]),
        .I5(\slv_reg_0x300_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_18 
       (.I0(\slv_reg_0x30C_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_19 
       (.I0(\slv_reg_0x31C_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(b0_clkdet_rx_tmr[5]),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAA2AFFFFAA2A0000)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_rdata[5]_i_6_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_rdata[5]_i_7_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[5]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[5]_i_20 
       (.I0(\slv_reg_0x314_reg_n_0_[5] ),
        .I1(b0_clkdet_tx_tmr[5]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[5]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[233]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[5] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[5]_i_23 
       (.I0(cfg_phy_mem_map_control[4]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x14_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[5]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[5]_i_24 
       (.I0(cfg_phy_mem_map_control[241]),
        .I1(\slv_reg_0x2C_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[249]),
        .O(\axi_rdata[5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[5]_i_25 
       (.I0(cfg_phy_mem_map_control[207]),
        .I1(\slv_reg_0x24_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(data35[5]),
        .O(\axi_rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_26 
       (.I0(\slv_reg_0x154_reg_n_0_[5] ),
        .I1(Q[37]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[19]),
        .O(\axi_rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[5] ),
        .I1(cfg_phy_mem_map_control[62]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(data42[5]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[35]),
        .O(\axi_rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[5] ),
        .I1(\slv_reg_0x4C_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(cfg_phy_mem_map_control[89]),
        .O(\axi_rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00FC000A000C000A)) 
    \axi_rdata[5]_i_29 
       (.I0(cfg_phy_mem_map_control[114]),
        .I1(\slv_reg_0x74_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x7C_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8000000F800)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[5]_i_13_n_0 ),
        .I2(\axi_rdata[5]_i_14_n_0 ),
        .I3(\axi_rdata[16]_i_3_n_0 ),
        .I4(\axi_rdata[5]_i_15_n_0 ),
        .I5(\axi_rdata[5]_i_16_n_0 ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \axi_rdata[5]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFFFFFFFBFFF)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I3(\slv_reg_0x330_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x334_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[5] ),
        .I1(\slv_reg_0x328_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[5]_i_8 
       (.I0(\axi_rdata[5]_i_17_n_0 ),
        .I1(\axi_rdata[5]_i_18_n_0 ),
        .I2(\axi_rdata[5]_i_19_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[5]_i_20_n_0 ),
        .O(\axi_rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAAAABAAA)) 
    \axi_rdata[5]_i_9 
       (.I0(\axi_rdata[5]_i_21_n_0 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(\slv_reg_0x138_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[6]_i_10 
       (.I0(\axi_rdata[6]_i_19_n_0 ),
        .I1(\axi_rdata[6]_i_20_n_0 ),
        .I2(\axi_rdata[6]_i_21_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[6]_i_22_n_0 ),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[6]_i_11 
       (.I0(cfg_phy_mem_map_control[208]),
        .I1(\slv_reg_0x24_reg_n_0_[6] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(data35[6]),
        .O(\axi_rdata[6]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[6]_i_12 
       (.I0(cfg_phy_mem_map_control[242]),
        .I1(\slv_reg_0x2C_reg_n_0_[6] ),
        .I2(axi_araddr__0[2]),
        .I3(axi_araddr__0[8]),
        .I4(cfg_phy_mem_map_control[250]),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[6]_i_14 
       (.I0(axi_araddr__0[2]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[6] ),
        .I3(axi_araddr__0[8]),
        .I4(\slv_reg_0x138_reg_n_0_[6] ),
        .I5(\axi_rdata[6]_i_26_n_0 ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[6]_i_15 
       (.I0(\axi_rdata[6]_i_27_n_0 ),
        .I1(\axi_rdata[6]_i_28_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[6]_i_16 
       (.I0(Q[56]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[6] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[6]_i_29_n_0 ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[6]_i_17 
       (.I0(\slv_reg_0x7C_reg_n_0_[6] ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[307]),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x74_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[6]_i_18 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[74]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[176]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[6]_i_19 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[275]),
        .I5(\slv_reg_0x300_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0B0B0B00FFFFFFFF)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata[23]_i_7_n_0 ),
        .I1(\axi_rdata[6]_i_8_n_0 ),
        .I2(\axi_rdata[6]_i_9_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[6]_i_10_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_20 
       (.I0(\slv_reg_0x30C_reg_n_0_[6] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x308_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_21 
       (.I0(\slv_reg_0x31C_reg_n_0_[6] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x318_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[6]),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[6]_i_22 
       (.I0(\slv_reg_0x314_reg_n_0_[6] ),
        .I1(b0_clkdet_tx_tmr[6]),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[6]_i_23 
       (.I0(\slv_reg_0x108_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[6] ),
        .I4(\slv_reg_0x10C_reg_n_0_[6] ),
        .I5(\axi_rdata[20]_i_14_n_0 ),
        .O(\axi_rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \axi_rdata[6]_i_24 
       (.I0(\axi_rdata[6]_i_30_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[2]_rep__3_n_0 ),
        .I3(cfg_phy_mem_map_control[5]),
        .I4(\axi_rdata[31]_i_20_n_0 ),
        .I5(cfg_phy_mem_map_control[146]),
        .O(\axi_rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[6]_i_26 
       (.I0(\slv_reg_0x30_reg_n_0_[6] ),
        .I1(axi_araddr__0[8]),
        .I2(cfg_phy_mem_map_control[234]),
        .I3(axi_araddr__0[2]),
        .I4(\slv_reg_0x134_reg_n_0_[6] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[6] ),
        .I1(cfg_phy_mem_map_control[63]),
        .I2(axi_araddr__0[2]),
        .I3(data42[6]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[36]),
        .O(\axi_rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[6] ),
        .I1(\slv_reg_0x4C_reg_n_0_[6] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[6] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[90]),
        .O(\axi_rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_29 
       (.I0(\slv_reg_0x154_reg_n_0_[6] ),
        .I1(Q[38]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[6] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[20]),
        .O(\axi_rdata[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \axi_rdata[6]_i_3 
       (.I0(axi_araddr),
        .I1(axi_araddr__0[5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_rdata[6]_i_11_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[6]_i_12_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \axi_rdata[6]_i_30 
       (.I0(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_rdata[6]_i_4 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE0A0E0A00000E000)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[6]_i_15_n_0 ),
        .I1(\axi_rdata[6]_i_16_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[6]_i_17_n_0 ),
        .I5(\axi_rdata[6]_i_18_n_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[6]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_8 
       (.I0(\slv_reg_0x32C_reg_n_0_[6] ),
        .I1(\slv_reg_0x328_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[6] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x320_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[6]_i_9 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[6] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x334_reg_n_0_[6] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2222222200022202)) 
    \axi_rdata[7]_i_10 
       (.I0(\axi_rdata[27]_i_11_n_0 ),
        .I1(\axi_rdata[7]_i_21_n_0 ),
        .I2(\slv_reg_0x138_reg_n_0_[7] ),
        .I3(\axi_rdata[16]_i_25_n_0 ),
        .I4(\slv_reg_0x38_reg_n_0_[7] ),
        .I5(\axi_rdata[16]_i_26_n_0 ),
        .O(\axi_rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[7]_i_12 
       (.I0(Q[57]),
        .I1(axi_araddr__0[8]),
        .I2(\slv_reg_0x158_reg_n_0_[7] ),
        .I3(axi_araddr__0[2]),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[7]_i_26_n_0 ),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \axi_rdata[7]_i_13 
       (.I0(\axi_rdata[7]_i_27_n_0 ),
        .I1(\axi_rdata[7]_i_28_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(axi_araddr__0[5]),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[7]_i_14 
       (.I0(\slv_reg_0x7C_reg_n_0_[7] ),
        .I1(axi_araddr__0[8]),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[7] ),
        .I4(axi_araddr__0[2]),
        .I5(\slv_reg_0x74_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \axi_rdata[7]_i_15 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .I2(Q[75]),
        .I3(axi_araddr__0[2]),
        .I4(cfg_phy_mem_map_control[177]),
        .I5(axi_araddr__0[5]),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \axi_rdata[7]_i_16 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(axi_araddr__0[2]),
        .I3(cfg_phy_mem_map_control[276]),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I5(\slv_reg_0x300_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[7]_i_17 
       (.I0(\slv_reg_0x314_reg_n_0_[7] ),
        .I1(b0_clkdet_tx_tmr[7]),
        .I2(axi_araddr__0[2]),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_18 
       (.I0(\slv_reg_0x31C_reg_n_0_[7] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x318_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[7]),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_19 
       (.I0(\slv_reg_0x30C_reg_n_0_[7] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x308_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \axi_rdata[7]_i_20 
       (.I0(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I1(\slv_reg_0x328_reg_n_0_[7] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x32C_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[7]_i_29_n_0 ),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[7]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(cfg_phy_mem_map_control[235]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[7] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[7]_i_22 
       (.I0(\slv_reg_0x10C_reg_n_0_[7] ),
        .I1(\slv_reg_0xC_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\slv_reg_0x108_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \axi_rdata[7]_i_23 
       (.I0(\slv_reg_0x10_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x14_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0C00000800000008)) 
    \axi_rdata[7]_i_24 
       (.I0(cfg_phy_mem_map_control[304]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(imr_reg[7]),
        .O(\axi_rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_26 
       (.I0(\slv_reg_0x154_reg_n_0_[7] ),
        .I1(Q[39]),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x150_reg_n_0_[7] ),
        .I4(axi_araddr__0[8]),
        .I5(Q[21]),
        .O(\axi_rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[7] ),
        .I1(cfg_phy_mem_map_control[64]),
        .I2(axi_araddr__0[2]),
        .I3(data42[7]),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[37]),
        .O(\axi_rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_28 
       (.I0(\slv_reg_0x14C_reg_n_0_[7] ),
        .I1(\slv_reg_0x4C_reg_n_0_[7] ),
        .I2(axi_araddr__0[2]),
        .I3(\slv_reg_0x148_reg_n_0_[7] ),
        .I4(axi_araddr__0[8]),
        .I5(cfg_phy_mem_map_control[91]),
        .O(\axi_rdata[7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4F7F)) 
    \axi_rdata[7]_i_29 
       (.I0(\slv_reg_0x324_reg_n_0_[7] ),
        .I1(axi_araddr__0[2]),
        .I2(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I3(\slv_reg_0x320_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hE0C0E0C00000E000)) 
    \axi_rdata[7]_i_4 
       (.I0(\axi_rdata[7]_i_12_n_0 ),
        .I1(\axi_rdata[7]_i_13_n_0 ),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[7]_i_14_n_0 ),
        .I5(\axi_rdata[7]_i_15_n_0 ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[7]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x80_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I4(axi_araddr__0[8]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFFAAFAEEAAAA)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[7]_i_16_n_0 ),
        .I1(\axi_rdata[7]_i_17_n_0 ),
        .I2(\axi_rdata[7]_i_18_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(axi_araddr__0[4]),
        .I5(\axi_rdata[7]_i_19_n_0 ),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800FFFF)) 
    \axi_rdata[7]_i_7 
       (.I0(\slv_reg_0x334_reg_n_0_[7] ),
        .I1(axi_araddr__0[2]),
        .I2(\slv_reg_0x330_reg_n_0_[7] ),
        .I3(\axi_rdata[31]_i_27_n_0 ),
        .I4(\axi_rdata[7]_i_20_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF5DDFF55F5DD5555)) 
    \axi_rdata[7]_i_8 
       (.I0(\axi_araddr_reg[3]_rep__2_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[7] ),
        .I2(cfg_phy_mem_map_control[243]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(cfg_phy_mem_map_control[251]),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h530F53FF00000000)) 
    \axi_rdata[7]_i_9 
       (.I0(cfg_phy_mem_map_control[209]),
        .I1(cfg_phy_mem_map_control[201]),
        .I2(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(data35[7]),
        .I5(\axi_rdata[27]_i_11_n_0 ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .I2(\axi_rdata[8]_i_4_n_0 ),
        .I3(\axi_rdata[16]_i_3_n_0 ),
        .I4(\axi_rdata[8]_i_5_n_0 ),
        .I5(\axi_rdata[8]_i_6_n_0 ),
        .O(reg_data_out__0[8]));
  LUT6 #(
    .INIT(64'h00000000CFDFFFDF)) 
    \axi_rdata[8]_i_10 
       (.I0(cfg_phy_mem_map_control[24]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[8] ),
        .I5(\axi_rdata[8]_i_21_n_0 ),
        .O(\axi_rdata[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hC5CFC5C0C5CFC5CF)) 
    \axi_rdata[8]_i_11 
       (.I0(\axi_rdata[8]_i_22_n_0 ),
        .I1(\axi_rdata[8]_i_23_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_rdata[8]_i_24_n_0 ),
        .I5(\slv_reg_0x100_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_13 
       (.I0(\slv_reg_0x14C_reg_n_0_[8] ),
        .I1(\slv_reg_0x4C_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(cfg_phy_mem_map_control[92]),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_14 
       (.I0(\slv_reg_0x144_reg_n_0_[8] ),
        .I1(cfg_phy_mem_map_control[65]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[38]),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[8]_i_15 
       (.I0(Q[58]),
        .I1(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\axi_rdata[8]_i_27_n_0 ),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF470000FFFFFFFF)) 
    \axi_rdata[8]_i_16 
       (.I0(\slv_reg_0x74_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x70_reg_n_0_[8] ),
        .I3(\axi_rdata[31]_i_16_n_0 ),
        .I4(\axi_rdata[8]_i_28_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[8]_i_17 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[277]),
        .I5(\slv_reg_0x300_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_18 
       (.I0(\slv_reg_0x30C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_19 
       (.I0(\slv_reg_0x31C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[8]),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0B0B0B00FFFFFFFF)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_rdata[23]_i_7_n_0 ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .I2(\axi_rdata[8]_i_8_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_rdata[8]_i_9_n_0 ),
        .I5(\axi_rdata[26]_i_4_n_0 ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[8]_i_20 
       (.I0(\slv_reg_0x314_reg_n_0_[8] ),
        .I1(b0_clkdet_tx_tmr[8]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[8]_i_21 
       (.I0(\slv_reg_0x30_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[8] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[8]_i_22 
       (.I0(\slv_reg_0x10C_reg_n_0_[8] ),
        .I1(\slv_reg_0xC_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(cfg_phy_mem_map_control[160]),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[8]_i_23 
       (.I0(\slv_reg_0x1C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[6]),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[8]_i_24 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_25 
       (.I0(\slv_reg_0x12C_reg_n_0_[8] ),
        .I1(\slv_reg_0x2C_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x128_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[10]),
        .O(\axi_rdata[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_26 
       (.I0(cfg_phy_mem_map_control[210]),
        .I1(\slv_reg_0x24_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_mmcm_txusrclk_config_done_sticky),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[4]),
        .O(\axi_rdata[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_27 
       (.I0(\slv_reg_0x154_reg_n_0_[8] ),
        .I1(Q[40]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I5(Q[22]),
        .O(\axi_rdata[8]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFF47FFFF)) 
    \axi_rdata[8]_i_28 
       (.I0(\slv_reg_0x7C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(Q[89]),
        .I3(\axi_araddr_reg[8]_rep__3_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF004747)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata[8]_i_10_n_0 ),
        .I1(\axi_rdata[27]_i_11_n_0 ),
        .I2(\axi_rdata[8]_i_11_n_0 ),
        .I3(\axi_rdata_reg[8]_i_12_n_0 ),
        .I4(\axi_rdata[6]_i_4_n_0 ),
        .I5(axi_araddr),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFBEAFBEA)) 
    \axi_rdata[8]_i_4 
       (.I0(axi_araddr__0[5]),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_rdata[8]_i_13_n_0 ),
        .I3(\axi_rdata[8]_i_14_n_0 ),
        .I4(\axi_rdata[8]_i_15_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800088808)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata[8]_i_16_n_0 ),
        .I1(axi_araddr__0[5]),
        .I2(cfg_phy_mem_map_control[178]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(Q[76]),
        .I5(\axi_rdata[16]_i_12_n_0 ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__3_n_0 ),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(\slv_reg_0x32C_reg_n_0_[8] ),
        .I1(\slv_reg_0x328_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[8]_i_8 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x334_reg_n_0_[8] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[8]_i_9 
       (.I0(\axi_rdata[8]_i_17_n_0 ),
        .I1(\axi_rdata[8]_i_18_n_0 ),
        .I2(\axi_rdata[8]_i_19_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[8]_i_20_n_0 ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_4_n_0 ),
        .I2(axi_araddr),
        .I3(\axi_rdata[9]_i_3_n_0 ),
        .I4(\axi_rdata[9]_i_4_n_0 ),
        .I5(\axi_rdata[9]_i_5_n_0 ),
        .O(reg_data_out__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_10 
       (.I0(\slv_reg_0x12C_reg_n_0_[9] ),
        .I1(\slv_reg_0x2C_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x128_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[11]),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44400040)) 
    \axi_rdata[9]_i_11 
       (.I0(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(cfg_phy_mem_map_control[25]),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[9] ),
        .I5(\axi_rdata[9]_i_20_n_0 ),
        .O(\axi_rdata[9]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \axi_rdata[9]_i_12 
       (.I0(\axi_rdata[9]_i_21_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_rdata[9]_i_22_n_0 ),
        .I3(\axi_rdata[9]_i_23_n_0 ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_13 
       (.I0(\axi_rdata[9]_i_24_n_0 ),
        .I1(\axi_rdata[9]_i_25_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_rdata[9]_i_26_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .I5(\axi_rdata[9]_i_27_n_0 ),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCFCFFDFDFFCFF)) 
    \axi_rdata[9]_i_14 
       (.I0(\slv_reg_0x7C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x74_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \axi_rdata[9]_i_15 
       (.I0(cfg_phy_mem_map_control[179]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(Q[77]),
        .I3(\axi_araddr_reg[3]_rep_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000010000)) 
    \axi_rdata[9]_i_16 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(cfg_phy_mem_map_control[278]),
        .I5(\slv_reg_0x300_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_17 
       (.I0(\slv_reg_0x30C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x308_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x208_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_18 
       (.I0(\slv_reg_0x31C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x318_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(b0_clkdet_rx_tmr[9]),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[9]_i_19 
       (.I0(\slv_reg_0x314_reg_n_0_[9] ),
        .I1(b0_clkdet_tx_tmr[9]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__2_n_0 ),
        .I4(\slv_reg_0x310_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3322032233223322)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_rdata[9]_i_6_n_0 ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .I2(\axi_rdata[9]_i_8_n_0 ),
        .I3(axi_araddr__0[5]),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[8]_rep__2_n_0 ),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[9]_i_20 
       (.I0(\slv_reg_0x30_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\slv_reg_0x130_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0x134_reg_n_0_[9] ),
        .I5(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h2323030020200300)) 
    \axi_rdata[9]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(cfg_phy_mem_map_control[7]),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x14_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    \axi_rdata[9]_i_22 
       (.I0(\slv_reg_0x100_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(Q[98]),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \axi_rdata[9]_i_23 
       (.I0(cfg_phy_mem_map_control[161]),
        .I1(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[9] ),
        .I4(\slv_reg_0x10C_reg_n_0_[9] ),
        .I5(\axi_araddr_reg[3]_rep_n_0 ),
        .O(\axi_rdata[9]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[9]_i_24 
       (.I0(Q[59]),
        .I1(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I2(\slv_reg_0x158_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_25 
       (.I0(\slv_reg_0x154_reg_n_0_[9] ),
        .I1(Q[41]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x150_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(Q[23]),
        .O(\axi_rdata[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_26 
       (.I0(\slv_reg_0x14C_reg_n_0_[9] ),
        .I1(\slv_reg_0x4C_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x148_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .I5(\slv_reg_0x48_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_27 
       (.I0(\slv_reg_0x144_reg_n_0_[9] ),
        .I1(\slv_reg_0x44_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x40_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[8]_rep__1_n_0 ),
        .O(\axi_rdata[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_rdata[9]_i_9_n_0 ),
        .I1(\axi_rdata[9]_i_10_n_0 ),
        .I2(\axi_rdata[6]_i_4_n_0 ),
        .I3(\axi_rdata[9]_i_11_n_0 ),
        .I4(\axi_rdata[27]_i_11_n_0 ),
        .I5(\axi_rdata[9]_i_12_n_0 ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC888800C08888)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_rdata[9]_i_13_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_rdata[9]_i_14_n_0 ),
        .I4(axi_araddr__0[5]),
        .I5(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \axi_rdata[9]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[8]_rep__2_n_0 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0500115505551155)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .I2(\axi_rdata[9]_i_18_n_0 ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[9]_i_19_n_0 ),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000FFFFFFFF)) 
    \axi_rdata[9]_i_7 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0x330_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x334_reg_n_0_[9] ),
        .I4(axi_araddr__0[5]),
        .I5(axi_araddr),
        .O(\axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_8 
       (.I0(\slv_reg_0x32C_reg_n_0_[9] ),
        .I1(\slv_reg_0x328_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x324_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg_0x320_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_9 
       (.I0(cfg_phy_mem_map_control[211]),
        .I1(\slv_reg_0x24_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(Q[108]),
        .I4(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I5(Q[5]),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[0]),
        .Q(vid_phy_axi4lite_rdata[0]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[0]_i_10 
       (.I0(\axi_rdata[0]_i_23_n_0 ),
        .I1(\axi_rdata[0]_i_24_n_0 ),
        .O(\axi_rdata_reg[0]_i_10_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_6 
       (.I0(\axi_rdata[0]_i_18_n_0 ),
        .I1(\axi_rdata[0]_i_19_n_0 ),
        .O(\axi_rdata_reg[0]_i_6_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_7 
       (.I0(\axi_rdata[0]_i_20_n_0 ),
        .I1(\axi_rdata[0]_i_21_n_0 ),
        .O(\axi_rdata_reg[0]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[10]),
        .Q(vid_phy_axi4lite_rdata[10]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[11]),
        .Q(vid_phy_axi4lite_rdata[11]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[11]_i_9 
       (.I0(\axi_rdata[11]_i_22_n_0 ),
        .I1(\axi_rdata[11]_i_23_n_0 ),
        .O(\axi_rdata_reg[11]_i_9_n_0 ),
        .S(axi_araddr__0[3]));
  FDRE \axi_rdata_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[12]),
        .Q(vid_phy_axi4lite_rdata[12]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[12]_i_7 
       (.I0(\axi_rdata[12]_i_19_n_0 ),
        .I1(\axi_rdata[12]_i_20_n_0 ),
        .O(\axi_rdata_reg[12]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[13]),
        .Q(vid_phy_axi4lite_rdata[13]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[13]_i_7 
       (.I0(\axi_rdata[13]_i_19_n_0 ),
        .I1(\axi_rdata[13]_i_20_n_0 ),
        .O(\axi_rdata_reg[13]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[14]),
        .Q(vid_phy_axi4lite_rdata[14]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[14]_i_9 
       (.I0(\axi_rdata[14]_i_22_n_0 ),
        .I1(\axi_rdata[14]_i_23_n_0 ),
        .O(\axi_rdata_reg[14]_i_9_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[15]),
        .Q(vid_phy_axi4lite_rdata[15]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out),
        .Q(vid_phy_axi4lite_rdata[16]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[16]_i_13 
       (.I0(\axi_rdata[16]_i_22_n_0 ),
        .I1(\axi_rdata[16]_i_23_n_0 ),
        .O(\axi_rdata_reg[16]_i_13_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_19 
       (.I0(\axi_rdata[16]_i_33_n_0 ),
        .I1(\axi_rdata[16]_i_34_n_0 ),
        .O(\axi_rdata_reg[16]_i_19_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[17]),
        .Q(vid_phy_axi4lite_rdata[17]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[18]),
        .Q(vid_phy_axi4lite_rdata[18]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[19]),
        .Q(vid_phy_axi4lite_rdata[19]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[19]_i_7 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[19]_i_19_n_0 ),
        .O(\axi_rdata_reg[19]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[1]),
        .Q(vid_phy_axi4lite_rdata[1]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[1]_i_10 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\axi_rdata[1]_i_20_n_0 ),
        .O(\axi_rdata_reg[1]_i_10_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[1]_i_15 
       (.I0(\axi_rdata[1]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_25_n_0 ),
        .O(\axi_rdata_reg[1]_i_15_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF7 \axi_rdata_reg[1]_i_16 
       (.I0(\axi_rdata[1]_i_26_n_0 ),
        .I1(\axi_rdata[1]_i_27_n_0 ),
        .O(\axi_rdata_reg[1]_i_16_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF8 \axi_rdata_reg[1]_i_6 
       (.I0(\axi_rdata_reg[1]_i_15_n_0 ),
        .I1(\axi_rdata_reg[1]_i_16_n_0 ),
        .O(\axi_rdata_reg[1]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[20]),
        .Q(vid_phy_axi4lite_rdata[20]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[20]_i_13 
       (.I0(\axi_rdata[20]_i_25_n_0 ),
        .I1(\axi_rdata[20]_i_26_n_0 ),
        .O(\axi_rdata_reg[20]_i_13_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_6 
       (.I0(\axi_rdata[20]_i_19_n_0 ),
        .I1(\axi_rdata[20]_i_20_n_0 ),
        .O(\axi_rdata_reg[20]_i_6_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[21]),
        .Q(vid_phy_axi4lite_rdata[21]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[21]_i_7 
       (.I0(\axi_rdata[21]_i_19_n_0 ),
        .I1(\axi_rdata[21]_i_20_n_0 ),
        .O(\axi_rdata_reg[21]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[22]),
        .Q(vid_phy_axi4lite_rdata[22]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[23]),
        .Q(vid_phy_axi4lite_rdata[23]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[24]),
        .Q(vid_phy_axi4lite_rdata[24]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[24]_i_10 
       (.I0(\axi_rdata[24]_i_19_n_0 ),
        .I1(\axi_rdata[24]_i_20_n_0 ),
        .O(\axi_rdata_reg[24]_i_10_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF8 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata_reg[24]_i_9_n_0 ),
        .I1(\axi_rdata_reg[24]_i_10_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(\axi_rdata[6]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_5 
       (.I0(\axi_rdata[24]_i_13_n_0 ),
        .I1(\axi_rdata[24]_i_14_n_0 ),
        .O(\axi_rdata_reg[24]_i_5_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_9 
       (.I0(\axi_rdata[24]_i_17_n_0 ),
        .I1(\axi_rdata[24]_i_18_n_0 ),
        .O(\axi_rdata_reg[24]_i_9_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[25]),
        .Q(vid_phy_axi4lite_rdata[25]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[25]_i_6 
       (.I0(\axi_rdata[25]_i_17_n_0 ),
        .I1(\axi_rdata[25]_i_18_n_0 ),
        .O(\axi_rdata_reg[25]_i_6_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[26]),
        .Q(vid_phy_axi4lite_rdata[26]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[26]_i_7 
       (.I0(\axi_rdata[26]_i_19_n_0 ),
        .I1(\axi_rdata[26]_i_20_n_0 ),
        .O(\axi_rdata_reg[26]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[27]),
        .Q(vid_phy_axi4lite_rdata[27]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[27]_i_8 
       (.I0(\axi_rdata[27]_i_21_n_0 ),
        .I1(\axi_rdata[27]_i_22_n_0 ),
        .O(\axi_rdata_reg[27]_i_8_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_9 
       (.I0(\axi_rdata[27]_i_23_n_0 ),
        .I1(\axi_rdata[27]_i_24_n_0 ),
        .O(\axi_rdata_reg[27]_i_9_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[28]),
        .Q(vid_phy_axi4lite_rdata[28]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[28]_i_10 
       (.I0(\axi_rdata[28]_i_19_n_0 ),
        .I1(\axi_rdata[28]_i_20_n_0 ),
        .O(\axi_rdata_reg[28]_i_10_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF8 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata_reg[28]_i_9_n_0 ),
        .I1(\axi_rdata_reg[28]_i_10_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(\axi_rdata[6]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_7 
       (.I0(\axi_rdata[28]_i_14_n_0 ),
        .I1(\axi_rdata[28]_i_15_n_0 ),
        .O(\axi_rdata_reg[28]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_9 
       (.I0(\axi_rdata[28]_i_17_n_0 ),
        .I1(\axi_rdata[28]_i_18_n_0 ),
        .O(\axi_rdata_reg[28]_i_9_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[29]),
        .Q(vid_phy_axi4lite_rdata[29]),
        .R(p_0_in));
  MUXF8 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata_reg[29]_i_8_n_0 ),
        .I1(\axi_rdata_reg[29]_i_9_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(\axi_rdata[6]_i_4_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_8 
       (.I0(\axi_rdata[29]_i_16_n_0 ),
        .I1(\axi_rdata[29]_i_17_n_0 ),
        .O(\axi_rdata_reg[29]_i_8_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_9 
       (.I0(\axi_rdata[29]_i_18_n_0 ),
        .I1(\axi_rdata[29]_i_19_n_0 ),
        .O(\axi_rdata_reg[29]_i_9_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[2]),
        .Q(vid_phy_axi4lite_rdata[2]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[2]_i_11 
       (.I0(\axi_rdata[2]_i_23_n_0 ),
        .I1(\axi_rdata[2]_i_24_n_0 ),
        .O(\axi_rdata_reg[2]_i_11_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  MUXF7 \axi_rdata_reg[2]_i_6 
       (.I0(\axi_rdata[2]_i_16_n_0 ),
        .I1(\axi_rdata[2]_i_17_n_0 ),
        .O(\axi_rdata_reg[2]_i_6_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  MUXF7 \axi_rdata_reg[2]_i_7 
       (.I0(\axi_rdata[2]_i_18_n_0 ),
        .I1(\axi_rdata[2]_i_19_n_0 ),
        .O(\axi_rdata_reg[2]_i_7_n_0 ),
        .S(\axi_araddr_reg[3]_rep__1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[30]),
        .Q(vid_phy_axi4lite_rdata[30]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[30]_i_18 
       (.I0(\axi_rdata[30]_i_25_n_0 ),
        .I1(\axi_rdata[30]_i_26_n_0 ),
        .O(\axi_rdata_reg[30]_i_18_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_21 
       (.I0(\axi_rdata[30]_i_29_n_0 ),
        .I1(\axi_rdata[30]_i_30_n_0 ),
        .O(\axi_rdata_reg[30]_i_21_n_0 ),
        .S(\axi_araddr_reg[3]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_5 
       (.I0(\axi_rdata[30]_i_10_n_0 ),
        .I1(\axi_rdata[30]_i_11_n_0 ),
        .O(\axi_rdata_reg[30]_i_5_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[31]),
        .Q(vid_phy_axi4lite_rdata[31]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[3]),
        .Q(vid_phy_axi4lite_rdata[3]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[3]_i_17 
       (.I0(\axi_rdata[3]_i_28_n_0 ),
        .I1(\axi_rdata[3]_i_29_n_0 ),
        .O(\axi_rdata_reg[3]_i_17_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF7 \axi_rdata_reg[3]_i_18 
       (.I0(\axi_rdata[3]_i_30_n_0 ),
        .I1(\axi_rdata[3]_i_31_n_0 ),
        .O(\axi_rdata_reg[3]_i_18_n_0 ),
        .S(\axi_araddr_reg[3]_rep__2_n_0 ));
  MUXF8 \axi_rdata_reg[3]_i_6 
       (.I0(\axi_rdata_reg[3]_i_17_n_0 ),
        .I1(\axi_rdata_reg[3]_i_18_n_0 ),
        .O(\axi_rdata_reg[3]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[4]),
        .Q(vid_phy_axi4lite_rdata[4]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[4]_i_10 
       (.I0(\axi_rdata[4]_i_21_n_0 ),
        .I1(\axi_rdata[4]_i_22_n_0 ),
        .O(\axi_rdata_reg[4]_i_10_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[5]),
        .Q(vid_phy_axi4lite_rdata[5]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[5]_i_12 
       (.I0(\axi_rdata[5]_i_24_n_0 ),
        .I1(\axi_rdata[5]_i_25_n_0 ),
        .O(\axi_rdata_reg[5]_i_12_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[6]),
        .Q(vid_phy_axi4lite_rdata[6]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[7]),
        .Q(vid_phy_axi4lite_rdata[7]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_6_n_0 ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(axi_araddr__0[5]));
  FDRE \axi_rdata_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[8]),
        .Q(vid_phy_axi4lite_rdata[8]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[8]_i_12 
       (.I0(\axi_rdata[8]_i_25_n_0 ),
        .I1(\axi_rdata[8]_i_26_n_0 ),
        .O(\axi_rdata_reg[8]_i_12_n_0 ),
        .S(\axi_rdata[27]_i_11_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[9]),
        .Q(vid_phy_axi4lite_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h55C0)) 
    axi_rvalid_i_1
       (.I0(vid_phy_axi4lite_rready),
        .I1(vid_phy_axi4lite_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(vid_phy_axi4lite_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_rvalid),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(aw_en_reg_n_0),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cfg_phy_mem_map_control_b0[948]_i_1 
       (.I0(\slv_reg_0xC_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(\slv_reg_0xC_reg_n_0_[0] ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .O(cfg_phy_mem_map_status));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cfg_phy_mem_map_status[265]_i_1 
       (.I0(\slv_reg_0xC_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(\slv_reg_0xC_reg_n_0_[0] ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .I5(D),
        .O(\cfg_phy_mem_map_status_reg[265] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cfg_phy_mem_map_status[297]_i_1 
       (.I0(\slv_reg_0xC_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(\slv_reg_0xC_reg_n_0_[0] ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .I5(clk_rx_freq_lock),
        .O(\cfg_phy_mem_map_status_reg[297] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cfg_phy_mem_map_status[329]_i_1 
       (.I0(\slv_reg_0xC_reg_n_0_[3] ),
        .I1(\slv_reg_0xC_reg_n_0_[1] ),
        .I2(\slv_reg_0xC_reg_n_0_[0] ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0xC_reg_n_0_[2] ),
        .I5(clk_dru_freq_lock_reg),
        .O(\cfg_phy_mem_map_status_reg[329] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_rx_flt_b[35]_i_1 
       (.I0(\cfg_phy_mem_map_control_b0_reg[604] [0]),
        .I1(b0_clkdet_ctrl_run),
        .O(\clk_rx_flt_b_reg[35] ));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_freq_lock_i_6
       (.I0(cfg_phy_mem_map_control[281]),
        .I1(\clk_rx_flt_lock_cnt_reg[7] [7]),
        .I2(cfg_phy_mem_map_control[280]),
        .I3(\clk_rx_flt_lock_cnt_reg[7] [6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_freq_lock_i_7
       (.I0(cfg_phy_mem_map_control[279]),
        .I1(\clk_rx_flt_lock_cnt_reg[7] [5]),
        .I2(cfg_phy_mem_map_control[278]),
        .I3(\clk_rx_flt_lock_cnt_reg[7] [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_freq_lock_i_8
       (.I0(cfg_phy_mem_map_control[277]),
        .I1(\clk_rx_flt_lock_cnt_reg[7] [3]),
        .I2(cfg_phy_mem_map_control[276]),
        .I3(\clk_rx_flt_lock_cnt_reg[7] [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_freq_lock_i_9
       (.I0(cfg_phy_mem_map_control[275]),
        .I1(\clk_rx_flt_lock_cnt_reg[7] [1]),
        .I2(cfg_phy_mem_map_control[274]),
        .I3(\clk_rx_flt_lock_cnt_reg[7] [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hA300)) 
    \clk_rx_tmr[0]_i_1 
       (.I0(b0_clkdet_rx_tmr[0]),
        .I1(\clk_rx_tmr_reg[0] ),
        .I2(b0_clkdet_rx_tmr_ld),
        .I3(b0_clkdet_ctrl_run),
        .O(\clk_rx_tmr_reg[31]_1 [0]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[10]_i_1 
       (.I0(b0_clkdet_rx_tmr[10]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[9]),
        .O(\clk_rx_tmr_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[11]_i_1 
       (.I0(b0_clkdet_rx_tmr[11]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[10]),
        .O(\clk_rx_tmr_reg[31]_1 [11]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[12]_i_1 
       (.I0(b0_clkdet_rx_tmr[12]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[11]),
        .O(\clk_rx_tmr_reg[31]_1 [12]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[13]_i_1 
       (.I0(b0_clkdet_rx_tmr[13]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[12]),
        .O(\clk_rx_tmr_reg[31]_1 [13]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[14]_i_1 
       (.I0(b0_clkdet_rx_tmr[14]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[13]),
        .O(\clk_rx_tmr_reg[31]_1 [14]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[15]_i_1 
       (.I0(b0_clkdet_rx_tmr[15]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[14]),
        .O(\clk_rx_tmr_reg[31]_1 [15]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[16]_i_1 
       (.I0(b0_clkdet_rx_tmr[16]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[15]),
        .O(\clk_rx_tmr_reg[31]_1 [16]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[17]_i_1 
       (.I0(b0_clkdet_rx_tmr[17]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[16]),
        .O(\clk_rx_tmr_reg[31]_1 [17]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[18]_i_1 
       (.I0(b0_clkdet_rx_tmr[18]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[17]),
        .O(\clk_rx_tmr_reg[31]_1 [18]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[19]_i_1 
       (.I0(b0_clkdet_rx_tmr[19]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[18]),
        .O(\clk_rx_tmr_reg[31]_1 [19]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[1]_i_1 
       (.I0(b0_clkdet_rx_tmr[1]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[0]),
        .O(\clk_rx_tmr_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[20]_i_1 
       (.I0(b0_clkdet_rx_tmr[20]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[19]),
        .O(\clk_rx_tmr_reg[31]_1 [20]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[21]_i_1 
       (.I0(b0_clkdet_rx_tmr[21]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[20]),
        .O(\clk_rx_tmr_reg[31]_1 [21]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[22]_i_1 
       (.I0(b0_clkdet_rx_tmr[22]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[21]),
        .O(\clk_rx_tmr_reg[31]_1 [22]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[23]_i_1 
       (.I0(b0_clkdet_rx_tmr[23]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[22]),
        .O(\clk_rx_tmr_reg[31]_1 [23]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[24]_i_1 
       (.I0(b0_clkdet_rx_tmr[24]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[23]),
        .O(\clk_rx_tmr_reg[31]_1 [24]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[25]_i_1 
       (.I0(b0_clkdet_rx_tmr[25]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[24]),
        .O(\clk_rx_tmr_reg[31]_1 [25]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[26]_i_1 
       (.I0(b0_clkdet_rx_tmr[26]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[25]),
        .O(\clk_rx_tmr_reg[31]_1 [26]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[27]_i_1 
       (.I0(b0_clkdet_rx_tmr[27]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[26]),
        .O(\clk_rx_tmr_reg[31]_1 [27]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[28]_i_1 
       (.I0(b0_clkdet_rx_tmr[28]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[27]),
        .O(\clk_rx_tmr_reg[31]_1 [28]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[29]_i_1 
       (.I0(b0_clkdet_rx_tmr[29]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[28]),
        .O(\clk_rx_tmr_reg[31]_1 [29]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[2]_i_1 
       (.I0(b0_clkdet_rx_tmr[2]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[1]),
        .O(\clk_rx_tmr_reg[31]_1 [2]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[30]_i_1 
       (.I0(b0_clkdet_rx_tmr[30]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[29]),
        .O(\clk_rx_tmr_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_rx_tmr[31]_i_1 
       (.I0(b0_clkdet_ctrl_run),
        .I1(cfg_phy_mem_map_control[273]),
        .O(\clk_rx_tmr_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \clk_rx_tmr[31]_i_2 
       (.I0(b0_clkdet_ctrl_run),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(clk_rx_tmr_end),
        .O(\clk_rx_tmr_reg[31] ));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[31]_i_3 
       (.I0(b0_clkdet_rx_tmr[31]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[30]),
        .O(\clk_rx_tmr_reg[31]_1 [31]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[3]_i_1 
       (.I0(b0_clkdet_rx_tmr[3]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[2]),
        .O(\clk_rx_tmr_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[4]_i_1 
       (.I0(b0_clkdet_rx_tmr[4]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[3]),
        .O(\clk_rx_tmr_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[5]_i_1 
       (.I0(b0_clkdet_rx_tmr[5]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[4]),
        .O(\clk_rx_tmr_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[6]_i_1 
       (.I0(b0_clkdet_rx_tmr[6]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[5]),
        .O(\clk_rx_tmr_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[7]_i_1 
       (.I0(b0_clkdet_rx_tmr[7]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[6]),
        .O(\clk_rx_tmr_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[8]_i_1 
       (.I0(b0_clkdet_rx_tmr[8]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[7]),
        .O(\clk_rx_tmr_reg[31]_1 [8]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_rx_tmr[9]_i_1 
       (.I0(b0_clkdet_rx_tmr[9]),
        .I1(b0_clkdet_rx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_rx_tmr0[8]),
        .O(\clk_rx_tmr_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    clk_rx_tmr_evt_i_2
       (.I0(wr_en_2_isr),
        .I1(p_0_in19_in),
        .O(b0_clkdet_rx_tmr_evt_clr));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clk_sm_cur[2]_i_1 
       (.I0(b0_clkdet_ctrl_run),
        .O(\clk_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_tx_freq[28]_i_1 
       (.I0(\cfg_phy_mem_map_control_b0_reg[604] [1]),
        .I1(b0_clkdet_ctrl_run),
        .O(clk_tx_freq_lock_reg));
  LUT4 #(
    .INIT(16'hA300)) 
    \clk_tx_tmr[0]_i_1 
       (.I0(b0_clkdet_tx_tmr[0]),
        .I1(\clk_tx_tmr_reg[0] ),
        .I2(b0_clkdet_tx_tmr_ld),
        .I3(b0_clkdet_ctrl_run),
        .O(\clk_tx_tmr_reg[31] [0]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[10]_i_1 
       (.I0(b0_clkdet_tx_tmr[10]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[9]),
        .O(\clk_tx_tmr_reg[31] [10]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[11]_i_1 
       (.I0(b0_clkdet_tx_tmr[11]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[10]),
        .O(\clk_tx_tmr_reg[31] [11]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[12]_i_1 
       (.I0(b0_clkdet_tx_tmr[12]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[11]),
        .O(\clk_tx_tmr_reg[31] [12]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[13]_i_1 
       (.I0(b0_clkdet_tx_tmr[13]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[12]),
        .O(\clk_tx_tmr_reg[31] [13]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[14]_i_1 
       (.I0(b0_clkdet_tx_tmr[14]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[13]),
        .O(\clk_tx_tmr_reg[31] [14]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[15]_i_1 
       (.I0(b0_clkdet_tx_tmr[15]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[14]),
        .O(\clk_tx_tmr_reg[31] [15]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[16]_i_1 
       (.I0(b0_clkdet_tx_tmr[16]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[15]),
        .O(\clk_tx_tmr_reg[31] [16]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[17]_i_1 
       (.I0(b0_clkdet_tx_tmr[17]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[16]),
        .O(\clk_tx_tmr_reg[31] [17]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[18]_i_1 
       (.I0(b0_clkdet_tx_tmr[18]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[17]),
        .O(\clk_tx_tmr_reg[31] [18]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[19]_i_1 
       (.I0(b0_clkdet_tx_tmr[19]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[18]),
        .O(\clk_tx_tmr_reg[31] [19]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[1]_i_1 
       (.I0(b0_clkdet_tx_tmr[1]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[0]),
        .O(\clk_tx_tmr_reg[31] [1]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[20]_i_1 
       (.I0(b0_clkdet_tx_tmr[20]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[19]),
        .O(\clk_tx_tmr_reg[31] [20]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[21]_i_1 
       (.I0(b0_clkdet_tx_tmr[21]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[20]),
        .O(\clk_tx_tmr_reg[31] [21]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[22]_i_1 
       (.I0(b0_clkdet_tx_tmr[22]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[21]),
        .O(\clk_tx_tmr_reg[31] [22]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[23]_i_1 
       (.I0(b0_clkdet_tx_tmr[23]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[22]),
        .O(\clk_tx_tmr_reg[31] [23]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[24]_i_1 
       (.I0(b0_clkdet_tx_tmr[24]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[23]),
        .O(\clk_tx_tmr_reg[31] [24]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[25]_i_1 
       (.I0(b0_clkdet_tx_tmr[25]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[24]),
        .O(\clk_tx_tmr_reg[31] [25]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[26]_i_1 
       (.I0(b0_clkdet_tx_tmr[26]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[25]),
        .O(\clk_tx_tmr_reg[31] [26]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[27]_i_1 
       (.I0(b0_clkdet_tx_tmr[27]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[26]),
        .O(\clk_tx_tmr_reg[31] [27]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[28]_i_1 
       (.I0(b0_clkdet_tx_tmr[28]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[27]),
        .O(\clk_tx_tmr_reg[31] [28]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[29]_i_1 
       (.I0(b0_clkdet_tx_tmr[29]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[28]),
        .O(\clk_tx_tmr_reg[31] [29]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[2]_i_1 
       (.I0(b0_clkdet_tx_tmr[2]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[1]),
        .O(\clk_tx_tmr_reg[31] [2]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[30]_i_1 
       (.I0(b0_clkdet_tx_tmr[30]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[29]),
        .O(\clk_tx_tmr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_tx_tmr[31]_i_1 
       (.I0(b0_clkdet_ctrl_run),
        .I1(cfg_phy_mem_map_control[272]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \clk_tx_tmr[31]_i_2 
       (.I0(b0_clkdet_ctrl_run),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(clk_tx_tmr_end),
        .O(E));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[31]_i_3 
       (.I0(b0_clkdet_tx_tmr[31]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[30]),
        .O(\clk_tx_tmr_reg[31] [31]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[3]_i_1 
       (.I0(b0_clkdet_tx_tmr[3]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[2]),
        .O(\clk_tx_tmr_reg[31] [3]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[4]_i_1 
       (.I0(b0_clkdet_tx_tmr[4]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[3]),
        .O(\clk_tx_tmr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[5]_i_1 
       (.I0(b0_clkdet_tx_tmr[5]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[4]),
        .O(\clk_tx_tmr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[6]_i_1 
       (.I0(b0_clkdet_tx_tmr[6]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[5]),
        .O(\clk_tx_tmr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[7]_i_1 
       (.I0(b0_clkdet_tx_tmr[7]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[6]),
        .O(\clk_tx_tmr_reg[31] [7]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[8]_i_1 
       (.I0(b0_clkdet_tx_tmr[8]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[7]),
        .O(\clk_tx_tmr_reg[31] [8]));
  LUT4 #(
    .INIT(16'hB080)) 
    \clk_tx_tmr[9]_i_1 
       (.I0(b0_clkdet_tx_tmr[9]),
        .I1(b0_clkdet_tx_tmr_ld),
        .I2(b0_clkdet_ctrl_run),
        .I3(clk_tx_tmr0[8]),
        .O(\clk_tx_tmr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    clk_tx_tmr_evt_i_2
       (.I0(wr_en_2_isr),
        .I1(p_0_in17_in),
        .O(b0_clkdet_tx_tmr_evt_clr));
  FDRE clkdet_rx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[120]),
        .Q(clkdet_rx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_rx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[119]),
        .Q(clkdet_rx_timer_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[118]),
        .Q(clkdet_tx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[117]),
        .Q(clkdet_tx_timer_event_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \drp_txn_available_q[0]_i_1 
       (.I0(\slv_reg_0x40[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .O(\drp_txn_available_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \drp_txn_available_q[1]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(\slv_reg_0x80[31]_i_3_n_0 ),
        .I3(\slv_reg_0x144[31]_i_2_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[4]),
        .O(drp_txn_available_q[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_txn_available_q[2]_i_1 
       (.I0(\slv_reg_0x40[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .O(drp_txn_available_q[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \drp_txn_available_q[4]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(\slv_reg_0x60[31]_i_2_n_0 ),
        .O(drp_txn_available_q[4]));
  FDRE \drp_txn_available_q_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_txn_available_q[0]_i_1_n_0 ),
        .Q(drp_txn_available[0]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[1]),
        .Q(drp_txn_available[1]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[2]),
        .Q(drp_txn_available[2]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[4]),
        .Q(drp_txn_available[3]),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT3 #(
    .INIT(8'h80)) 
    gt_status_cpll_lock_updated_q_i_1
       (.I0(Q[111]),
        .I1(Q[110]),
        .I2(Q[109]),
        .O(gt_allch_cpll_lock));
  FDRE gt_status_cpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_allch_cpll_lock),
        .Q(gt_status_cpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll1_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(gt_status_qpll1_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(gt_status_qpll_lock_updated_q),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    gt_status_rx_resetdone_updated_q_i_1
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[12]),
        .O(gt_status_rx_resetdone_updated_w));
  FDRE gt_status_rx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_rx_resetdone_updated_w),
        .Q(gt_status_rx_resetdone_updated_q),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    gt_status_tx_alignment_updated_q_i_1
       (.I0(Q[86]),
        .I1(Q[92]),
        .I2(Q[89]),
        .O(gt_allch_txalign_done));
  FDRE gt_status_tx_alignment_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_allch_txalign_done),
        .Q(gt_status_tx_alignment_updated_q),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    gt_status_tx_resetdone_updated_q_i_1
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[4]),
        .O(gt_status_tx_resetdone_updated_w));
  FDRE gt_status_tx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_tx_resetdone_updated_w),
        .Q(gt_status_tx_resetdone_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_1748
       (.I0(b0_clkdet_ctrl_run),
        .O(n_0_1748));
  LUT6 #(
    .INIT(64'hFEFFFFFFAAAAAAAA)) 
    i_mmcm_txusrclk_config_done_sticky_i_1
       (.I0(Q[107]),
        .I1(i_mmcm_txusrclk_config_done_sticky_i_2_n_0),
        .I2(vid_phy_axi4lite_rvalid),
        .I3(S_AXI_ARREADY),
        .I4(vid_phy_axi4lite_arvalid),
        .I5(i_mmcm_txusrclk_config_done_sticky),
        .O(i_mmcm_txusrclk_config_done_sticky_i_1_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    i_mmcm_txusrclk_config_done_sticky_i_2
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg[8]_rep__0_n_0 ),
        .I4(\axi_rdata[26]_i_4_n_0 ),
        .I5(\axi_rdata[6]_i_4_n_0 ),
        .O(i_mmcm_txusrclk_config_done_sticky_i_2_n_0));
  FDRE i_mmcm_txusrclk_config_done_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_mmcm_txusrclk_config_done_sticky_i_1_n_0),
        .Q(i_mmcm_txusrclk_config_done_sticky),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    i_reg_clkdet_run_i_1
       (.I0(vid_phy_axi4lite_wdata[0]),
        .I1(i_reg_clkdet_run9_out),
        .I2(b0_clkdet_ctrl_run),
        .O(i_reg_clkdet_run_i_1_n_0));
  FDRE i_reg_clkdet_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_run_i_1_n_0),
        .Q(b0_clkdet_ctrl_run),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hA3A0)) 
    i_reg_clkdet_rx_freq_rst_i_1
       (.I0(vid_phy_axi4lite_wdata[4]),
        .I1(Q[114]),
        .I2(i_reg_clkdet_run9_out),
        .I3(b0_clkdet_ctrl_rx_freq_rst),
        .O(i_reg_clkdet_rx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_freq_rst_i_1_n_0),
        .Q(b0_clkdet_ctrl_rx_freq_rst),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    i_reg_clkdet_rx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_wdata[2]),
        .I1(\slv_reg_0x200[31]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .O(i_reg_clkdet_rx_tmr_clr));
  FDRE i_reg_clkdet_rx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_tmr_clr),
        .Q(cfg_phy_mem_map_control[273]),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    i_reg_clkdet_rx_tmr_ld_i_1
       (.I0(sel0[7]),
        .I1(sel0[1]),
        .I2(i_reg_clkdet_rx_tmr_ld_i_2_n_0),
        .I3(i_reg_clkdet_rx_tmr_ld_i_3_n_0),
        .I4(sel0[6]),
        .I5(sel0[5]),
        .O(slv_reg_0x218));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hE)) 
    i_reg_clkdet_rx_tmr_ld_i_2
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .O(i_reg_clkdet_rx_tmr_ld_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i_reg_clkdet_rx_tmr_ld_i_3
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .O(i_reg_clkdet_rx_tmr_ld_i_3_n_0));
  FDRE i_reg_clkdet_rx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x218),
        .Q(b0_clkdet_rx_tmr_ld),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT4 #(
    .INIT(16'hA3A0)) 
    i_reg_clkdet_tx_freq_rst_i_1
       (.I0(vid_phy_axi4lite_wdata[3]),
        .I1(Q[113]),
        .I2(i_reg_clkdet_run9_out),
        .I3(b0_clkdet_ctrl_tx_freq_rst),
        .O(i_reg_clkdet_tx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_freq_rst_i_1_n_0),
        .Q(b0_clkdet_ctrl_tx_freq_rst),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    i_reg_clkdet_tx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_wdata[1]),
        .I1(\slv_reg_0x200[31]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .O(i_reg_clkdet_tx_tmr_clr));
  FDRE i_reg_clkdet_tx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_tmr_clr),
        .Q(cfg_phy_mem_map_control[272]),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    i_reg_clkdet_tx_tmr_ld_i_1
       (.I0(\slv_reg_0x214[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[7]),
        .O(slv_reg_0x214));
  FDRE i_reg_clkdet_tx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x214),
        .Q(b0_clkdet_tx_tmr_ld),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    i_reg_rx_mmcm_config_pulse_i_1
       (.I0(\slv_reg_0x148[31]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(vid_phy_axi4lite_wdata[0]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(i_reg_rx_mmcm_config_pulse));
  FDRE i_reg_rx_mmcm_config_pulse_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_rx_mmcm_config_pulse),
        .Q(i_reg_rx_mmcm_config_pulse_reg_n_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    i_reg_tx_mmcm_config_pulse_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(vid_phy_axi4lite_awvalid),
        .O(i_reg_clkdet_rx_tmr_ld));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    i_reg_tx_mmcm_config_pulse_i_2
       (.I0(\slv_reg_0x148[31]_i_2_n_0 ),
        .I1(vid_phy_axi4lite_wdata[0]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[6]),
        .O(i_reg_tx_mmcm_config_pulse));
  FDRE i_reg_tx_mmcm_config_pulse_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_tx_mmcm_config_pulse),
        .Q(cfg_phy_mem_map_control[262]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \imr_reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[0]),
        .Q(imr_reg[0]),
        .R(1'b0));
  FDRE \imr_reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[1]),
        .Q(imr_reg[1]),
        .R(1'b0));
  FDRE \imr_reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[2]),
        .Q(imr_reg[2]),
        .R(1'b0));
  FDRE \imr_reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[30]),
        .Q(imr_reg[30]),
        .R(1'b0));
  FDRE \imr_reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[31]),
        .Q(imr_reg[31]),
        .R(1'b0));
  FDRE \imr_reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[3]),
        .Q(imr_reg[3]),
        .R(1'b0));
  FDRE \imr_reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[4]),
        .Q(imr_reg[4]),
        .R(1'b0));
  FDRE \imr_reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[5]),
        .Q(imr_reg[5]),
        .R(1'b0));
  FDRE \imr_reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[6]),
        .Q(imr_reg[6]),
        .R(1'b0));
  FDRE \imr_reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[7]),
        .Q(imr_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \slv_reg_0x100[31]_i_1 
       (.I0(\slv_reg_0x24[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[7]),
        .I3(sel0[3]),
        .I4(\slv_reg_0xC[31]_i_3_n_0 ),
        .I5(sel0[6]),
        .O(\slv_reg_0x100[31]_i_1_n_0 ));
  FDRE \slv_reg_0x100_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x100_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x100_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[147]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[148]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[149]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[150]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(cfg_phy_mem_map_control[305]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x100_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x100_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x100_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[151]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x100_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[152]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[153]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[154]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[306]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x100_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x100_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x100_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x100_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x100_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x100_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x100_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x100_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x100_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[143]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[144]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[145]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[146]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[304]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x100_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x100_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg_0x108[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[7]),
        .I2(\slv_reg_0x108[31]_i_2_n_0 ),
        .I3(\slv_reg_0x108[31]_i_3_n_0 ),
        .I4(sel0[2]),
        .I5(sel0[1]),
        .O(\slv_reg_0x108[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg_0x108[31]_i_2 
       (.I0(sel0[3]),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(S_AXI_WREADY),
        .I4(S_AXI_AWREADY),
        .I5(sel0[6]),
        .O(\slv_reg_0x108[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_0x108[31]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .O(\slv_reg_0x108[31]_i_3_n_0 ));
  FDRE \slv_reg_0x108_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[155]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[162]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[163]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[164]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x108_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x108_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x108_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[165]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[166]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[167]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[168]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[156]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[169]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x108_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x108_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x108_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x108_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x108_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x108_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x108_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x108_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x108_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[157]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x108_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x108_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[158]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[159]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x108_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x108_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x108_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[160]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[161]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg_0x10C[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[7]),
        .I5(\slv_reg_0x1C[31]_i_2_n_0 ),
        .O(\slv_reg_0x10C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x10C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x10C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x10C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x10C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x10C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x10C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x10C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x10C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x10C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x10C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x10C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x10C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x10C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x10C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x10C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x10C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x10C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x10C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \slv_reg_0x10[31]_i_1 
       (.I0(\slv_reg_0x10[31]_i_2_n_0 ),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(\slv_reg_0x10[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0x10[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[0]),
        .O(\slv_reg_0x10[31]_i_2_n_0 ));
  FDRE \slv_reg_0x10_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[9]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[7]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00080000)) 
    \slv_reg_0x110[31]_i_1 
       (.I0(\slv_reg_0x120[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[6]),
        .O(\slv_reg_0x110[31]_i_1_n_0 ));
  FDRE \slv_reg_0x110_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x110_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x110_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x110_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x110_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x110_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x110_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x110_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x110_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x110_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x110_reg_n_0_[7] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0800)) 
    \slv_reg_0x114[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(\slv_reg_0x134[31]_i_2_n_0 ),
        .O(\slv_reg_0x114[31]_i_1_n_0 ));
  FDRE \slv_reg_0x114_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x114_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x114_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x114_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x114_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x114_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x114_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x114_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x114_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x114_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x114_reg_n_0_[7] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg_0x11C[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x11C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x11C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x11C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x11C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x11C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_0_in17_in),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(p_0_in19_in),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x11C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x11C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x11C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(r_clkdet_status_rx_freq_event_updated_sticky_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(r_clkdet_status_rx_freq_event_updated_sticky_reg[1]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    \slv_reg_0x120[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(\slv_reg_0x120[31]_i_2_n_0 ),
        .O(\slv_reg_0x120[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_reg_0x120[31]_i_2 
       (.I0(\slv_reg_0xC[31]_i_3_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(sel0[1]),
        .O(\slv_reg_0x120[31]_i_2_n_0 ));
  FDRE \slv_reg_0x120_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[270]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[303]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data35[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data35[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data35[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data35[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data35[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data35[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data35[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data35[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\cfg_phy_mem_map_control_b0_reg[532] ),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data35[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data35[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data35[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data35[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data35[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data35[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data35[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data35[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data35[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data35[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data35[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data35[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data35[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data35[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data35[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data35[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data35[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data35[7]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg_0x124[31]_i_1 
       (.I0(\slv_reg_0x334[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(\slv_reg_0x124[31]_i_2_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(\slv_reg_0x124[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_0x124[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[7]),
        .O(\slv_reg_0x124[31]_i_2_n_0 ));
  FDRE \slv_reg_0x124_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[202]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[212]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[213]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[214]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[215]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[216]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(cfg_phy_mem_map_control[217]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[218]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[219]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[220]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[221]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[203]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[222]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[223]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[224]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[225]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[226]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[227]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x124_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x124_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x124_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x124_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[204]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x124_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x124_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[205]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[206]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[207]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[208]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[209]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[210]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[211]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg_0x128[31]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[2]),
        .I2(\slv_reg_0x128[31]_i_2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\slv_reg_0x108[31]_i_3_n_0 ),
        .O(\slv_reg_0x128[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_0x128[31]_i_2 
       (.I0(sel0[3]),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(S_AXI_WREADY),
        .I4(S_AXI_AWREADY),
        .I5(sel0[6]),
        .O(\slv_reg_0x128[31]_i_2_n_0 ));
  FDRE \slv_reg_0x128_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[244]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x128_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x128_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x128_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x128_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x128_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x128_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[252]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[253]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[254]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[255]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[245]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[256]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[257]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[258]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[259]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[260]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[261]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x128_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x128_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x128_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x128_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[246]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x128_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x128_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[247]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[248]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[249]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[250]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[251]),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x128_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x128_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x128[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x128_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg_0x12C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[7]),
        .I2(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_3_n_0 ),
        .I5(sel0[3]),
        .O(\slv_reg_0x12C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x12C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[236]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x12C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x12C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x12C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x12C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x12C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x12C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x12C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x12C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x12C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x12C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[237]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x12C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x12C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x12C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x12C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x12C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x12C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x12C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x12C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x12C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x12C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[238]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x12C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x12C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[239]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[240]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[241]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[242]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[243]),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x12C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x12C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x12C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x12C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00800000)) 
    \slv_reg_0x130[31]_i_1 
       (.I0(\slv_reg_0x120[31]_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[6]),
        .O(\slv_reg_0x130[31]_i_1_n_0 ));
  FDRE \slv_reg_0x130_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[228]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x130_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x130_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x130_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x130_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x130_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x130_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x130_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x130_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x130_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x130_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[229]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x130_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x130_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x130_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x130_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x130_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x130_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x130_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x130_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x130_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x130_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[230]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x130_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x130_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[231]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[232]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[233]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[234]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[235]),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x130_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x130_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x130[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x130_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg_0x134[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(\slv_reg_0x134[31]_i_2_n_0 ),
        .O(\slv_reg_0x134[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slv_reg_0x134[31]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(sel0[7]),
        .I5(sel0[1]),
        .O(\slv_reg_0x134[31]_i_2_n_0 ));
  FDRE \slv_reg_0x134_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[263]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x134_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x134_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x134_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x134_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x134_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x134_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x134_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x134_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x134_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x134_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[264]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x134_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x134_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x134_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x134_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x134_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x134_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x134_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x134_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x134_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x134_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[265]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x134_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x134_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[266]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x134_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x134_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x134_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x134_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x134_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x134_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg_0x138[31]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[2]),
        .I2(\slv_reg_0x128[31]_i_2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\slv_reg_0x108[31]_i_3_n_0 ),
        .O(\slv_reg_0x138[31]_i_1_n_0 ));
  FDRE \slv_reg_0x138_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[271]),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x138_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x138_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x138_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x138_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x138_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x138_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x138_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x138_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x138_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x138_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x138_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x138_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x138_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x138_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x138_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x138_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x138_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x138_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x138_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x138_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x138_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x138_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x138_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x138_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x138_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x138_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x138_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x138_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x138_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x138_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x138_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x140[31]_i_1 
       (.I0(\slv_reg_0xC[31]_i_3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(\slv_reg_0x140[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x140[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[5]),
        .I2(sel0[7]),
        .I3(sel0[0]),
        .O(\slv_reg_0x140[31]_i_2_n_0 ));
  FDRE \slv_reg_0x140_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x140_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x140_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data42[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data42[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data42[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data42[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data42[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data42[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data42[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data42[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(data42[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data42[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data42[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data42[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data42[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data42[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data42[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data42[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data42[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data42[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data42[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data42[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data42[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data42[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data42[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data42[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data42[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data42[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data42[7]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x144[31]_i_1 
       (.I0(\slv_reg_0xC[31]_i_3_n_0 ),
        .I1(\slv_reg_0x144[31]_i_2_n_0 ),
        .I2(\slv_reg_0x124[31]_i_2_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[0]),
        .I5(\slv_reg_0x144[31]_i_3_n_0 ),
        .O(\slv_reg_0x144[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_0x144[31]_i_2 
       (.I0(sel0[5]),
        .I1(sel0[1]),
        .O(\slv_reg_0x144[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_0x144[31]_i_3 
       (.I0(sel0[3]),
        .I1(sel0[6]),
        .O(\slv_reg_0x144[31]_i_3_n_0 ));
  FDRE \slv_reg_0x144_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x144_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x144_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x144_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x144_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x144_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x144_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x144_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x144_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x144_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x144_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x144_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x144_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x144_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x144_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x144_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x144_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x144_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x144_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x144_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x144_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x144_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x144_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x144_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x144_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x144_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x144_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x144_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x144_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x144_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x144_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x144_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x144_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \slv_reg_0x148[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(\slv_reg_0x148[31]_i_2_n_0 ),
        .I4(sel0[4]),
        .I5(sel0[1]),
        .O(\slv_reg_0x148[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0x148[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[0]),
        .I2(sel0[5]),
        .I3(sel0[2]),
        .O(\slv_reg_0x148[31]_i_2_n_0 ));
  FDRE \slv_reg_0x148_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x148_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x148_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x148_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x148_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x148_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x148_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x148_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x148_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x148_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x148_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x148_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x148_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x148_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x148_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x148_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x148_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x148_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x148_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x148_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x148_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x148_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x148_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x148_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x148_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x148_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x148_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x148_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x148_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x148_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x148_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x148_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x148_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x148[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x148_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \slv_reg_0x14C[31]_i_1 
       (.I0(\slv_reg_0x14C[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(sel0[2]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x14C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg_0x14C[31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .I3(sel0[3]),
        .O(\slv_reg_0x14C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x14C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x14C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x14C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x14C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x14C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x14C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x14C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x14C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x14C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x14C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x14C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x14C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x14C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x14C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x14C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x14C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x14C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x14C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x14C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x14C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x14C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x14C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x14C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x14C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x14C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x14C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x14C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x14C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x14C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x14C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x14C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x14C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x14C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg_0x14[31]_i_1 
       (.I0(\slv_reg_0x14[31]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg_0x14[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg_0x14[31]_i_2_n_0 ));
  FDRE \slv_reg_0x14_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x14_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x14_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x14_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x14_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x14_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x14_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x14_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x14_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x14_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x14_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x14_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x14_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x14_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x14_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x14_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x14_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x14_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x14_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x14_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x14_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x14_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x14_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x14_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x14_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x14_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x14_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x14_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x14_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x14_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x14_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x14_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x14_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg_0x150[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(\slv_reg_0x150[31]_i_1_n_0 ));
  FDRE \slv_reg_0x150_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x150_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x150_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x150_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x150_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x150_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x150_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x150_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x150_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x150_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x150_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x150_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x150_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x150_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x150_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x150_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x150_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x150_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x150_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x150_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x150_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x150_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x150_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x150_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x150_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x150_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x150_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x150_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x150_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x150_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x150_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x150_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x150_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x150[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x150_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \slv_reg_0x154[31]_i_1 
       (.I0(\slv_reg_0x14C[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x154[31]_i_1_n_0 ));
  FDRE \slv_reg_0x154_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[267]),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x154_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x154_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x154_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x154_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x154_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x154_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x154_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x154_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x154_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x154_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x154_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x154_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x154_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x154_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x154_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x154_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x154_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x154_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x154_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x154_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x154_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x154_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x154_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x154_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x154_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x154_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x154_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x154_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x154_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x154_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x154_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \slv_reg_0x158[31]_i_1 
       (.I0(\slv_reg_0xC[31]_i_3_n_0 ),
        .I1(\slv_reg_0x158[31]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(sel0[7]),
        .I5(sel0[2]),
        .O(\slv_reg_0x158[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \slv_reg_0x158[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[5]),
        .O(\slv_reg_0x158[31]_i_2_n_0 ));
  FDRE \slv_reg_0x158_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x158_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x158_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x158_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x158_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x158_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x158_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x158_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x158_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x158_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x158_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x158_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x158_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x158_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x158_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x158_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x158_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x158_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x158_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x158_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x158_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x158_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x158_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x158_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x158_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x158_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x158_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x158_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x158_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x158_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x158_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x158_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x158_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \slv_reg_0x1C[31]_i_1 
       (.I0(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(sel0[7]),
        .O(\slv_reg_0x1C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \slv_reg_0x1C[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\slv_reg_0x1C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x1C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x1C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x1C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x1C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x1C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x1C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x1C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x1C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x1C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x1C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x1C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x1C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x1C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x1C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x1C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x1C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x1C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x1C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x1C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x1C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x1C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x1C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x1C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x1C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x1C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x1C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x1C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x1C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x1C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[200]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x1C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x1C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0010)) 
    \slv_reg_0x200[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(i_reg_clkdet_run9_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \slv_reg_0x200[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(sel0[3]),
        .I3(sel0[5]),
        .I4(sel0[1]),
        .I5(sel0[2]),
        .O(\slv_reg_0x200[31]_i_2_n_0 ));
  FDRE \slv_reg_0x200_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[279]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[280]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[281]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data49[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data49[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data49[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data49[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data49[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data49[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data49[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data49[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data49[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data49[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data49[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data49[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data49[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data49[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data49[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data49[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data49[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data49[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data49[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[274]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[275]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[276]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[277]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(i_reg_clkdet_run9_out),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[278]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg_0x208[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x208[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg_0x208[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[4]),
        .O(\slv_reg_0x208[31]_i_2_n_0 ));
  FDRE \slv_reg_0x208_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x208_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x208_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[282]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[283]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[284]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[285]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(cfg_phy_mem_map_control[286]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[287]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[288]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[289]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[290]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x208_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[291]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[292]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[293]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[294]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[295]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[296]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[297]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[298]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[299]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[300]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x208_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[301]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[302]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x208_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x208_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x208_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x208_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x208_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x208_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x208_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \slv_reg_0x214[31]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x214[31]_i_2_n_0 ),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x214[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \slv_reg_0x214[31]_i_2 
       (.I0(sel0[5]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\slv_reg_0x214[31]_i_2_n_0 ));
  FDRE \slv_reg_0x214_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(b0_clkdet_tx_tmr[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(b0_clkdet_tx_tmr[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(b0_clkdet_tx_tmr[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(b0_clkdet_tx_tmr[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(b0_clkdet_tx_tmr[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(b0_clkdet_tx_tmr[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(b0_clkdet_tx_tmr[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(b0_clkdet_tx_tmr[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(b0_clkdet_tx_tmr[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(b0_clkdet_tx_tmr[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(b0_clkdet_tx_tmr[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(b0_clkdet_tx_tmr[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(b0_clkdet_tx_tmr[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(b0_clkdet_tx_tmr[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(b0_clkdet_tx_tmr[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(b0_clkdet_tx_tmr[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(b0_clkdet_tx_tmr[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(b0_clkdet_tx_tmr[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(b0_clkdet_tx_tmr[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(b0_clkdet_tx_tmr[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(b0_clkdet_tx_tmr[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(b0_clkdet_tx_tmr[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(b0_clkdet_tx_tmr[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(b0_clkdet_tx_tmr[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(b0_clkdet_tx_tmr[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(b0_clkdet_tx_tmr[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(b0_clkdet_tx_tmr[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(b0_clkdet_tx_tmr[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(b0_clkdet_tx_tmr[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(b0_clkdet_tx_tmr[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(b0_clkdet_tx_tmr[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(b0_clkdet_tx_tmr[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \slv_reg_0x218[31]_i_1 
       (.I0(\slv_reg_0x214[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[7]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x218[31]_i_1_n_0 ));
  FDRE \slv_reg_0x218_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(b0_clkdet_rx_tmr[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(b0_clkdet_rx_tmr[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(b0_clkdet_rx_tmr[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(b0_clkdet_rx_tmr[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(b0_clkdet_rx_tmr[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(b0_clkdet_rx_tmr[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(b0_clkdet_rx_tmr[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(b0_clkdet_rx_tmr[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(b0_clkdet_rx_tmr[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(b0_clkdet_rx_tmr[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(b0_clkdet_rx_tmr[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(b0_clkdet_rx_tmr[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(b0_clkdet_rx_tmr[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(b0_clkdet_rx_tmr[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(b0_clkdet_rx_tmr[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(b0_clkdet_rx_tmr[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(b0_clkdet_rx_tmr[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(b0_clkdet_rx_tmr[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(b0_clkdet_rx_tmr[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(b0_clkdet_rx_tmr[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(b0_clkdet_rx_tmr[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(b0_clkdet_rx_tmr[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(b0_clkdet_rx_tmr[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(b0_clkdet_rx_tmr[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(b0_clkdet_rx_tmr[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(b0_clkdet_rx_tmr[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(b0_clkdet_rx_tmr[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(b0_clkdet_rx_tmr[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(b0_clkdet_rx_tmr[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(b0_clkdet_rx_tmr[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(b0_clkdet_rx_tmr[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(b0_clkdet_rx_tmr[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg_0x24[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(\slv_reg_0x24[31]_i_2_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[0]),
        .O(\slv_reg_0x24[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0x24[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .O(\slv_reg_0x24[31]_i_2_n_0 ));
  FDRE \slv_reg_0x24_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x24_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x24_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x24_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x24_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x24_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x24_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x24_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x24_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x24_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x24_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x24_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x24_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x24_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x24_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x24_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x24_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x24_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x24_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x24_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x24_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x24_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x24_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x24_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x24_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x24_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x24_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x24_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x24_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[201]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x24_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x24_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \slv_reg_0x2C[31]_i_1 
       (.I0(\slv_reg_0x334[31]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x2C[31]_i_2_n_0 ),
        .O(\slv_reg_0x2C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x2C[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .O(\slv_reg_0x2C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x2C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[268]),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x2C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x2C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x2C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x2C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x2C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x2C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x2C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x2C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x2C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x2C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[269]),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x2C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x2C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x2C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x2C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x2C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x2C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x2C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x2C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x2C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x2C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x2C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x2C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x2C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x2C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x2C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x2C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x2C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x2C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x2C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x2C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg_0x300[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .I4(sel0[6]),
        .I5(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x300[31]_i_1_n_0 ));
  FDRE \slv_reg_0x300_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x300_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x300_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x300_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x300_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x300_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x300_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x300_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x300_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x300_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x300_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x300_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x300_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x300_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x300_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x300_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x300_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x300_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x300_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x300_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x300_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x300_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x300_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x300_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x300_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x300_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x300_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x300_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x300_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x300_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x300_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x300_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x300_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg_0x308[31]_i_1 
       (.I0(\slv_reg_0x208[31]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x308[31]_i_1_n_0 ));
  FDRE \slv_reg_0x308_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x308_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x308_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x308_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x308_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x308_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x308_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x308_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x308_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x308_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x308_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x308_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x308_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x308_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x308_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x308_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x308_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x308_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x308_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x308_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x308_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x308_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x308_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x308_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x308_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x308_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x308_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x308_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x308_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x308_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x308_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x308_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x308_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg_0x30C[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[7]),
        .I3(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\slv_reg_0x30C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x30C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x30C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x30C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x30C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x30C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \slv_reg_0x30[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x30[31]_i_2_n_0 ),
        .O(\slv_reg_0x30[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x30[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .O(\slv_reg_0x30[31]_i_2_n_0 ));
  FDRE \slv_reg_0x30_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x30_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x30_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x30_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg_0x310[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[7]),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .I4(sel0[6]),
        .I5(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x310[31]_i_1_n_0 ));
  FDRE \slv_reg_0x310_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x310_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x310_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x310_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x310_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x310_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x310_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x310_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x310_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x310_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x310_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x310_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x310_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x310_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x310_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x310_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x310_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x310_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x310_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x310_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x310_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x310_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x310_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x310_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x310_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x310_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x310_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x310_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x310_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x310_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x310_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x310_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x310_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x310[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x310_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \slv_reg_0x314[31]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(\slv_reg_0x334[31]_i_3_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x314[31]_i_2_n_0 ),
        .O(\slv_reg_0x314[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_0x314[31]_i_2 
       (.I0(sel0[7]),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(S_AXI_WREADY),
        .I4(S_AXI_AWREADY),
        .I5(sel0[6]),
        .O(\slv_reg_0x314[31]_i_2_n_0 ));
  FDRE \slv_reg_0x314_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x314_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x314_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x314_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x314_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x314_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x314_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x314_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x314_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x314_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x314_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x314_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x314_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x314_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x314_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x314_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x314_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x314_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x314_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x314_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x314_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x314_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x314_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x314_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x314_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x314_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x314_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x314_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x314_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x314_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x314_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x314_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x314_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x314[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x314_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg_0x318[31]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[1]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(sel0[5]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x318[31]_i_2_n_0 ),
        .O(\slv_reg_0x318[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \slv_reg_0x318[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\slv_reg_0x318[31]_i_2_n_0 ));
  FDRE \slv_reg_0x318_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x318_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x318_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x318_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x318_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x318_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x318_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x318_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x318_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x318_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x318_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x318_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x318_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x318_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x318_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x318_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x318_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x318_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x318_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x318_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x318_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x318_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x318_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x318_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x318_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x318_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x318_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x318_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x318_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x318_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x318_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x318_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x318_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x318[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x318_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x31C[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[7]),
        .I3(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\slv_reg_0x31C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x31C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x31C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x31C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x31C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x31C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x31C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x31C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x31C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x31C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x31C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x31C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x31C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x31C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x31C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x31C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x31C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x31C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x31C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x31C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x31C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x31C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x31C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x31C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x31C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x31C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x31C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x31C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x31C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x31C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x31C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x31C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x31C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x31C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x31C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x31C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \slv_reg_0x320[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[4]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(\slv_reg_0x320[31]_i_2_n_0 ),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\slv_reg_0x320[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \slv_reg_0x320[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(sel0[1]),
        .O(\slv_reg_0x320[31]_i_2_n_0 ));
  FDRE \slv_reg_0x320_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x320_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x320_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x320_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x320_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x320_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x320_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x320_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x320_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x320_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x320_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x320_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x320_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x320_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x320_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x320_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x320_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x320_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x320_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x320_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x320_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x320_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x320_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x320_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x320_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x320_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x320_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x320_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x320_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x320_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x320_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x320_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x320_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x320[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x320_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_0x324[31]_i_1 
       (.I0(sel0[6]),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[3]),
        .I3(\slv_reg_0x24[31]_i_2_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[7]),
        .O(\slv_reg_0x324[31]_i_1_n_0 ));
  FDRE \slv_reg_0x324_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x324_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x324_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x324_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x324_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x324_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x324_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x324_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x324_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x324_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x324_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x324_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x324_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x324_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x324_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x324_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x324_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x324_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x324_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x324_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x324_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x324_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x324_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x324_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x324_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x324_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x324_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x324_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x324_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x324_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x324_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x324_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x324_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x324[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x324_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h04000000)) 
    \slv_reg_0x328[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(\slv_reg_0x328[31]_i_2_n_0 ),
        .O(\slv_reg_0x328[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x328[31]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(\slv_reg_0xC[31]_i_3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[7]),
        .O(\slv_reg_0x328[31]_i_2_n_0 ));
  FDRE \slv_reg_0x328_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x328_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x328_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x328_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x328_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x328_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x328_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x328_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x328_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x328_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x328_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x328_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x328_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x328_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x328_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x328_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x328_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x328_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x328_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x328_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x328_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x328_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x328_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x328_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x328_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x328_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x328_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x328_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x328_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x328_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x328_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x328_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x328_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x328[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x328_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x32C[31]_i_1 
       (.I0(\slv_reg_0x32C[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[7]),
        .I5(\slv_reg_0x7C[31]_i_3_n_0 ),
        .O(\slv_reg_0x32C[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x32C[31]_i_2 
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .I4(sel0[6]),
        .I5(sel0[5]),
        .O(\slv_reg_0x32C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x32C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x32C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x32C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x32C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x32C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x32C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x32C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x32C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x32C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x32C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x32C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x32C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x32C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x32C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x32C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x32C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x32C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x32C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x32C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x32C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x32C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x32C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x32C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x32C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x32C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x32C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x32C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x32C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x32C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x32C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x32C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x32C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x32C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x32C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x32C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg_0x330[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .I4(sel0[6]),
        .I5(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x330[31]_i_1_n_0 ));
  FDRE \slv_reg_0x330_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x330_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x330_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x330_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x330_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x330_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x330_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x330_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x330_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x330_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x330_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x330_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x330_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x330_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x330_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x330_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x330_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x330_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x330_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x330_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x330_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x330_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x330_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x330_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x330_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x330_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x330_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x330_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x330_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x330_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x330_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x330_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x330_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x330[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x330_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg_0x334[31]_i_1 
       (.I0(\slv_reg_0x334[31]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[7]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x334[31]_i_3_n_0 ),
        .O(\slv_reg_0x334[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg_0x334[31]_i_2 
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .I4(sel0[5]),
        .I5(sel0[4]),
        .O(\slv_reg_0x334[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \slv_reg_0x334[31]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .O(\slv_reg_0x334[31]_i_3_n_0 ));
  FDRE \slv_reg_0x334_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x334_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x334_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x334_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x334_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x334_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x334_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x334_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x334_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x334_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x334_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x334_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x334_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x334_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x334_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x334_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x334_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x334_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x334_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x334_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x334_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x334_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x334_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x334_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x334_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x334_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x334_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x334_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x334_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x334_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x334_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x334_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x334_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x334[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x334_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg_0x38[31]_i_1 
       (.I0(\slv_reg_0x30[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\slv_reg_0x38[31]_i_1_n_0 ));
  FDRE \slv_reg_0x38_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x38_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x38_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x38_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x38_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x38_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x38_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x38_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x38_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x38_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x38_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x38_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x38_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x38_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x38_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x38_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x38_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x38_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x38_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x38_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x38_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x38_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x38_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x38_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[25]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg_0x40[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(\slv_reg_0x40[31]_i_2_n_0 ),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x40[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \slv_reg_0x40[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[6]),
        .I5(sel0[5]),
        .O(\slv_reg_0x40[31]_i_2_n_0 ));
  FDRE \slv_reg_0x40_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x40_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x40_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[39]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[40]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x40_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x40_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[41]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[42]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[43]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[44]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[45]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[46]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[47]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[48]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[49]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[50]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[51]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[52]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[53]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[54]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[32]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[55]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[56]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[33]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[34]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[35]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[36]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[37]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[38]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x40_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg_0x44[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x44[31]_i_1_n_0 ));
  FDRE \slv_reg_0x44_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[57]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x44_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x44_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[66]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[67]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x44_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x44_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[68]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[69]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[70]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[71]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[58]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[72]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[73]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[74]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[75]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[76]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[77]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[78]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[79]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[80]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[81]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[59]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[82]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[83]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[60]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[61]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[62]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[63]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[64]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[65]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x44_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h4000)) 
    \slv_reg_0x48[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(\slv_reg_0x40[31]_i_2_n_0 ),
        .I3(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x48[31]_i_1_n_0 ));
  FDRE \slv_reg_0x48_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[84]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x48_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x48_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[93]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[94]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x48_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x48_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[95]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[96]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[97]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[98]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[85]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[99]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[100]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[101]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[102]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[103]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[104]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[105]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[106]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[107]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[108]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[86]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[109]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[110]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[87]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[88]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[89]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[90]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[91]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[92]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x48_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg_0x4C[31]_i_1 
       (.I0(\slv_reg_0xC[31]_i_3_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x4C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x4C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x4C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x4C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x4C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x4C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x4C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x4C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x4C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x4C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x4C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x4C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x4C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x4C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x4C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x4C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x4C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x4C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x4C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x4C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x4C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x4C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x4C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x4C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x4C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x4C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x4C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x4C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x4C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x4C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x4C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x4C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x4C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x4C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg_0x60[31]_i_1 
       (.I0(\slv_reg_0x60[31]_i_2_n_0 ),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x60[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \slv_reg_0x60[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0x60[31]_i_2_n_0 ));
  FDRE \slv_reg_0x60_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[170]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[180]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[181]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[182]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[183]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x60_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x60_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(cfg_phy_mem_map_control[184]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(cfg_phy_mem_map_control[185]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[186]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[187]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(cfg_phy_mem_map_control[171]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[188]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[189]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[190]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(cfg_phy_mem_map_control[191]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(cfg_phy_mem_map_control[192]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(cfg_phy_mem_map_control[193]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(cfg_phy_mem_map_control[194]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[195]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[196]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[197]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[172]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[198]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[199]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[173]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[174]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[175]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[176]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(cfg_phy_mem_map_control[177]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(cfg_phy_mem_map_control[178]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(cfg_phy_mem_map_control[179]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000020)) 
    \slv_reg_0x70[31]_i_1 
       (.I0(\slv_reg_0x30[31]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\slv_reg_0x70[31]_i_1_n_0 ));
  FDRE \slv_reg_0x70_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x70_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(cfg_phy_mem_map_control[115]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[116]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[117]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[118]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[308]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x70_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x70_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x70_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(cfg_phy_mem_map_control[119]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(cfg_phy_mem_map_control[120]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x70_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[121]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(cfg_phy_mem_map_control[122]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(cfg_phy_mem_map_control[309]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x70_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x70_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x70_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x70_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x70_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x70_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x70_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[111]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x70_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x70_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(cfg_phy_mem_map_control[112]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[113]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(cfg_phy_mem_map_control[114]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(cfg_phy_mem_map_control[307]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x70_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x70_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x70_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg_0x74[31]_i_1 
       (.I0(\slv_reg_0x30[31]_i_2_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[4]),
        .O(\slv_reg_0x74[31]_i_1_n_0 ));
  FDRE \slv_reg_0x74_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(cfg_phy_mem_map_control[123]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x74_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x74_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x74_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x74_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x74_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x74_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x74_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x74_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x74_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x74_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x74_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x74_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x74_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x74_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x74_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x74_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x74_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x74_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x74_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x74_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x74_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(cfg_phy_mem_map_control[124]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x74_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x74_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x74_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x74_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x74_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x74_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x74_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x74_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x74_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg_0x7C[31]_i_1 
       (.I0(\slv_reg_0x7C[31]_i_2_n_0 ),
        .I1(\slv_reg_0x7C[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[4]),
        .I4(sel0[2]),
        .I5(sel0[7]),
        .O(\slv_reg_0x7C[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg_0x7C[31]_i_2 
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .I4(sel0[5]),
        .I5(sel0[6]),
        .O(\slv_reg_0x7C[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \slv_reg_0x7C[31]_i_3 
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .O(\slv_reg_0x7C[31]_i_3_n_0 ));
  FDRE \slv_reg_0x7C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x7C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x7C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[126]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[127]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[128]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[129]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(cfg_phy_mem_map_control[130]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x7C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x7C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x7C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x7C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x7C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(cfg_phy_mem_map_control[131]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x7C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x7C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x7C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x7C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x7C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x7C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(cfg_phy_mem_map_control[132]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(cfg_phy_mem_map_control[133]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(cfg_phy_mem_map_control[134]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x7C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(cfg_phy_mem_map_control[135]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(cfg_phy_mem_map_control[136]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x7C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[125]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x7C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x7C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x7C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x7C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x7C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \slv_reg_0x80[31]_i_1 
       (.I0(\slv_reg_0x80[31]_i_2_n_0 ),
        .I1(\slv_reg_0x80[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[7]),
        .I4(sel0[5]),
        .I5(sel0[6]),
        .O(\slv_reg_0x80[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg_0x80[31]_i_2 
       (.I0(S_AXI_AWREADY),
        .I1(S_AXI_WREADY),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .I4(sel0[4]),
        .I5(sel0[0]),
        .O(\slv_reg_0x80[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_0x80[31]_i_3 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .O(\slv_reg_0x80[31]_i_3_n_0 ));
  FDRE \slv_reg_0x80_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x80_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x80_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(cfg_phy_mem_map_control[138]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(cfg_phy_mem_map_control[139]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(cfg_phy_mem_map_control[140]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(cfg_phy_mem_map_control[141]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(cfg_phy_mem_map_control[142]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x80_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x80_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x80_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x80_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x80_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x80_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x80_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x80_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x80_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x80_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x80_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x80_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x80_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x80_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x80_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x80_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x80_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x80_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x80_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(cfg_phy_mem_map_control[137]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x80_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x80_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x80_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x80_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x80_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \slv_reg_0xC[31]_i_1 
       (.I0(\slv_reg_0xC[31]_i_2_n_0 ),
        .I1(\slv_reg_0xC[31]_i_3_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\slv_reg_0xC[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0xC[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .O(\slv_reg_0xC[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg_0xC[31]_i_3 
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .O(\slv_reg_0xC[31]_i_3_n_0 ));
  FDRE \slv_reg_0xC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0xC_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0xC_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0xC_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0xC_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0xC_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0xC_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0xC_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0xC_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0xC_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0xC_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0xC_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0xC_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0xC_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0xC_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0xC_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0xC_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0xC_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0xC_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0xC_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0xC_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0xC_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0xC_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0xC_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0xC_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0xC_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0xC_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0xC_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0xC_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0xC_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0xC_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0xC_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0xC_reg_n_0_[9] ),
        .R(p_0_in));
  design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts vid_phy_controller_interrupts_inst
       (.D({reg_data_out__0[31:30],reg_data_out__0[7:0]}),
        .Q({\slv_reg_0x1C_reg_n_0_[31] ,\slv_reg_0x1C_reg_n_0_[30] ,cfg_phy_mem_map_control[200],\slv_reg_0x1C_reg_n_0_[6] ,\slv_reg_0x1C_reg_n_0_[5] ,\slv_reg_0x1C_reg_n_0_[4] ,\slv_reg_0x1C_reg_n_0_[3] ,\slv_reg_0x1C_reg_n_0_[2] ,\slv_reg_0x1C_reg_n_0_[1] ,cfg_phy_mem_map_control[17]}),
        .\axi_araddr_reg[2] (\axi_rdata[7]_i_5_n_0 ),
        .\axi_araddr_reg[2]_0 (\axi_rdata[6]_i_7_n_0 ),
        .\axi_araddr_reg[2]_1 (\axi_rdata[4]_i_5_n_0 ),
        .\axi_araddr_reg[2]_2 (\axi_rdata[2]_i_5_n_0 ),
        .\axi_araddr_reg[2]_3 (\axi_rdata[1]_i_5_n_0 ),
        .\axi_araddr_reg[2]_4 (\axi_rdata[1]_i_18_n_0 ),
        .\axi_araddr_reg[2]_5 (\axi_rdata[2]_i_22_n_0 ),
        .\axi_araddr_reg[2]_6 (\axi_rdata[4]_i_20_n_0 ),
        .\axi_araddr_reg[2]_7 (\axi_rdata[6]_i_14_n_0 ),
        .\axi_araddr_reg[2]_rep (\axi_araddr_reg[2]_rep_n_0 ),
        .\axi_araddr_reg[2]_rep_0 (\axi_rdata[0]_i_5_n_0 ),
        .\axi_araddr_reg[2]_rep_1 (\axi_rdata[0]_i_11_n_0 ),
        .\axi_araddr_reg[2]_rep_2 (\axi_rdata[5]_i_9_n_0 ),
        .\axi_araddr_reg[2]_rep_3 (\axi_rdata[8]_i_24_n_0 ),
        .\axi_araddr_reg[2]_rep__0 (\axi_rdata[3]_i_5_n_0 ),
        .\axi_araddr_reg[2]_rep__0_0 (\axi_rdata[30]_i_2_n_0 ),
        .\axi_araddr_reg[2]_rep__0_1 (\axi_rdata[3]_i_11_n_0 ),
        .\axi_araddr_reg[2]_rep__0_2 (\axi_araddr_reg[2]_rep__0_n_0 ),
        .\axi_araddr_reg[2]_rep__3 (\axi_araddr_reg[2]_rep__3_n_0 ),
        .\axi_araddr_reg[2]_rep__3_0 (\axi_rdata[31]_i_6_n_0 ),
        .\axi_araddr_reg[2]_rep__3_1 (\axi_rdata[31]_i_11_n_0 ),
        .\axi_araddr_reg[3]_rep__0 (\axi_araddr_reg[3]_rep__0_n_0 ),
        .\axi_araddr_reg[3]_rep__0_0 (\axi_rdata[30]_i_15_n_0 ),
        .\axi_araddr_reg[3]_rep__0_1 (\axi_rdata[20]_i_14_n_0 ),
        .\axi_araddr_reg[3]_rep__0_2 (\axi_rdata_reg[30]_i_21_n_0 ),
        .\axi_araddr_reg[3]_rep__1 (\axi_araddr_reg[3]_rep__1_n_0 ),
        .\axi_araddr_reg[3]_rep__2 (\axi_rdata[7]_i_8_n_0 ),
        .\axi_araddr_reg[4] (\axi_rdata[30]_i_3_n_0 ),
        .\axi_araddr_reg[4]_rep (\axi_araddr_reg[4]_rep_n_0 ),
        .\axi_araddr_reg[4]_rep_0 (\axi_rdata[7]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_1 (\axi_rdata[6]_i_6_n_0 ),
        .\axi_araddr_reg[4]_rep_2 (\axi_rdata[5]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_3 (\axi_rdata[4]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_4 (\axi_rdata[3]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_5 (\axi_rdata[2]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_6 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_7 (\axi_rdata[0]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep__0 (\axi_rdata[2]_i_2_n_0 ),
        .\axi_araddr_reg[4]_rep__0_0 (\axi_rdata[0]_i_2_n_0 ),
        .\axi_araddr_reg[4]_rep__0_1 (\axi_araddr_reg[4]_rep__0_n_0 ),
        .\axi_araddr_reg[5] (\axi_rdata[31]_i_5_n_0 ),
        .\axi_araddr_reg[5]_0 (\axi_rdata_reg[7]_i_2_n_0 ),
        .\axi_araddr_reg[5]_1 (\axi_rdata[6]_i_2_n_0 ),
        .\axi_araddr_reg[5]_10 (\axi_rdata[31]_i_9_n_0 ),
        .\axi_araddr_reg[5]_2 (\axi_rdata[6]_i_4_n_0 ),
        .\axi_araddr_reg[5]_3 (\axi_rdata_reg[0]_i_10_n_0 ),
        .\axi_araddr_reg[5]_4 (\axi_rdata[27]_i_11_n_0 ),
        .\axi_araddr_reg[5]_5 (\axi_rdata_reg[1]_i_10_n_0 ),
        .\axi_araddr_reg[5]_6 (\axi_rdata_reg[2]_i_11_n_0 ),
        .\axi_araddr_reg[5]_7 (\axi_rdata_reg[4]_i_10_n_0 ),
        .\axi_araddr_reg[5]_8 (\axi_rdata_reg[5]_i_12_n_0 ),
        .\axi_araddr_reg[5]_9 (\axi_rdata[30]_i_9_n_0 ),
        .\axi_araddr_reg[6] (\axi_rdata[26]_i_4_n_0 ),
        .\axi_araddr_reg[8] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_araddr_reg[8]_rep__0 (\axi_rdata[5]_i_2_n_0 ),
        .\axi_araddr_reg[8]_rep__0_0 (\axi_araddr_reg[8]_rep__0_n_0 ),
        .\axi_araddr_reg[8]_rep__1 (\axi_araddr_reg[8]_rep__1_n_0 ),
        .\axi_araddr_reg[8]_rep__2 (\axi_araddr_reg[8]_rep__2_n_0 ),
        .\axi_araddr_reg[8]_rep__2_0 (\axi_rdata[20]_i_30_n_0 ),
        .\axi_araddr_reg[8]_rep__3 (\axi_araddr_reg[8]_rep__3_n_0 ),
        .\axi_araddr_reg[9] (\axi_rdata[31]_i_3_n_0 ),
        .\axi_araddr_reg[9]_0 ({axi_araddr,axi_araddr__0[8:5],axi_araddr__0[2]}),
        .\axi_araddr_reg[9]_1 (\axi_rdata[6]_i_3_n_0 ),
        .\axi_araddr_reg[9]_2 (\axi_rdata[3]_i_2_n_0 ),
        .\axi_araddr_reg[9]_3 (\axi_rdata[1]_i_2_n_0 ),
        .\cfg_phy_mem_map_status_reg[336] ({Q[120:117],Q[111:109],Q[92],Q[89],Q[86],Q[12],Q[10],Q[8],Q[6],Q[4],Q[2:0]}),
        .clkdet_rx_freq_event_updated_q(clkdet_rx_freq_event_updated_q),
        .clkdet_rx_timer_event_updated_q(clkdet_rx_timer_event_updated_q),
        .clkdet_tx_freq_event_updated_q(clkdet_tx_freq_event_updated_q),
        .clkdet_tx_timer_event_updated_q(clkdet_tx_timer_event_updated_q),
        .gt_status_cpll_lock_updated_q(gt_status_cpll_lock_updated_q),
        .gt_status_qpll1_lock_updated_q(gt_status_qpll1_lock_updated_q),
        .gt_status_qpll_lock_updated_q(gt_status_qpll_lock_updated_q),
        .gt_status_rx_resetdone_updated_q(gt_status_rx_resetdone_updated_q),
        .gt_status_tx_alignment_updated_q(gt_status_tx_alignment_updated_q),
        .gt_status_tx_resetdone_updated_q(gt_status_tx_resetdone_updated_q),
        .\imr_reg_reg[31] ({imr[31:30],imr[7:0]}),
        .\imr_reg_reg[31]_0 ({imr_reg[31:30],imr_reg[6:0]}),
        .irq(irq),
        .r_gt_status_tx_resetdone_updated_sticky_reg_0(p_0_in),
        .\slv_reg_0x100_reg[1] (\axi_rdata[1]_i_30_n_0 ),
        .\slv_reg_0x100_reg[2] (\axi_rdata[2]_i_30_n_0 ),
        .\slv_reg_0x100_reg[3] (\axi_rdata[3]_i_21_n_0 ),
        .\slv_reg_0x100_reg[4] (\axi_rdata[4]_i_28_n_0 ),
        .\slv_reg_0x100_reg[5] ({cfg_phy_mem_map_control[145],\slv_reg_0x100_reg_n_0_[0] }),
        .\slv_reg_0x100_reg[7] (\axi_rdata[7]_i_24_n_0 ),
        .\slv_reg_0x108_reg[0] (\axi_rdata[0]_i_12_n_0 ),
        .\slv_reg_0x108_reg[5] (\axi_rdata[5]_i_10_n_0 ),
        .\slv_reg_0x108_reg[6] (\axi_rdata[6]_i_23_n_0 ),
        .\slv_reg_0x10C_reg[1] (\axi_rdata[1]_i_31_n_0 ),
        .\slv_reg_0x10C_reg[2] (\axi_rdata[2]_i_28_n_0 ),
        .\slv_reg_0x10C_reg[3] (\axi_rdata[3]_i_23_n_0 ),
        .\slv_reg_0x10C_reg[4] (\axi_rdata[4]_i_30_n_0 ),
        .\slv_reg_0x10C_reg[7] (\axi_rdata[7]_i_22_n_0 ),
        .\slv_reg_0x10_reg[0] (\axi_rdata[0]_i_27_n_0 ),
        .\slv_reg_0x10_reg[1] (\axi_rdata[1]_i_29_n_0 ),
        .\slv_reg_0x10_reg[2] (\axi_rdata[2]_i_29_n_0 ),
        .\slv_reg_0x10_reg[3] (\axi_rdata[3]_i_22_n_0 ),
        .\slv_reg_0x10_reg[4] (\axi_rdata[4]_i_29_n_0 ),
        .\slv_reg_0x10_reg[5] (\axi_rdata[5]_i_23_n_0 ),
        .\slv_reg_0x10_reg[7] (\axi_rdata[7]_i_23_n_0 ),
        .\slv_reg_0x110_reg[31] ({\slv_reg_0x110_reg_n_0_[31] ,\slv_reg_0x110_reg_n_0_[30] ,\slv_reg_0x110_reg_n_0_[7] ,\slv_reg_0x110_reg_n_0_[6] ,\slv_reg_0x110_reg_n_0_[5] ,\slv_reg_0x110_reg_n_0_[4] ,\slv_reg_0x110_reg_n_0_[3] ,\slv_reg_0x110_reg_n_0_[2] ,\slv_reg_0x110_reg_n_0_[1] ,\slv_reg_0x110_reg_n_0_[0] }),
        .\slv_reg_0x114_reg[31] ({\slv_reg_0x114_reg_n_0_[31] ,\slv_reg_0x114_reg_n_0_[30] ,\slv_reg_0x114_reg_n_0_[7] ,\slv_reg_0x114_reg_n_0_[6] ,\slv_reg_0x114_reg_n_0_[5] ,\slv_reg_0x114_reg_n_0_[4] ,\slv_reg_0x114_reg_n_0_[3] ,\slv_reg_0x114_reg_n_0_[2] ,\slv_reg_0x114_reg_n_0_[1] ,\slv_reg_0x114_reg_n_0_[0] }),
        .\slv_reg_0x11C_reg[31] ({p_0_in19_in,p_0_in17_in,r_clkdet_status_rx_freq_event_updated_sticky_reg,\slv_reg_0x11C_reg_n_0_[5] ,\slv_reg_0x11C_reg_n_0_[4] ,\slv_reg_0x11C_reg_n_0_[3] ,\slv_reg_0x11C_reg_n_0_[2] ,\slv_reg_0x11C_reg_n_0_[1] ,\slv_reg_0x11C_reg_n_0_[0] }),
        .\slv_reg_0x124_reg[30] (\axi_rdata[30]_i_13_n_0 ),
        .\slv_reg_0x124_reg[3] (\axi_rdata[3]_i_9_n_0 ),
        .\slv_reg_0x124_reg[7] (\axi_rdata[7]_i_9_n_0 ),
        .\slv_reg_0x12C_reg[30] (\axi_rdata[30]_i_14_n_0 ),
        .\slv_reg_0x12C_reg[3] (\axi_rdata[3]_i_10_n_0 ),
        .\slv_reg_0x138_reg[7] (\axi_rdata[7]_i_10_n_0 ),
        .\slv_reg_0x14_reg[30] (\axi_rdata[30]_i_31_n_0 ),
        .\slv_reg_0x14_reg[6] (\axi_rdata[6]_i_24_n_0 ),
        .\slv_reg_0x80_reg[5] (\axi_rdata[5]_i_5_n_0 ),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .wr_en_2_idr(wr_en_2_idr),
        .wr_en_2_ier(wr_en_2_ier),
        .wr_en_2_isr_reg(wr_en_2_isr));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h08)) 
    wr_en_2_idr_i_1
       (.I0(\slv_reg_0x134[31]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .O(slv_reg_0x114));
  FDRE wr_en_2_idr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x114),
        .Q(wr_en_2_idr),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    wr_en_2_ier_i_1
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[7]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x318[31]_i_2_n_0 ),
        .O(slv_reg_0x110));
  FDRE wr_en_2_ier_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x110),
        .Q(wr_en_2_ier),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    wr_en_2_isr_i_1
       (.I0(\slv_reg_0x1C[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[7]),
        .I3(sel0[3]),
        .I4(sel0[6]),
        .O(slv_reg_0x11C));
  FDRE wr_en_2_isr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x11C),
        .Q(wr_en_2_isr),
        .R(i_reg_clkdet_rx_tmr_ld));
endmodule

module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi
   (src_in,
    DRP_Status_common,
    drpen_common_in,
    drpwe_common_in,
    \DRP_Status_Reg_reg[15]_0 ,
    \DRP_Status_Reg_reg[15]_1 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_common_out,
    D,
    \slv_reg_0x60_reg[31] );
  output src_in;
  output [17:0]DRP_Status_common;
  output drpen_common_in;
  output drpwe_common_in;
  output [9:0]\DRP_Status_Reg_reg[15]_0 ;
  output [15:0]\DRP_Status_Reg_reg[15]_1 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input drprdy_common_out;
  input [15:0]D;
  input [29:0]\slv_reg_0x60_reg[31] ;

  wire [15:0]D;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__2_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__2_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__2_n_0 ;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [9:0]\DRP_Status_Reg_reg[15]_0 ;
  wire [15:0]\DRP_Status_Reg_reg[15]_1 ;
  wire [17:0]DRP_Status_common;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__2_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire [2:0]drp_state__0;
  wire drp_state_n_0;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [29:0]\slv_reg_0x60_reg[31] ;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_32),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_31),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_30),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_29),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_28),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_27),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_26),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_25),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_24),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_23),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [9]),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_16),
        .I3(drp_state__0[1]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_6),
        .I3(drp_state__0[1]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_5),
        .I3(drp_state__0[1]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_4),
        .I3(drp_state__0[1]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_3),
        .I3(drp_state__0[1]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_2),
        .I3(drp_state__0[1]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_1),
        .I3(drp_state__0[1]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_15),
        .I3(drp_state__0[1]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_14),
        .I3(drp_state__0[1]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_13),
        .I3(drp_state__0[1]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_12),
        .I3(drp_state__0[1]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_11),
        .I3(drp_state__0[1]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_10),
        .I3(drp_state__0[1]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_9),
        .I3(drp_state__0[1]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_8),
        .I3(drp_state__0[1]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_7),
        .I3(drp_state__0[1]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [10]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [11]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [12]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [13]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [14]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [15]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [9]),
        .R(DRPEN_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__2
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_common_in),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_common_in),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x60_reg[31] [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__2
       (.I0(DRP_Status_common[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__2_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__2_n_0),
        .Q(DRP_Status_common[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__2 
       (.I0(drp_state__0[1]),
        .I1(drp_state__0[0]),
        .I2(drp_state__0[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I5(DRP_Txn_Avail_Toggle_sync),
        .O(\DRP_Status_Reg[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(DRP_Status_Reg[16]),
        .I1(drp_state__0[1]),
        .I2(drp_state__0[0]),
        .I3(drp_state_n_0),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__2_n_0 ),
        .D(D[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__2
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__2_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    drp_state
       (.I0(drp_state__0[2]),
        .I1(drprdy_common_out),
        .O(drp_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state__0[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(drprdy_common_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__2 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(drprdy_common_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state__0[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state__0[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state__0[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_common[17],DRP_Status_sync,DRP_Status_common[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__562 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_drp_control_hdmi" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__1
   (src_in,
    DRP_Status_b0gt0,
    drpen_in,
    drpwe_in,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    D,
    \cfg_phy_mem_map_control_b0_reg[144] );
  output src_in;
  output [17:0]DRP_Status_b0gt0;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\syncstages_ff_reg[0] ;
  output [15:0]\syncstages_ff_reg[0]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [15:0]D;
  input [26:0]\cfg_phy_mem_map_control_b0_reg[144] ;

  wire [15:0]D;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [17:0]DRP_Status_b0gt0;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [26:0]\cfg_phy_mem_map_control_b0_reg[144] ;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire [2:0]drp_state__0;
  wire drp_state_n_0;
  wire drp_txn_available_del;
  wire drpclk;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire src_in;
  wire [9:0]\syncstages_ff_reg[0] ;
  wire [15:0]\syncstages_ff_reg[0]_0 ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_32),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_31),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_30),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_29),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_28),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_27),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_26),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_25),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_24),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_23),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [9]),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_16),
        .I3(drp_state__0[1]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_6),
        .I3(drp_state__0[1]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_5),
        .I3(drp_state__0[1]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_4),
        .I3(drp_state__0[1]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_3),
        .I3(drp_state__0[1]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_2),
        .I3(drp_state__0[1]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_1),
        .I3(drp_state__0[1]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_15),
        .I3(drp_state__0[1]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_14),
        .I3(drp_state__0[1]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_13),
        .I3(drp_state__0[1]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_12),
        .I3(drp_state__0[1]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_11),
        .I3(drp_state__0[1]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_10),
        .I3(drp_state__0[1]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_9),
        .I3(drp_state__0[1]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_8),
        .I3(drp_state__0[1]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_7),
        .I3(drp_state__0[1]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [10]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [11]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [12]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [13]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [14]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [15]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [9]),
        .R(DRPEN_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\cfg_phy_mem_map_control_b0_reg[144] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1
       (.I0(DRP_Status_b0gt0[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1_n_0),
        .Q(DRP_Status_b0gt0[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1 
       (.I0(drp_state__0[1]),
        .I1(drp_state__0[0]),
        .I2(drp_state__0[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_q),
        .I5(DRP_Txn_Avail_Toggle_sync),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(DRP_Status_Reg[16]),
        .I1(drp_state__0[1]),
        .I2(drp_state__0[0]),
        .I3(drp_state_n_0),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(D[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    drp_state
       (.I0(drp_state__0[2]),
        .I1(drprdy_out),
        .O(drp_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state__0[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state__0[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state__0[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state__0[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt0[17],DRP_Status_sync,DRP_Status_b0gt0[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__760 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_drp_control_hdmi" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__2
   (src_in,
    DRP_Status_b0gt1,
    drpen_in,
    drpwe_in,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    D,
    \cfg_phy_mem_map_control_b0_reg[172] );
  output src_in;
  output [17:0]DRP_Status_b0gt1;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\syncstages_ff_reg[0] ;
  output [15:0]\syncstages_ff_reg[0]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [15:0]D;
  input [26:0]\cfg_phy_mem_map_control_b0_reg[172] ;

  wire [15:0]D;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__0_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__0_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__0_n_0 ;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [17:0]DRP_Status_b0gt1;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__0_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [26:0]\cfg_phy_mem_map_control_b0_reg[172] ;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire [2:0]drp_state__0;
  wire drp_state_n_0;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire [9:0]\syncstages_ff_reg[0] ;
  wire [15:0]\syncstages_ff_reg[0]_0 ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_32),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_31),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_30),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_29),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_28),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_27),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_26),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_25),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_24),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_23),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [9]),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_16),
        .I3(drp_state__0[1]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_6),
        .I3(drp_state__0[1]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_5),
        .I3(drp_state__0[1]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_4),
        .I3(drp_state__0[1]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_3),
        .I3(drp_state__0[1]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_2),
        .I3(drp_state__0[1]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_1),
        .I3(drp_state__0[1]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_15),
        .I3(drp_state__0[1]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_14),
        .I3(drp_state__0[1]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_13),
        .I3(drp_state__0[1]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_12),
        .I3(drp_state__0[1]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_11),
        .I3(drp_state__0[1]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_10),
        .I3(drp_state__0[1]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_9),
        .I3(drp_state__0[1]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_8),
        .I3(drp_state__0[1]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_7),
        .I3(drp_state__0[1]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [10]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [11]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [12]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [13]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [14]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [15]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__0
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[172] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__0
       (.I0(DRP_Status_b0gt1[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__0_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__0_n_0),
        .Q(DRP_Status_b0gt1[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__0 
       (.I0(drp_state__0[1]),
        .I1(drp_state__0[0]),
        .I2(drp_state__0[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I5(DRP_Txn_Avail_Toggle_sync),
        .O(\DRP_Status_Reg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(DRP_Status_Reg[16]),
        .I1(drp_state__0[1]),
        .I2(drp_state__0[0]),
        .I3(drp_state_n_0),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__0_n_0 ),
        .D(D[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__0
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__0_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    drp_state
       (.I0(drp_state__0[2]),
        .I1(drprdy_out),
        .O(drp_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state__0[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__0 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state__0[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state__0[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state__0[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt1[17],DRP_Status_sync,DRP_Status_b0gt1[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__694 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_drp_control_hdmi" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_drp_control_hdmi__xdcDup__3
   (src_in,
    DRP_Status_b0gt2,
    drpen_in,
    drpwe_in,
    \syncstages_ff_reg[0] ,
    \syncstages_ff_reg[0]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    D,
    \cfg_phy_mem_map_control_b0_reg[204] );
  output src_in;
  output [17:0]DRP_Status_b0gt2;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\syncstages_ff_reg[0] ;
  output [15:0]\syncstages_ff_reg[0]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [15:0]D;
  input [26:0]\cfg_phy_mem_map_control_b0_reg[204] ;

  wire [15:0]D;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[15]_i_1__1_n_0 ;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [17:0]DRP_Status_b0gt2;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q_reg_n_0;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [26:0]\cfg_phy_mem_map_control_b0_reg[204] ;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire [2:0]drp_state__0;
  wire drp_state_n_0;
  wire drp_txn_available_del_reg_n_0;
  wire drpclk;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire src_in;
  wire [9:0]\syncstages_ff_reg[0] ;
  wire [15:0]\syncstages_ff_reg[0]_0 ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_32),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_31),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_30),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_29),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_28),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_27),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_26),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_25),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_24),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_23),
        .I3(drp_state__0[1]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [9]),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_16),
        .I3(drp_state__0[1]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_6),
        .I3(drp_state__0[1]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_5),
        .I3(drp_state__0[1]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_4),
        .I3(drp_state__0[1]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_3),
        .I3(drp_state__0[1]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_2),
        .I3(drp_state__0[1]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_1),
        .I3(drp_state__0[1]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_15),
        .I3(drp_state__0[1]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_14),
        .I3(drp_state__0[1]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_13),
        .I3(drp_state__0[1]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_12),
        .I3(drp_state__0[1]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_11),
        .I3(drp_state__0[1]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_10),
        .I3(drp_state__0[1]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_9),
        .I3(drp_state__0[1]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_8),
        .I3(drp_state__0[1]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state__0[2]),
        .I1(drp_state__0[0]),
        .I2(xpm_handshake_DRP_Config_inst_n_7),
        .I3(drp_state__0[1]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [10]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [11]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [12]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [13]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [14]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [15]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [9]),
        .R(DRPEN_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state__0[0]),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\cfg_phy_mem_map_control_b0_reg[204] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__1
       (.I0(DRP_Status_b0gt2[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__1_n_0),
        .Q(DRP_Status_b0gt2[16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \DRP_Status_Reg[15]_i_1__1 
       (.I0(drp_state__0[1]),
        .I1(drp_state__0[0]),
        .I2(drp_state__0[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I5(DRP_Txn_Avail_Toggle_sync),
        .O(\DRP_Status_Reg[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000ABAA)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(DRP_Status_Reg[16]),
        .I1(drp_state__0[1]),
        .I2(drp_state__0[0]),
        .I3(drp_state_n_0),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(\DRP_Status_Reg[15]_i_1__1_n_0 ),
        .D(D[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    drp_state
       (.I0(drp_state__0[2]),
        .I1(drprdy_out),
        .O(drp_state_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state__0[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__1 
       (.I0(DRP_Txn_Avail_Toggle_q_reg_n_0),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(drprdy_out),
        .I1(drp_state__0[2]),
        .I2(drp_state__0[1]),
        .I3(drp_state__0[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state__0[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state__0[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state__0[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt2[17],DRP_Status_sync,DRP_Status_b0gt2[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__628 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_interrupts
   (D,
    r_gt_status_tx_resetdone_updated_sticky_reg_0,
    \imr_reg_reg[31] ,
    irq,
    \axi_araddr_reg[3]_rep__0 ,
    \axi_araddr_reg[4]_rep ,
    \axi_araddr_reg[8]_rep__3 ,
    Q,
    \axi_araddr_reg[2]_rep ,
    \axi_araddr_reg[8]_rep__2 ,
    \axi_araddr_reg[2]_rep__3 ,
    \axi_araddr_reg[9] ,
    \axi_araddr_reg[9]_0 ,
    \axi_araddr_reg[5] ,
    \axi_araddr_reg[2]_rep__3_0 ,
    \axi_araddr_reg[6] ,
    \axi_araddr_reg[5]_0 ,
    \axi_araddr_reg[4]_rep_0 ,
    \axi_araddr_reg[2] ,
    \axi_araddr_reg[5]_1 ,
    \axi_araddr_reg[9]_1 ,
    \axi_araddr_reg[5]_2 ,
    \axi_araddr_reg[4]_rep_1 ,
    \axi_araddr_reg[2]_0 ,
    \axi_araddr_reg[8]_rep__0 ,
    \axi_araddr_reg[4]_rep_2 ,
    \slv_reg_0x80_reg[5] ,
    \axi_araddr_reg[8] ,
    \axi_araddr_reg[4]_rep_3 ,
    \axi_araddr_reg[2]_1 ,
    \axi_araddr_reg[9]_2 ,
    \axi_araddr_reg[4]_rep_4 ,
    \axi_araddr_reg[2]_rep__0 ,
    \axi_araddr_reg[4]_rep__0 ,
    \axi_araddr_reg[4]_rep_5 ,
    \axi_araddr_reg[2]_2 ,
    \axi_araddr_reg[9]_3 ,
    \axi_araddr_reg[4]_rep_6 ,
    \axi_araddr_reg[2]_3 ,
    \axi_araddr_reg[4]_rep__0_0 ,
    \axi_araddr_reg[4]_rep_7 ,
    \axi_araddr_reg[2]_rep_0 ,
    \axi_araddr_reg[2]_rep__0_0 ,
    \axi_araddr_reg[4] ,
    \axi_araddr_reg[5]_3 ,
    \axi_araddr_reg[2]_rep_1 ,
    \axi_araddr_reg[5]_4 ,
    \slv_reg_0x108_reg[0] ,
    \axi_araddr_reg[5]_5 ,
    \axi_araddr_reg[2]_4 ,
    \axi_araddr_reg[5]_6 ,
    \axi_araddr_reg[2]_5 ,
    \slv_reg_0x124_reg[3] ,
    \slv_reg_0x12C_reg[3] ,
    \axi_araddr_reg[2]_rep__0_1 ,
    \axi_araddr_reg[5]_7 ,
    \axi_araddr_reg[2]_6 ,
    \axi_araddr_reg[2]_rep_2 ,
    \slv_reg_0x108_reg[5] ,
    \axi_araddr_reg[5]_8 ,
    \axi_araddr_reg[2]_7 ,
    \axi_araddr_reg[3]_rep__2 ,
    \slv_reg_0x124_reg[7] ,
    \axi_araddr_reg[4]_rep__0_1 ,
    \slv_reg_0x138_reg[7] ,
    \axi_araddr_reg[5]_9 ,
    \slv_reg_0x124_reg[30] ,
    \slv_reg_0x12C_reg[30] ,
    \axi_araddr_reg[3]_rep__0_0 ,
    \axi_araddr_reg[5]_10 ,
    \axi_araddr_reg[3]_rep__1 ,
    \axi_araddr_reg[2]_rep__3_1 ,
    \slv_reg_0x108_reg[6] ,
    \axi_araddr_reg[8]_rep__2_0 ,
    \imr_reg_reg[31]_0 ,
    \slv_reg_0x14_reg[6] ,
    \slv_reg_0x10C_reg[7] ,
    \axi_araddr_reg[3]_rep__0_1 ,
    \slv_reg_0x10_reg[7] ,
    \slv_reg_0x100_reg[7] ,
    \slv_reg_0x10_reg[0] ,
    \slv_reg_0x100_reg[5] ,
    \axi_araddr_reg[2]_rep_3 ,
    \slv_reg_0x10_reg[5] ,
    \slv_reg_0x10_reg[1] ,
    \slv_reg_0x100_reg[1] ,
    \slv_reg_0x10C_reg[1] ,
    \slv_reg_0x10C_reg[2] ,
    \slv_reg_0x10_reg[2] ,
    \slv_reg_0x100_reg[2] ,
    \slv_reg_0x100_reg[3] ,
    \slv_reg_0x10_reg[3] ,
    \slv_reg_0x10C_reg[3] ,
    \slv_reg_0x100_reg[4] ,
    \slv_reg_0x10_reg[4] ,
    \slv_reg_0x10C_reg[4] ,
    \axi_araddr_reg[8]_rep__1 ,
    \axi_araddr_reg[3]_rep__0_2 ,
    \slv_reg_0x14_reg[30] ,
    \axi_araddr_reg[2]_rep__0_2 ,
    \axi_araddr_reg[8]_rep__0_0 ,
    \cfg_phy_mem_map_status_reg[336] ,
    vid_phy_axi4lite_aresetn,
    wr_en_2_isr_reg,
    \slv_reg_0x11C_reg[31] ,
    gt_status_tx_resetdone_updated_q,
    gt_status_rx_resetdone_updated_q,
    gt_status_cpll_lock_updated_q,
    gt_status_tx_alignment_updated_q,
    clkdet_rx_freq_event_updated_q,
    clkdet_rx_timer_event_updated_q,
    clkdet_tx_freq_event_updated_q,
    clkdet_tx_timer_event_updated_q,
    gt_status_qpll_lock_updated_q,
    gt_status_qpll1_lock_updated_q,
    vid_phy_axi4lite_aclk,
    \slv_reg_0x110_reg[31] ,
    wr_en_2_ier,
    \slv_reg_0x114_reg[31] ,
    wr_en_2_idr);
  output [9:0]D;
  output r_gt_status_tx_resetdone_updated_sticky_reg_0;
  output [9:0]\imr_reg_reg[31] ;
  output irq;
  input \axi_araddr_reg[3]_rep__0 ;
  input \axi_araddr_reg[4]_rep ;
  input \axi_araddr_reg[8]_rep__3 ;
  input [9:0]Q;
  input \axi_araddr_reg[2]_rep ;
  input \axi_araddr_reg[8]_rep__2 ;
  input \axi_araddr_reg[2]_rep__3 ;
  input \axi_araddr_reg[9] ;
  input [5:0]\axi_araddr_reg[9]_0 ;
  input \axi_araddr_reg[5] ;
  input \axi_araddr_reg[2]_rep__3_0 ;
  input \axi_araddr_reg[6] ;
  input \axi_araddr_reg[5]_0 ;
  input \axi_araddr_reg[4]_rep_0 ;
  input \axi_araddr_reg[2] ;
  input \axi_araddr_reg[5]_1 ;
  input \axi_araddr_reg[9]_1 ;
  input \axi_araddr_reg[5]_2 ;
  input \axi_araddr_reg[4]_rep_1 ;
  input \axi_araddr_reg[2]_0 ;
  input \axi_araddr_reg[8]_rep__0 ;
  input \axi_araddr_reg[4]_rep_2 ;
  input \slv_reg_0x80_reg[5] ;
  input \axi_araddr_reg[8] ;
  input \axi_araddr_reg[4]_rep_3 ;
  input \axi_araddr_reg[2]_1 ;
  input \axi_araddr_reg[9]_2 ;
  input \axi_araddr_reg[4]_rep_4 ;
  input \axi_araddr_reg[2]_rep__0 ;
  input \axi_araddr_reg[4]_rep__0 ;
  input \axi_araddr_reg[4]_rep_5 ;
  input \axi_araddr_reg[2]_2 ;
  input \axi_araddr_reg[9]_3 ;
  input \axi_araddr_reg[4]_rep_6 ;
  input \axi_araddr_reg[2]_3 ;
  input \axi_araddr_reg[4]_rep__0_0 ;
  input \axi_araddr_reg[4]_rep_7 ;
  input \axi_araddr_reg[2]_rep_0 ;
  input \axi_araddr_reg[2]_rep__0_0 ;
  input \axi_araddr_reg[4] ;
  input \axi_araddr_reg[5]_3 ;
  input \axi_araddr_reg[2]_rep_1 ;
  input \axi_araddr_reg[5]_4 ;
  input \slv_reg_0x108_reg[0] ;
  input \axi_araddr_reg[5]_5 ;
  input \axi_araddr_reg[2]_4 ;
  input \axi_araddr_reg[5]_6 ;
  input \axi_araddr_reg[2]_5 ;
  input \slv_reg_0x124_reg[3] ;
  input \slv_reg_0x12C_reg[3] ;
  input \axi_araddr_reg[2]_rep__0_1 ;
  input \axi_araddr_reg[5]_7 ;
  input \axi_araddr_reg[2]_6 ;
  input \axi_araddr_reg[2]_rep_2 ;
  input \slv_reg_0x108_reg[5] ;
  input \axi_araddr_reg[5]_8 ;
  input \axi_araddr_reg[2]_7 ;
  input \axi_araddr_reg[3]_rep__2 ;
  input \slv_reg_0x124_reg[7] ;
  input \axi_araddr_reg[4]_rep__0_1 ;
  input \slv_reg_0x138_reg[7] ;
  input \axi_araddr_reg[5]_9 ;
  input \slv_reg_0x124_reg[30] ;
  input \slv_reg_0x12C_reg[30] ;
  input \axi_araddr_reg[3]_rep__0_0 ;
  input \axi_araddr_reg[5]_10 ;
  input \axi_araddr_reg[3]_rep__1 ;
  input \axi_araddr_reg[2]_rep__3_1 ;
  input \slv_reg_0x108_reg[6] ;
  input \axi_araddr_reg[8]_rep__2_0 ;
  input [8:0]\imr_reg_reg[31]_0 ;
  input \slv_reg_0x14_reg[6] ;
  input \slv_reg_0x10C_reg[7] ;
  input \axi_araddr_reg[3]_rep__0_1 ;
  input \slv_reg_0x10_reg[7] ;
  input \slv_reg_0x100_reg[7] ;
  input \slv_reg_0x10_reg[0] ;
  input [1:0]\slv_reg_0x100_reg[5] ;
  input \axi_araddr_reg[2]_rep_3 ;
  input \slv_reg_0x10_reg[5] ;
  input \slv_reg_0x10_reg[1] ;
  input \slv_reg_0x100_reg[1] ;
  input \slv_reg_0x10C_reg[1] ;
  input \slv_reg_0x10C_reg[2] ;
  input \slv_reg_0x10_reg[2] ;
  input \slv_reg_0x100_reg[2] ;
  input \slv_reg_0x100_reg[3] ;
  input \slv_reg_0x10_reg[3] ;
  input \slv_reg_0x10C_reg[3] ;
  input \slv_reg_0x100_reg[4] ;
  input \slv_reg_0x10_reg[4] ;
  input \slv_reg_0x10C_reg[4] ;
  input \axi_araddr_reg[8]_rep__1 ;
  input \axi_araddr_reg[3]_rep__0_2 ;
  input \slv_reg_0x14_reg[30] ;
  input \axi_araddr_reg[2]_rep__0_2 ;
  input \axi_araddr_reg[8]_rep__0_0 ;
  input [17:0]\cfg_phy_mem_map_status_reg[336] ;
  input vid_phy_axi4lite_aresetn;
  input wr_en_2_isr_reg;
  input [9:0]\slv_reg_0x11C_reg[31] ;
  input gt_status_tx_resetdone_updated_q;
  input gt_status_rx_resetdone_updated_q;
  input gt_status_cpll_lock_updated_q;
  input gt_status_tx_alignment_updated_q;
  input clkdet_rx_freq_event_updated_q;
  input clkdet_rx_timer_event_updated_q;
  input clkdet_tx_freq_event_updated_q;
  input clkdet_tx_timer_event_updated_q;
  input gt_status_qpll_lock_updated_q;
  input gt_status_qpll1_lock_updated_q;
  input vid_phy_axi4lite_aclk;
  input [9:0]\slv_reg_0x110_reg[31] ;
  input wr_en_2_ier;
  input [9:0]\slv_reg_0x114_reg[31] ;
  input wr_en_2_idr;

  wire [9:0]D;
  wire [9:0]Q;
  wire \axi_araddr_reg[2] ;
  wire \axi_araddr_reg[2]_0 ;
  wire \axi_araddr_reg[2]_1 ;
  wire \axi_araddr_reg[2]_2 ;
  wire \axi_araddr_reg[2]_3 ;
  wire \axi_araddr_reg[2]_4 ;
  wire \axi_araddr_reg[2]_5 ;
  wire \axi_araddr_reg[2]_6 ;
  wire \axi_araddr_reg[2]_7 ;
  wire \axi_araddr_reg[2]_rep ;
  wire \axi_araddr_reg[2]_rep_0 ;
  wire \axi_araddr_reg[2]_rep_1 ;
  wire \axi_araddr_reg[2]_rep_2 ;
  wire \axi_araddr_reg[2]_rep_3 ;
  wire \axi_araddr_reg[2]_rep__0 ;
  wire \axi_araddr_reg[2]_rep__0_0 ;
  wire \axi_araddr_reg[2]_rep__0_1 ;
  wire \axi_araddr_reg[2]_rep__0_2 ;
  wire \axi_araddr_reg[2]_rep__3 ;
  wire \axi_araddr_reg[2]_rep__3_0 ;
  wire \axi_araddr_reg[2]_rep__3_1 ;
  wire \axi_araddr_reg[3]_rep__0 ;
  wire \axi_araddr_reg[3]_rep__0_0 ;
  wire \axi_araddr_reg[3]_rep__0_1 ;
  wire \axi_araddr_reg[3]_rep__0_2 ;
  wire \axi_araddr_reg[3]_rep__1 ;
  wire \axi_araddr_reg[3]_rep__2 ;
  wire \axi_araddr_reg[4] ;
  wire \axi_araddr_reg[4]_rep ;
  wire \axi_araddr_reg[4]_rep_0 ;
  wire \axi_araddr_reg[4]_rep_1 ;
  wire \axi_araddr_reg[4]_rep_2 ;
  wire \axi_araddr_reg[4]_rep_3 ;
  wire \axi_araddr_reg[4]_rep_4 ;
  wire \axi_araddr_reg[4]_rep_5 ;
  wire \axi_araddr_reg[4]_rep_6 ;
  wire \axi_araddr_reg[4]_rep_7 ;
  wire \axi_araddr_reg[4]_rep__0 ;
  wire \axi_araddr_reg[4]_rep__0_0 ;
  wire \axi_araddr_reg[4]_rep__0_1 ;
  wire \axi_araddr_reg[5] ;
  wire \axi_araddr_reg[5]_0 ;
  wire \axi_araddr_reg[5]_1 ;
  wire \axi_araddr_reg[5]_10 ;
  wire \axi_araddr_reg[5]_2 ;
  wire \axi_araddr_reg[5]_3 ;
  wire \axi_araddr_reg[5]_4 ;
  wire \axi_araddr_reg[5]_5 ;
  wire \axi_araddr_reg[5]_6 ;
  wire \axi_araddr_reg[5]_7 ;
  wire \axi_araddr_reg[5]_8 ;
  wire \axi_araddr_reg[5]_9 ;
  wire \axi_araddr_reg[6] ;
  wire \axi_araddr_reg[8] ;
  wire \axi_araddr_reg[8]_rep__0 ;
  wire \axi_araddr_reg[8]_rep__0_0 ;
  wire \axi_araddr_reg[8]_rep__1 ;
  wire \axi_araddr_reg[8]_rep__2 ;
  wire \axi_araddr_reg[8]_rep__2_0 ;
  wire \axi_araddr_reg[8]_rep__3 ;
  wire \axi_araddr_reg[9] ;
  wire [5:0]\axi_araddr_reg[9]_0 ;
  wire \axi_araddr_reg[9]_1 ;
  wire \axi_araddr_reg[9]_2 ;
  wire \axi_araddr_reg[9]_3 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_26_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_28_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_31_n_0 ;
  wire \axi_rdata[30]_i_32_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire \axi_rdata[31]_i_10_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_27_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_25_n_0 ;
  wire \axi_rdata[7]_i_11_n_0 ;
  wire \axi_rdata[7]_i_25_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_9_n_0 ;
  wire \axi_rdata_reg[2]_i_10_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_16_n_0 ;
  wire \axi_rdata_reg[30]_i_22_n_0 ;
  wire \axi_rdata_reg[30]_i_4_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_9_n_0 ;
  wire \axi_rdata_reg[6]_i_5_n_0 ;
  wire [17:0]\cfg_phy_mem_map_status_reg[336] ;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_timer_event_updated_q;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire [9:0]\imr_reg_reg[31] ;
  wire [8:0]\imr_reg_reg[31]_0 ;
  wire irq;
  wire irq0;
  wire irq_i_2_n_0;
  wire irq_i_3_n_0;
  wire irq_i_4_n_0;
  wire irq_i_5_n_0;
  wire [31:0]isr_read;
  wire r_clkdet_mask_rx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_rx_timer_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_timer_event_updated_i_1_n_0;
  wire r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0;
  wire r_gt_mask_cpll_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll1_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll_lock_updated_i_1_n_0;
  wire r_gt_mask_rx_resetdone_updated_i_1_n_0;
  wire r_gt_mask_tx_alignment_updated_i_1_n_0;
  wire r_gt_mask_tx_resetdone_updated_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_i_2_n_0;
  wire r_gt_status_qpll1_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_rx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_rx_resetdone_updated_sticky_i_2_n_0;
  wire r_gt_status_tx_alignment_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_alignment_updated_sticky_i_2_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_i_2_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_reg_0;
  wire \slv_reg_0x100_reg[1] ;
  wire \slv_reg_0x100_reg[2] ;
  wire \slv_reg_0x100_reg[3] ;
  wire \slv_reg_0x100_reg[4] ;
  wire [1:0]\slv_reg_0x100_reg[5] ;
  wire \slv_reg_0x100_reg[7] ;
  wire \slv_reg_0x108_reg[0] ;
  wire \slv_reg_0x108_reg[5] ;
  wire \slv_reg_0x108_reg[6] ;
  wire \slv_reg_0x10C_reg[1] ;
  wire \slv_reg_0x10C_reg[2] ;
  wire \slv_reg_0x10C_reg[3] ;
  wire \slv_reg_0x10C_reg[4] ;
  wire \slv_reg_0x10C_reg[7] ;
  wire \slv_reg_0x10_reg[0] ;
  wire \slv_reg_0x10_reg[1] ;
  wire \slv_reg_0x10_reg[2] ;
  wire \slv_reg_0x10_reg[3] ;
  wire \slv_reg_0x10_reg[4] ;
  wire \slv_reg_0x10_reg[5] ;
  wire \slv_reg_0x10_reg[7] ;
  wire [9:0]\slv_reg_0x110_reg[31] ;
  wire [9:0]\slv_reg_0x114_reg[31] ;
  wire [9:0]\slv_reg_0x11C_reg[31] ;
  wire \slv_reg_0x124_reg[30] ;
  wire \slv_reg_0x124_reg[3] ;
  wire \slv_reg_0x124_reg[7] ;
  wire \slv_reg_0x12C_reg[30] ;
  wire \slv_reg_0x12C_reg[3] ;
  wire \slv_reg_0x138_reg[7] ;
  wire \slv_reg_0x14_reg[30] ;
  wire \slv_reg_0x14_reg[6] ;
  wire \slv_reg_0x80_reg[5] ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr_reg;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .O(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_araddr_reg[4]_rep__0_0 ),
        .I1(\axi_araddr_reg[6] ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata[0]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_7 ),
        .I5(\axi_araddr_reg[2]_rep_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEECCCCCCEECCCCFC)) 
    \axi_rdata[0]_i_13 
       (.I0(\axi_rdata[0]_i_26_n_0 ),
        .I1(\slv_reg_0x10_reg[0] ),
        .I2(\slv_reg_0x100_reg[5] [0]),
        .I3(\axi_araddr_reg[4]_rep__0_1 ),
        .I4(\axi_araddr_reg[3]_rep__0 ),
        .I5(\axi_araddr_reg[2]_rep_3 ),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_26 
       (.I0(isr_read[0]),
        .I1(Q[0]),
        .I2(\axi_araddr_reg[2]_rep ),
        .I3(\imr_reg_reg[31]_0 [0]),
        .I4(\axi_araddr_reg[8]_rep__0_0 ),
        .I5(\cfg_phy_mem_map_status_reg[336] [11]),
        .O(\axi_rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_araddr_reg[5]_3 ),
        .I1(\axi_araddr_reg[5]_2 ),
        .I2(\axi_araddr_reg[2]_rep_1 ),
        .I3(\axi_araddr_reg[5]_4 ),
        .I4(\slv_reg_0x108_reg[0] ),
        .I5(\axi_rdata[0]_i_13_n_0 ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_araddr_reg[9]_3 ),
        .I1(\axi_araddr_reg[6] ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata_reg[1]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_6 ),
        .I5(\axi_araddr_reg[2]_3 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFEFEFFFCFCFCFCFC)) 
    \axi_rdata[1]_i_17 
       (.I0(\axi_rdata[1]_i_28_n_0 ),
        .I1(\slv_reg_0x10_reg[1] ),
        .I2(\slv_reg_0x100_reg[1] ),
        .I3(\slv_reg_0x10C_reg[1] ),
        .I4(\axi_araddr_reg[4]_rep__0_1 ),
        .I5(\axi_araddr_reg[3]_rep__0 ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_28 
       (.I0(isr_read[1]),
        .I1(Q[1]),
        .I2(\axi_araddr_reg[9]_0 [0]),
        .I3(\imr_reg_reg[31]_0 [1]),
        .I4(\axi_araddr_reg[9]_0 [4]),
        .I5(\cfg_phy_mem_map_status_reg[336] [12]),
        .O(\axi_rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_araddr_reg[4]_rep__0 ),
        .I1(\axi_araddr_reg[6] ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata_reg[2]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_5 ),
        .I5(\axi_araddr_reg[2]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFCFCFCFEFEFCFC)) 
    \axi_rdata[2]_i_21 
       (.I0(\slv_reg_0x10C_reg[2] ),
        .I1(\slv_reg_0x10_reg[2] ),
        .I2(\slv_reg_0x100_reg[2] ),
        .I3(\axi_rdata[2]_i_31_n_0 ),
        .I4(\axi_araddr_reg[3]_rep__0 ),
        .I5(\axi_araddr_reg[4]_rep__0_1 ),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_31 
       (.I0(isr_read[2]),
        .I1(Q[2]),
        .I2(\axi_araddr_reg[9]_0 [0]),
        .I3(\imr_reg_reg[31]_0 [2]),
        .I4(\axi_araddr_reg[8]_rep__1 ),
        .I5(\cfg_phy_mem_map_status_reg[336] [13]),
        .O(\axi_rdata[2]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h30773044)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_araddr_reg[2]_rep__0_0 ),
        .I1(\axi_araddr_reg[9]_0 [3]),
        .I2(\axi_araddr_reg[4] ),
        .I3(\axi_araddr_reg[9]_0 [2]),
        .I4(\axi_rdata_reg[30]_i_4_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_32 
       (.I0(isr_read[30]),
        .I1(Q[8]),
        .I2(\axi_araddr_reg[2]_rep__0_2 ),
        .I3(\axi_araddr_reg[9]_0 [4]),
        .I4(\imr_reg_reg[31]_0 [7]),
        .O(\axi_rdata[30]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_8 
       (.I0(\slv_reg_0x124_reg[30] ),
        .I1(\slv_reg_0x12C_reg[30] ),
        .I2(\axi_araddr_reg[5]_2 ),
        .I3(\axi_araddr_reg[3]_rep__0_0 ),
        .I4(\axi_araddr_reg[5]_4 ),
        .I5(\axi_rdata_reg[30]_i_16_n_0 ),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[31]_i_10 
       (.I0(isr_read[31]),
        .I1(Q[9]),
        .I2(\axi_araddr_reg[2]_rep__3 ),
        .I3(\axi_araddr_reg[8]_rep__1 ),
        .I4(\imr_reg_reg[31]_0 [8]),
        .O(\axi_rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000B0000)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_araddr_reg[9] ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_araddr_reg[9]_0 [3]),
        .I3(\axi_araddr_reg[9]_0 [2]),
        .I4(\axi_araddr_reg[5] ),
        .I5(\axi_araddr_reg[2]_rep__3_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h15FF1555FFFF1555)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_araddr_reg[5]_10 ),
        .I1(\axi_rdata[31]_i_10_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\axi_araddr_reg[4]_rep__0_1 ),
        .I4(\axi_araddr_reg[9]_0 [1]),
        .I5(\axi_araddr_reg[2]_rep__3_1 ),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4440)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_araddr_reg[9]_2 ),
        .I1(\axi_araddr_reg[6] ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata[3]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_4 ),
        .I5(\axi_araddr_reg[2]_rep__0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFEFEFFFCFCFCFCFC)) 
    \axi_rdata[3]_i_12 
       (.I0(\axi_rdata[3]_i_20_n_0 ),
        .I1(\slv_reg_0x100_reg[3] ),
        .I2(\slv_reg_0x10_reg[3] ),
        .I3(\slv_reg_0x10C_reg[3] ),
        .I4(\axi_araddr_reg[4]_rep__0_1 ),
        .I5(\axi_araddr_reg[3]_rep__0 ),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[3]_i_20 
       (.I0(isr_read[3]),
        .I1(Q[3]),
        .I2(\axi_araddr_reg[2]_rep__0_2 ),
        .I3(\axi_araddr_reg[9]_0 [4]),
        .I4(\imr_reg_reg[31]_0 [3]),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(\slv_reg_0x124_reg[3] ),
        .I1(\slv_reg_0x12C_reg[3] ),
        .I2(\axi_araddr_reg[5]_2 ),
        .I3(\axi_araddr_reg[2]_rep__0_1 ),
        .I4(\axi_araddr_reg[5]_4 ),
        .I5(\axi_rdata[3]_i_12_n_0 ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_araddr_reg[6] ),
        .I1(\axi_araddr_reg[8] ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata_reg[4]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_3 ),
        .I5(\axi_araddr_reg[2]_1 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFEFEFFFCFCFCFCFC)) 
    \axi_rdata[4]_i_19 
       (.I0(\axi_rdata[4]_i_27_n_0 ),
        .I1(\slv_reg_0x100_reg[4] ),
        .I2(\slv_reg_0x10_reg[4] ),
        .I3(\slv_reg_0x10C_reg[4] ),
        .I4(\axi_araddr_reg[4]_rep__0_1 ),
        .I5(\axi_araddr_reg[3]_rep__0 ),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_27 
       (.I0(isr_read[4]),
        .I1(Q[4]),
        .I2(\axi_araddr_reg[9]_0 [0]),
        .I3(\imr_reg_reg[31]_0 [4]),
        .I4(\axi_araddr_reg[9]_0 [4]),
        .I5(\cfg_phy_mem_map_status_reg[336] [0]),
        .O(\axi_rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_araddr_reg[8]_rep__0 ),
        .I1(\axi_araddr_reg[9]_0 [5]),
        .I2(\axi_rdata[5]_i_3_n_0 ),
        .I3(\axi_araddr_reg[6] ),
        .I4(\axi_araddr_reg[4]_rep_2 ),
        .I5(\slv_reg_0x80_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEECCCCCCEECCCCFC)) 
    \axi_rdata[5]_i_11 
       (.I0(\axi_rdata[5]_i_22_n_0 ),
        .I1(\slv_reg_0x10_reg[5] ),
        .I2(\slv_reg_0x100_reg[5] [1]),
        .I3(\axi_araddr_reg[4]_rep__0_1 ),
        .I4(\axi_araddr_reg[3]_rep__0 ),
        .I5(\axi_araddr_reg[2]_rep_3 ),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_22 
       (.I0(isr_read[5]),
        .I1(Q[5]),
        .I2(\axi_araddr_reg[2]_rep ),
        .I3(\imr_reg_reg[31]_0 [5]),
        .I4(\axi_araddr_reg[8]_rep__0_0 ),
        .I5(\cfg_phy_mem_map_status_reg[336] [1]),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00004447FFFF4447)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_araddr_reg[2]_rep_2 ),
        .I1(\axi_araddr_reg[5]_4 ),
        .I2(\slv_reg_0x108_reg[5] ),
        .I3(\axi_rdata[5]_i_11_n_0 ),
        .I4(\axi_araddr_reg[5]_2 ),
        .I5(\axi_araddr_reg[5]_8 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4544)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_araddr_reg[5]_1 ),
        .I1(\axi_araddr_reg[9]_1 ),
        .I2(\axi_araddr_reg[5]_2 ),
        .I3(\axi_rdata_reg[6]_i_5_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_1 ),
        .I5(\axi_araddr_reg[2]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \axi_rdata[6]_i_13 
       (.I0(\slv_reg_0x108_reg[6] ),
        .I1(\axi_araddr_reg[8]_rep__2_0 ),
        .I2(\imr_reg_reg[31]_0 [6]),
        .I3(\slv_reg_0x14_reg[6] ),
        .I4(\axi_rdata[6]_i_25_n_0 ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \axi_rdata[6]_i_25 
       (.I0(\axi_araddr_reg[3]_rep__0 ),
        .I1(\axi_araddr_reg[4]_rep ),
        .I2(isr_read[6]),
        .I3(\axi_araddr_reg[8]_rep__2 ),
        .I4(Q[6]),
        .I5(\axi_araddr_reg[2]_rep__3 ),
        .O(\axi_rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_araddr_reg[6] ),
        .I1(\axi_araddr_reg[5]_0 ),
        .I2(\axi_araddr_reg[9]_0 [5]),
        .I3(\axi_rdata[7]_i_3_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_0 ),
        .I5(\axi_araddr_reg[2] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \axi_rdata[7]_i_11 
       (.I0(\slv_reg_0x10C_reg[7] ),
        .I1(\axi_araddr_reg[3]_rep__0_1 ),
        .I2(\slv_reg_0x10_reg[7] ),
        .I3(\axi_araddr_reg[9]_0 [1]),
        .I4(\slv_reg_0x100_reg[7] ),
        .I5(\axi_rdata[7]_i_25_n_0 ),
        .O(\axi_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \axi_rdata[7]_i_25 
       (.I0(\axi_araddr_reg[3]_rep__0 ),
        .I1(\axi_araddr_reg[4]_rep ),
        .I2(isr_read[7]),
        .I3(\axi_araddr_reg[8]_rep__3 ),
        .I4(Q[7]),
        .I5(\axi_araddr_reg[2]_rep ),
        .O(\axi_rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h000000000202F2FF)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_araddr_reg[3]_rep__2 ),
        .I1(\slv_reg_0x124_reg[7] ),
        .I2(\axi_araddr_reg[4]_rep__0_1 ),
        .I3(\axi_araddr_reg[9]_0 [1]),
        .I4(\slv_reg_0x138_reg[7] ),
        .I5(\axi_rdata[7]_i_11_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  MUXF8 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata_reg[1]_i_9_n_0 ),
        .I1(\axi_araddr_reg[5]_5 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(\axi_araddr_reg[5]_2 ));
  MUXF7 \axi_rdata_reg[1]_i_9 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\axi_araddr_reg[2]_4 ),
        .O(\axi_rdata_reg[1]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_4 ));
  MUXF7 \axi_rdata_reg[2]_i_10 
       (.I0(\axi_rdata[2]_i_21_n_0 ),
        .I1(\axi_araddr_reg[2]_5 ),
        .O(\axi_rdata_reg[2]_i_10_n_0 ),
        .S(\axi_araddr_reg[5]_4 ));
  MUXF8 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata_reg[2]_i_10_n_0 ),
        .I1(\axi_araddr_reg[5]_6 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(\axi_araddr_reg[5]_2 ));
  MUXF8 \axi_rdata_reg[30]_i_16 
       (.I0(\axi_araddr_reg[3]_rep__0_2 ),
        .I1(\axi_rdata_reg[30]_i_22_n_0 ),
        .O(\axi_rdata_reg[30]_i_16_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_1 ));
  MUXF7 \axi_rdata_reg[30]_i_22 
       (.I0(\slv_reg_0x14_reg[30] ),
        .I1(\axi_rdata[30]_i_32_n_0 ),
        .O(\axi_rdata_reg[30]_i_22_n_0 ),
        .S(\axi_araddr_reg[3]_rep__0 ));
  MUXF7 \axi_rdata_reg[30]_i_4 
       (.I0(\axi_rdata[30]_i_8_n_0 ),
        .I1(\axi_araddr_reg[5]_9 ),
        .O(\axi_rdata_reg[30]_i_4_n_0 ),
        .S(\axi_araddr_reg[9]_0 [5]));
  MUXF8 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata_reg[4]_i_9_n_0 ),
        .I1(\axi_araddr_reg[5]_7 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(\axi_araddr_reg[5]_2 ));
  MUXF7 \axi_rdata_reg[4]_i_9 
       (.I0(\axi_rdata[4]_i_19_n_0 ),
        .I1(\axi_araddr_reg[2]_6 ),
        .O(\axi_rdata_reg[4]_i_9_n_0 ),
        .S(\axi_araddr_reg[5]_4 ));
  MUXF7 \axi_rdata_reg[6]_i_5 
       (.I0(\axi_rdata[6]_i_13_n_0 ),
        .I1(\axi_araddr_reg[2]_7 ),
        .O(\axi_rdata_reg[6]_i_5_n_0 ),
        .S(\axi_araddr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    irq_i_1
       (.I0(irq_i_2_n_0),
        .I1(\imr_reg_reg[31] [0]),
        .I2(isr_read[0]),
        .I3(\imr_reg_reg[31] [6]),
        .I4(isr_read[6]),
        .I5(irq_i_3_n_0),
        .O(irq0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_2
       (.I0(\imr_reg_reg[31] [8]),
        .I1(isr_read[30]),
        .I2(\imr_reg_reg[31] [9]),
        .I3(isr_read[31]),
        .O(irq_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    irq_i_3
       (.I0(isr_read[3]),
        .I1(\imr_reg_reg[31] [3]),
        .I2(isr_read[4]),
        .I3(\imr_reg_reg[31] [4]),
        .I4(irq_i_4_n_0),
        .I5(irq_i_5_n_0),
        .O(irq_i_3_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_4
       (.I0(\imr_reg_reg[31] [5]),
        .I1(isr_read[5]),
        .I2(\imr_reg_reg[31] [1]),
        .I3(isr_read[1]),
        .O(irq_i_4_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_5
       (.I0(\imr_reg_reg[31] [7]),
        .I1(isr_read[7]),
        .I2(\imr_reg_reg[31] [2]),
        .I3(isr_read[2]),
        .O(irq_i_5_n_0));
  FDRE irq_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(irq0),
        .Q(irq),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_freq_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [7]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [7]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [7]),
        .O(r_clkdet_mask_rx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_freq_event_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [7]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_timer_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [9]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [9]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [9]),
        .O(r_clkdet_mask_rx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_timer_event_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [9]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_freq_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [6]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [6]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [6]),
        .O(r_clkdet_mask_tx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_freq_event_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [6]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_timer_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [8]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [8]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [8]),
        .O(r_clkdet_mask_tx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_timer_event_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [8]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    r_clkdet_status_rx_freq_event_updated_sticky_i_1
       (.I0(clkdet_rx_freq_event_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [17]),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [7]),
        .I4(isr_read[7]),
        .O(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[7]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    r_clkdet_status_rx_timer_event_updated_sticky_i_1
       (.I0(clkdet_rx_timer_event_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [16]),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [9]),
        .I4(isr_read[31]),
        .O(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[31]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    r_clkdet_status_tx_freq_event_updated_sticky_i_1
       (.I0(clkdet_tx_freq_event_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [15]),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [6]),
        .I4(isr_read[6]),
        .O(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[6]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h4FFF4444)) 
    r_clkdet_status_tx_timer_event_updated_sticky_i_1
       (.I0(clkdet_tx_timer_event_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [14]),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [8]),
        .I4(isr_read[30]),
        .O(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[30]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_cpll_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [2]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [2]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [2]),
        .O(r_gt_mask_cpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_cpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_cpll_lock_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [2]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll1_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [5]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [5]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [5]),
        .O(r_gt_mask_qpll1_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll1_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll1_lock_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [5]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [3]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [3]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [3]),
        .O(r_gt_mask_qpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll_lock_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [3]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_rx_resetdone_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [1]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [1]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [1]),
        .O(r_gt_mask_rx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_rx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_rx_resetdone_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [1]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_alignment_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [4]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [4]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [4]),
        .O(r_gt_mask_tx_alignment_updated_i_1_n_0));
  FDSE r_gt_mask_tx_alignment_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_alignment_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [4]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_resetdone_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [0]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [0]),
        .I3(wr_en_2_idr),
        .I4(\imr_reg_reg[31] [0]),
        .O(r_gt_mask_tx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_tx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_resetdone_updated_i_1_n_0),
        .Q(\imr_reg_reg[31] [0]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    r_gt_status_cpll_lock_updated_sticky_i_1
       (.I0(wr_en_2_isr_reg),
        .I1(\slv_reg_0x11C_reg[31] [2]),
        .I2(r_gt_status_cpll_lock_updated_sticky_i_2_n_0),
        .I3(isr_read[2]),
        .O(r_gt_status_cpll_lock_updated_sticky_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    r_gt_status_cpll_lock_updated_sticky_i_2
       (.I0(gt_status_cpll_lock_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [11]),
        .I2(\cfg_phy_mem_map_status_reg[336] [12]),
        .I3(\cfg_phy_mem_map_status_reg[336] [13]),
        .O(r_gt_status_cpll_lock_updated_sticky_i_2_n_0));
  FDRE r_gt_status_cpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_cpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[2]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_qpll1_lock_updated_sticky_i_1
       (.I0(\cfg_phy_mem_map_status_reg[336] [1]),
        .I1(gt_status_qpll1_lock_updated_q),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [5]),
        .I4(isr_read[5]),
        .O(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll1_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[5]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_qpll_lock_updated_sticky_i_1
       (.I0(\cfg_phy_mem_map_status_reg[336] [0]),
        .I1(gt_status_qpll_lock_updated_q),
        .I2(wr_en_2_isr_reg),
        .I3(\slv_reg_0x11C_reg[31] [3]),
        .I4(isr_read[3]),
        .O(r_gt_status_qpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[3]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    r_gt_status_rx_resetdone_updated_sticky_i_1
       (.I0(wr_en_2_isr_reg),
        .I1(\slv_reg_0x11C_reg[31] [1]),
        .I2(r_gt_status_rx_resetdone_updated_sticky_i_2_n_0),
        .I3(isr_read[1]),
        .O(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    r_gt_status_rx_resetdone_updated_sticky_i_2
       (.I0(gt_status_rx_resetdone_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [7]),
        .I2(\cfg_phy_mem_map_status_reg[336] [5]),
        .I3(\cfg_phy_mem_map_status_reg[336] [6]),
        .O(r_gt_status_rx_resetdone_updated_sticky_i_2_n_0));
  FDRE r_gt_status_rx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[1]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    r_gt_status_tx_alignment_updated_sticky_i_1
       (.I0(wr_en_2_isr_reg),
        .I1(\slv_reg_0x11C_reg[31] [4]),
        .I2(r_gt_status_tx_alignment_updated_sticky_i_2_n_0),
        .I3(isr_read[4]),
        .O(r_gt_status_tx_alignment_updated_sticky_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    r_gt_status_tx_alignment_updated_sticky_i_2
       (.I0(gt_status_tx_alignment_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [9]),
        .I2(\cfg_phy_mem_map_status_reg[336] [10]),
        .I3(\cfg_phy_mem_map_status_reg[336] [8]),
        .O(r_gt_status_tx_alignment_updated_sticky_i_2_n_0));
  FDRE r_gt_status_tx_alignment_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_alignment_updated_sticky_i_1_n_0),
        .Q(isr_read[4]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    r_gt_status_tx_resetdone_updated_sticky_i_1
       (.I0(wr_en_2_isr_reg),
        .I1(\slv_reg_0x11C_reg[31] [0]),
        .I2(r_gt_status_tx_resetdone_updated_sticky_i_2_n_0),
        .I3(isr_read[0]),
        .O(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    r_gt_status_tx_resetdone_updated_sticky_i_2
       (.I0(gt_status_tx_resetdone_updated_q),
        .I1(\cfg_phy_mem_map_status_reg[336] [3]),
        .I2(\cfg_phy_mem_map_status_reg[336] [4]),
        .I3(\cfg_phy_mem_map_status_reg[336] [2]),
        .O(r_gt_status_tx_resetdone_updated_sticky_i_2_n_0));
  FDRE r_gt_status_tx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[0]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
endmodule

module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0
   (clk_rx_freq_evt_reg,
    clk_rx_freq_lock_reg,
    vid_phy_axi4lite_aclk,
    D,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[7] ,
    b0_clkdet_ctrl_run);
  output clk_rx_freq_evt_reg;
  input clk_rx_freq_lock_reg;
  input vid_phy_axi4lite_aclk;
  input [0:0]D;
  input wr_en_2_isr;
  input [0:0]\slv_reg_0x11C_reg[7] ;
  input b0_clkdet_ctrl_run;

  wire [0:0]D;
  wire b0_clkdet_ctrl_run;
  wire clk_a_del;
  wire clk_rx_freq_evt_reg;
  wire clk_rx_freq_lock_reg;
  wire [0:0]\slv_reg_0x11C_reg[7] ;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_lock_reg),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BEBEBE00000000)) 
    clk_rx_freq_evt_i_1
       (.I0(D),
        .I1(clk_rx_freq_lock_reg),
        .I2(clk_a_del),
        .I3(wr_en_2_isr),
        .I4(\slv_reg_0x11C_reg[7] ),
        .I5(b0_clkdet_ctrl_run),
        .O(clk_rx_freq_evt_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_lib_edge_v1_0" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_0
   (clk_rx_tmr_end,
    clk_rx_tmr_evt_reg,
    vid_phy_axi4lite_aclk,
    Q,
    D,
    clkdet_ctrl_rx_tmr_clr_del,
    b0_clkdet_rx_tmr_evt_clr,
    b0_clkdet_ctrl_run);
  output clk_rx_tmr_end;
  output clk_rx_tmr_evt_reg;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input [0:0]D;
  input clkdet_ctrl_rx_tmr_clr_del;
  input b0_clkdet_rx_tmr_evt_clr;
  input b0_clkdet_ctrl_run;

  wire [0:0]D;
  wire [31:0]Q;
  wire b0_clkdet_ctrl_run;
  wire b0_clkdet_rx_tmr_evt_clr;
  wire clk_a_del;
  wire clk_a_del_i_2__0_n_0;
  wire clk_a_del_i_3__0_n_0;
  wire clk_a_del_i_4__0_n_0;
  wire clk_a_del_i_5__0_n_0;
  wire clk_a_del_i_6__0_n_0;
  wire clk_a_del_i_7__0_n_0;
  wire clk_a_del_i_8__0_n_0;
  wire clk_a_del_i_9__0_n_0;
  wire clk_rx_tmr_end;
  wire clk_rx_tmr_evt_reg;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire vid_phy_axi4lite_aclk;

  LUT4 #(
    .INIT(16'h0008)) 
    clk_a_del_i_1__0
       (.I0(clk_a_del_i_2__0_n_0),
        .I1(clk_a_del_i_3__0_n_0),
        .I2(clk_a_del_i_4__0_n_0),
        .I3(clk_a_del_i_5__0_n_0),
        .O(clk_rx_tmr_end));
  LUT5 #(
    .INIT(32'h00010000)) 
    clk_a_del_i_2__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(clk_a_del_i_6__0_n_0),
        .O(clk_a_del_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    clk_a_del_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clk_a_del_i_7__0_n_0),
        .O(clk_a_del_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clk_a_del_i_4__0
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(clk_a_del_i_8__0_n_0),
        .O(clk_a_del_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clk_a_del_i_5__0
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(clk_a_del_i_9__0_n_0),
        .O(clk_a_del_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_6__0
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(clk_a_del_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_7__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(clk_a_del_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clk_a_del_i_8__0
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .I3(Q[30]),
        .O(clk_a_del_i_8__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clk_a_del_i_9__0
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[23]),
        .O(clk_a_del_i_9__0_n_0));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000ABAA00000000)) 
    clk_rx_tmr_evt_i_1
       (.I0(D),
        .I1(clk_a_del),
        .I2(clkdet_ctrl_rx_tmr_clr_del),
        .I3(clk_rx_tmr_end),
        .I4(b0_clkdet_rx_tmr_evt_clr),
        .I5(b0_clkdet_ctrl_run),
        .O(clk_rx_tmr_evt_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_lib_edge_v1_0" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_1
   (clk_tx_freq_evt_reg,
    clk_tx_freq_lock_reg,
    vid_phy_axi4lite_aclk,
    D,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[6] ,
    b0_clkdet_ctrl_run);
  output clk_tx_freq_evt_reg;
  input clk_tx_freq_lock_reg;
  input vid_phy_axi4lite_aclk;
  input [0:0]D;
  input wr_en_2_isr;
  input [0:0]\slv_reg_0x11C_reg[6] ;
  input b0_clkdet_ctrl_run;

  wire [0:0]D;
  wire b0_clkdet_ctrl_run;
  wire clk_a_del;
  wire clk_tx_freq_evt_reg;
  wire clk_tx_freq_lock_reg;
  wire [0:0]\slv_reg_0x11C_reg[6] ;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_lock_reg),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BEBEBE00000000)) 
    clk_tx_freq_evt_i_1
       (.I0(D),
        .I1(clk_tx_freq_lock_reg),
        .I2(clk_a_del),
        .I3(wr_en_2_isr),
        .I4(\slv_reg_0x11C_reg[6] ),
        .I5(b0_clkdet_ctrl_run),
        .O(clk_tx_freq_evt_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_0_4_lib_edge_v1_0" *) 
module design_1_vid_phy_controller_0_0_vid_phy_controller_v2_0_4_lib_edge_v1_0_2
   (clk_tx_tmr_end,
    clk_tx_tmr_evt_reg,
    vid_phy_axi4lite_aclk,
    Q,
    D,
    clkdet_ctrl_tx_tmr_clr_del,
    b0_clkdet_tx_tmr_evt_clr,
    b0_clkdet_ctrl_run);
  output clk_tx_tmr_end;
  output clk_tx_tmr_evt_reg;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input [0:0]D;
  input clkdet_ctrl_tx_tmr_clr_del;
  input b0_clkdet_tx_tmr_evt_clr;
  input b0_clkdet_ctrl_run;

  wire [0:0]D;
  wire [31:0]Q;
  wire b0_clkdet_ctrl_run;
  wire b0_clkdet_tx_tmr_evt_clr;
  wire clk_a_del;
  wire clk_a_del_i_2_n_0;
  wire clk_a_del_i_3_n_0;
  wire clk_a_del_i_4_n_0;
  wire clk_a_del_i_5_n_0;
  wire clk_a_del_i_6_n_0;
  wire clk_a_del_i_7_n_0;
  wire clk_a_del_i_8_n_0;
  wire clk_a_del_i_9_n_0;
  wire clk_tx_tmr_end;
  wire clk_tx_tmr_evt_reg;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire vid_phy_axi4lite_aclk;

  LUT4 #(
    .INIT(16'h0008)) 
    clk_a_del_i_1
       (.I0(clk_a_del_i_2_n_0),
        .I1(clk_a_del_i_3_n_0),
        .I2(clk_a_del_i_4_n_0),
        .I3(clk_a_del_i_5_n_0),
        .O(clk_tx_tmr_end));
  LUT5 #(
    .INIT(32'h00010000)) 
    clk_a_del_i_2
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(clk_a_del_i_6_n_0),
        .O(clk_a_del_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    clk_a_del_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clk_a_del_i_7_n_0),
        .O(clk_a_del_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clk_a_del_i_4
       (.I0(Q[27]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(Q[24]),
        .I4(clk_a_del_i_8_n_0),
        .O(clk_a_del_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    clk_a_del_i_5
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .I3(Q[16]),
        .I4(clk_a_del_i_9_n_0),
        .O(clk_a_del_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_6
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(clk_a_del_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_7
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(clk_a_del_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clk_a_del_i_8
       (.I0(Q[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .I3(Q[30]),
        .O(clk_a_del_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    clk_a_del_i_9
       (.I0(Q[20]),
        .I1(Q[21]),
        .I2(Q[22]),
        .I3(Q[23]),
        .O(clk_a_del_i_9_n_0));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000ABAA00000000)) 
    clk_tx_tmr_evt_i_1
       (.I0(D),
        .I1(clk_a_del),
        .I2(clkdet_ctrl_tx_tmr_clr_del),
        .I3(clk_tx_tmr_end),
        .I4(b0_clkdet_tx_tmr_evt_clr),
        .I5(b0_clkdet_ctrl_run),
        .O(clk_tx_tmr_evt_reg));
endmodule

(* DEST_SYNC_FF = "3" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) 
(* VERSION = "0" *) (* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire dest_clk;
  wire [32:0]dest_out;
  wire src_clk;
  wire [32:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__529 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__539 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__540 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__541 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__542 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__543 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__544 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__545 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__546 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__547 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__548 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__530 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__549 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__550 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__551 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__552 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__553 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__554 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__555 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__556 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__557 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__558 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__531 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__559 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__560 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__561 \single_array[32].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[32]),
        .src_clk(src_clk),
        .src_in(src_in[32]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__532 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__533 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__534 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__535 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__536 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__537 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__538 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "32" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire dest_clk;
  wire [31:0]dest_out;
  wire src_clk;
  wire [31:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__497 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__507 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__508 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__509 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__510 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__511 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__512 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__513 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__514 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__515 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__516 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__498 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__517 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__518 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__519 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__520 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__521 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__522 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__523 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__524 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__525 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__526 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__499 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__527 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__528 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__500 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__501 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__502 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__503 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__504 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__505 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__506 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "32" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire dest_clk;
  wire [31:0]dest_out;
  wire src_clk;
  wire [31:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__695 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__705 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__706 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__707 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__708 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__709 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__710 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__711 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__712 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__713 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__714 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__696 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__715 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__716 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__717 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__718 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__719 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__720 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__721 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__722 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__723 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__724 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__697 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__725 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__726 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__698 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__699 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__700 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__701 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__702 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__703 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__704 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "32" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire dest_clk;
  wire [31:0]dest_out;
  wire src_clk;
  wire [31:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__629 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__639 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__640 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__641 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__642 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__643 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__644 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__645 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__646 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__647 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__648 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__630 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__649 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__650 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__651 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__652 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__653 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__654 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__655 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__656 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__657 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__658 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__631 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__659 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__660 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__632 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__633 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__634 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__635 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__636 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__637 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__638 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "32" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized0__xdcDup__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire dest_clk;
  wire [31:0]dest_out;
  wire src_clk;
  wire [31:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__563 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__573 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__574 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__575 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__576 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__577 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__578 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__579 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__580 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__581 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__582 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__564 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__583 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__584 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__585 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__586 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__587 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__588 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__589 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__590 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__591 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__592 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__565 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__593 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__594 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__566 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__567 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__568 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__569 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__570 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__571 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__572 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "18" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire dest_clk;
  wire [17:0]dest_out;
  wire src_clk;
  wire [17:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__475 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__485 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__486 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__487 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__488 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__489 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__490 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__491 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__492 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__476 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__477 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__478 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__479 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__480 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__481 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__482 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__483 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__484 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "3" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire dest_clk;
  wire [2:0]dest_out;
  wire src_clk;
  wire [2:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__415 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__416 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__417 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "2" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire dest_clk;
  wire [1:0]dest_out;
  wire src_clk;
  wire [1:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__413 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__414 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__409 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__410 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__411 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__412 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized13
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__405 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__406 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__407 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__408 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "3" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized14
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire dest_clk;
  wire [2:0]dest_out;
  wire src_clk;
  wire [2:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__402 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__403 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__404 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "2" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire dest_clk;
  wire [1:0]dest_out;
  wire src_clk;
  wire [1:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__400 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__401 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "18" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire dest_clk;
  wire [17:0]dest_out;
  wire src_clk;
  wire [17:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__457 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__467 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__468 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__469 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__470 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__471 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__472 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__473 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__474 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__458 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__459 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__460 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__461 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__462 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__463 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__464 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__465 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__466 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "18" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire dest_clk;
  wire [17:0]dest_out;
  wire src_clk;
  wire [17:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__439 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__449 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__450 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__451 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__452 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__453 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__454 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__455 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__456 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__440 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__441 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__442 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__443 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__444 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__445 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__446 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__447 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__448 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__435 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__436 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__437 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__438 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__431 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__432 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__433 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__434 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "3" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire dest_clk;
  wire [2:0]dest_out;
  wire src_clk;
  wire [2:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__428 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__429 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__430 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "2" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire dest_clk;
  wire [1:0]dest_out;
  wire src_clk;
  wire [1:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__426 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__427 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__422 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__423 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__424 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__425 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__parameterized9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire dest_clk;
  wire [3:0]dest_out;
  wire src_clk;
  wire [3:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__418 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__419 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__420 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__421 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "33" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire dest_clk;
  wire [32:0]dest_out;
  wire src_clk;
  wire [32:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__727 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__737 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__738 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__739 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__740 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__741 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__742 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__743 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__744 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__745 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__746 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__728 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__747 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__748 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__749 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__750 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__751 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__752 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__753 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__754 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__755 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__756 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__729 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__757 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__758 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__759 \single_array[32].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[32]),
        .src_clk(src_clk),
        .src_in(src_in[32]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__730 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__731 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__732 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__733 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__734 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__735 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__736 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "33" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire dest_clk;
  wire [32:0]dest_out;
  wire src_clk;
  wire [32:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__661 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__671 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__672 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__673 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__674 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__675 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__676 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__677 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__678 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__679 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__680 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__662 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__681 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__682 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__683 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__684 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__685 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__686 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__687 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__688 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__689 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__690 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__663 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__691 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__692 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__693 \single_array[32].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[32]),
        .src_clk(src_clk),
        .src_in(src_in[32]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__664 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__665 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__666 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__667 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__668 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__669 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__670 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "33" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_array_single__xdcDup__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire dest_clk;
  wire [32:0]dest_out;
  wire src_clk;
  wire [32:0]src_in;

  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__595 \single_array[0].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[0]),
        .src_clk(src_clk),
        .src_in(src_in[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__605 \single_array[10].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[10]),
        .src_clk(src_clk),
        .src_in(src_in[10]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__606 \single_array[11].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[11]),
        .src_clk(src_clk),
        .src_in(src_in[11]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__607 \single_array[12].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[12]),
        .src_clk(src_clk),
        .src_in(src_in[12]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__608 \single_array[13].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[13]),
        .src_clk(src_clk),
        .src_in(src_in[13]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__609 \single_array[14].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[14]),
        .src_clk(src_clk),
        .src_in(src_in[14]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__610 \single_array[15].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[15]),
        .src_clk(src_clk),
        .src_in(src_in[15]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__611 \single_array[16].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[16]),
        .src_clk(src_clk),
        .src_in(src_in[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__612 \single_array[17].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[17]),
        .src_clk(src_clk),
        .src_in(src_in[17]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__613 \single_array[18].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[18]),
        .src_clk(src_clk),
        .src_in(src_in[18]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__614 \single_array[19].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[19]),
        .src_clk(src_clk),
        .src_in(src_in[19]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__596 \single_array[1].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[1]),
        .src_clk(src_clk),
        .src_in(src_in[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__615 \single_array[20].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[20]),
        .src_clk(src_clk),
        .src_in(src_in[20]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__616 \single_array[21].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[21]),
        .src_clk(src_clk),
        .src_in(src_in[21]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__617 \single_array[22].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[22]),
        .src_clk(src_clk),
        .src_in(src_in[22]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__618 \single_array[23].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[23]),
        .src_clk(src_clk),
        .src_in(src_in[23]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__619 \single_array[24].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[24]),
        .src_clk(src_clk),
        .src_in(src_in[24]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__620 \single_array[25].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[25]),
        .src_clk(src_clk),
        .src_in(src_in[25]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__621 \single_array[26].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[26]),
        .src_clk(src_clk),
        .src_in(src_in[26]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__622 \single_array[27].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[27]),
        .src_clk(src_clk),
        .src_in(src_in[27]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__623 \single_array[28].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[28]),
        .src_clk(src_clk),
        .src_in(src_in[28]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__624 \single_array[29].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[29]),
        .src_clk(src_clk),
        .src_in(src_in[29]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__597 \single_array[2].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[2]),
        .src_clk(src_clk),
        .src_in(src_in[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__625 \single_array[30].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[30]),
        .src_clk(src_clk),
        .src_in(src_in[30]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__626 \single_array[31].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[31]),
        .src_clk(src_clk),
        .src_in(src_in[31]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__627 \single_array[32].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[32]),
        .src_clk(src_clk),
        .src_in(src_in[32]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__598 \single_array[3].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[3]),
        .src_clk(src_clk),
        .src_in(src_in[3]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__599 \single_array[4].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[4]),
        .src_clk(src_clk),
        .src_in(src_in[4]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__600 \single_array[5].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[5]),
        .src_clk(src_clk),
        .src_in(src_in[5]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__601 \single_array[6].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[6]),
        .src_clk(src_clk),
        .src_in(src_in[6]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__602 \single_array[7].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[7]),
        .src_clk(src_clk),
        .src_in(src_in[7]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__603 \single_array[8].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[8]),
        .src_clk(src_clk),
        .src_in(src_in[8]));
  (* DEST_SYNC_FF = "3" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_vid_phy_controller_0_0_xpm_cdc_single__604 \single_array[9].xpm_cdc_single_inst 
       (.dest_clk(dest_clk),
        .dest_out(dest_out[9]),
        .src_clk(src_clk),
        .src_in(src_in[9]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[2]),
        .Q(arststages_ff[3]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[3]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__4
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[2]),
        .Q(arststages_ff[3]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[3]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__5
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[2]),
        .Q(arststages_ff[3]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[3]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "4" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[2]),
        .Q(arststages_ff[3]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[3]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "3" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized0
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[2]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "3" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[2]),
        .O(dest_arst));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "3" *) (* INIT = "1" *) 
(* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_async_rst__parameterized2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_arst;
  wire dest_clk;
  wire src_arst;

  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(src_arst),
        .D(arststages_ff[1]),
        .Q(arststages_ff[2]));
  LUT1 #(
    .INIT(2'h1)) 
    dest_arst_INST_0
       (.I0(arststages_ff[2]),
        .O(dest_arst));
endmodule

(* DEST_SYNC_FF = "3" *) (* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__400
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__401
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__402
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__403
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__404
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__405
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__406
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__407
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__408
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__409
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__410
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__411
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__412
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__413
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__414
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__415
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__416
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__417
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__418
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__419
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__420
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__421
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__422
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__423
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__424
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__425
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__426
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__427
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__428
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__429
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__430
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__431
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__432
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__433
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__434
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__435
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__436
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__437
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__438
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__439
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__440
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__441
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__442
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__443
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__444
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__445
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__446
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__447
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__448
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__449
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__450
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__451
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__452
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__453
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__454
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__455
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__456
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__457
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__458
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__459
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__460
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__461
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__462
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__463
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__464
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__465
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__466
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__467
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__468
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__469
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__470
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__471
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__472
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__473
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__474
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__475
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__476
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__477
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__478
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__479
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__480
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__481
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__482
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__483
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__484
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__485
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__486
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__487
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__488
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__489
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__490
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__491
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__492
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__493
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__494
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__495
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__496
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__497
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__498
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__499
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__500
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__501
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__502
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__503
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__504
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__505
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__506
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__507
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__508
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__509
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__510
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__511
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__512
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__513
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__514
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__515
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__516
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__517
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__518
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__519
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__520
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__521
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__522
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__523
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__524
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__525
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__526
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__527
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__528
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__529
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__530
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__531
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__532
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__533
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__534
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__535
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__536
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__537
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__538
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__539
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__540
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__541
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__542
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__543
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__544
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__545
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__546
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__547
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__548
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__549
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__550
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__551
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__552
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__553
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__554
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__555
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__556
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__557
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__558
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__559
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__560
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__561
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__562
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__563
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__564
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__565
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__566
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__567
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__568
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__569
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__570
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__571
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__572
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__573
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__574
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__575
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__576
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__577
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__578
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__579
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__580
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__581
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__582
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__583
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__584
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__585
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__586
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__587
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__588
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__589
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__590
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__591
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__592
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__593
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__594
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__595
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__596
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__597
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__598
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__599
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__600
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__601
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__602
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__603
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__604
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__605
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__606
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__607
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__608
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__609
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__610
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__611
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__612
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__613
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__614
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__615
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__616
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__617
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__618
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__619
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__620
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__621
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__622
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__623
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__624
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__625
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__626
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__627
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__628
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__629
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__630
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__631
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__632
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__633
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__634
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__635
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__636
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__637
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__638
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__639
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__640
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__641
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__642
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__643
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__644
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__645
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__646
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__647
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__648
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__649
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__650
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__651
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__652
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__653
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__654
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__655
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__656
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__657
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__658
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__659
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__660
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__661
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__662
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__663
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__664
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__665
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__666
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__667
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__668
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__669
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__670
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__671
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__672
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__673
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__674
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__675
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__676
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__677
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__678
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__679
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__680
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__681
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__682
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__683
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__684
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__685
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__686
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__687
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__688
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__689
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__690
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__691
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__692
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__693
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__694
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__695
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__696
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__697
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__698
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__699
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__700
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__701
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__702
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__703
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__704
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__705
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__706
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__707
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__708
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__709
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__710
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__711
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__712
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__713
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__714
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__715
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__716
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__717
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__718
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__719
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__720
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__721
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__722
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__723
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__724
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__725
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__726
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__727
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__728
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__729
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__730
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__731
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__732
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__733
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__734
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__735
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__736
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__737
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__738
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__739
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__740
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__741
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__742
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__743
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__744
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__745
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__746
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__747
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__748
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__749
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__750
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__751
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__752
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__753
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__754
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__755
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__756
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__757
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__758
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__759
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__760
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__761
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__762
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__763
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__764
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__765
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__766
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__767
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__768
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__769
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__770
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__771
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__772
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__773
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__774
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__775
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__776
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__777
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__778
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__779
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__780
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__781
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__782
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__783
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__784
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__785
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__786
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__787
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__788
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__789
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__790
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__791
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__792
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__793
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__794
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__795
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__796
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__797
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__798
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__799
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__800
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__801
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "SINGLE" *) 
module design_1_vid_phy_controller_0_0_xpm_cdc_single__802
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
