# Day 13: SystemVerilog for Design

**Week 4 Â· Lab Session**

See `docs/day13_*.md` for detailed session guide.
