# Module Dependency Analysis

**Generated:** 2026-02-10 16:20

**Total Modules Analyzed:** 40

---

## Modules by Category

- **Other:** 40 modules

## Dependency Summary

- **Clocks:** 25 modules
- **Dma:** 17 modules
- **Interrupts:** 36 modules
- **Power:** 20 modules
- **Resets:** 6 modules
- **Safety:** 14 modules

## Modules Requiring Clocks

*(25 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 1:** [Chapter 1](01_Chapter_1.md)
- **Chapter 3:** [Chapter 3](03_Chapter_3.md)
- **Chapter 5:** [Chapter 5](05_Chapter_5.md)
- **Chapter 6:** [Chapter 6](06_Chapter_6.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 11:** [Chapter 11](11_Chapter_11.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 13:** [Chapter 13](13_Chapter_13.md)
- **Chapter 14:** [Chapter 14](14_Chapter_14.md)
- **Chapter 15:** [Chapter 15](15_Chapter_15.md)
- **Chapter 17:** [Chapter 17](17_Chapter_17.md)
- **Chapter 21:** [Chapter 21](21_Chapter_21.md)
- **Chapter 26:** [Chapter 26](26_Chapter_26.md)
- **Chapter 27:** [Chapter 27](27_Chapter_27.md)
- **Chapter 28:** [Chapter 28](28_Chapter_28.md)
- **Chapter 29:** [Chapter 29](29_Chapter_29.md)
- **Chapter 30:** [Chapter 30](30_Chapter_30.md)
- **Chapter 32:** [Chapter 32](32_Chapter_32.md)
- **Chapter 33:** [Chapter 33](33_Chapter_33.md)
- **Chapter 35:** [Chapter 35](35_Chapter_35.md)
- **Chapter 36:** [Chapter 36](36_Chapter_36.md)
- **Chapter 37:** [Chapter 37](37_Chapter_37.md)
- **Chapter 38:** [Chapter 38](38_Chapter_38.md)
- **Chapter 39:** [Chapter 39](39_Chapter_39.md)

## Modules Requiring Resets

*(6 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 14:** [Chapter 14](14_Chapter_14.md)
- **Chapter 15:** [Chapter 15](15_Chapter_15.md)
- **Chapter 21:** [Chapter 21](21_Chapter_21.md)

## Modules Requiring Interrupts

*(36 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 1:** [Chapter 1](01_Chapter_1.md)
- **Chapter 2:** [Chapter 2](02_Chapter_2.md)
- **Chapter 3:** [Chapter 3](03_Chapter_3.md)
- **Chapter 4:** [Chapter 4](04_Chapter_4.md)
- **Chapter 5:** [Chapter 5](05_Chapter_5.md)
- **Chapter 6:** [Chapter 6](06_Chapter_6.md)
- **Chapter 7:** [Chapter 7](07_Chapter_7.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 10:** [Chapter 10](10_Chapter_10.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 13:** [Chapter 13](13_Chapter_13.md)
- **Chapter 14:** [Chapter 14](14_Chapter_14.md)
- **Chapter 15:** [Chapter 15](15_Chapter_15.md)
- **Chapter 16:** [Chapter 16](16_Chapter_16.md)
- **Chapter 17:** [Chapter 17](17_Chapter_17.md)
- **Chapter 18:** [Chapter 18](18_Chapter_18.md)
- **Chapter 19:** [Chapter 19](19_Chapter_19.md)
- **Chapter 20:** [Chapter 20](20_Chapter_20.md)
- **Chapter 22:** [Chapter 22](22_Chapter_22.md)
- **Chapter 23:** [Chapter 23](23_Chapter_23.md)
- **Chapter 24:** [Chapter 24](24_Chapter_24.md)
- **Chapter 26:** [Chapter 26](26_Chapter_26.md)
- **Chapter 27:** [Chapter 27](27_Chapter_27.md)
- **Chapter 28:** [Chapter 28](28_Chapter_28.md)
- ... and 11 more

## Modules Requiring Dma

*(17 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 4:** [Chapter 4](04_Chapter_4.md)
- **Chapter 5:** [Chapter 5](05_Chapter_5.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 10:** [Chapter 10](10_Chapter_10.md)
- **Chapter 11:** [Chapter 11](11_Chapter_11.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 16:** [Chapter 16](16_Chapter_16.md)
- **Chapter 18:** [Chapter 18](18_Chapter_18.md)
- **Chapter 19:** [Chapter 19](19_Chapter_19.md)
- **Chapter 23:** [Chapter 23](23_Chapter_23.md)
- **Chapter 27:** [Chapter 27](27_Chapter_27.md)
- **Chapter 28:** [Chapter 28](28_Chapter_28.md)
- **Chapter 30:** [Chapter 30](30_Chapter_30.md)
- **Chapter 34:** [Chapter 34](34_Chapter_34.md)
- **Chapter 38:** [Chapter 38](38_Chapter_38.md)
- **Chapter 39:** [Chapter 39](39_Chapter_39.md)

## Modules Requiring Power

*(20 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 3:** [Chapter 3](03_Chapter_3.md)
- **Chapter 5:** [Chapter 5](05_Chapter_5.md)
- **Chapter 6:** [Chapter 6](06_Chapter_6.md)
- **Chapter 7:** [Chapter 7](07_Chapter_7.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 10:** [Chapter 10](10_Chapter_10.md)
- **Chapter 11:** [Chapter 11](11_Chapter_11.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 13:** [Chapter 13](13_Chapter_13.md)
- **Chapter 15:** [Chapter 15](15_Chapter_15.md)
- **Chapter 16:** [Chapter 16](16_Chapter_16.md)
- **Chapter 27:** [Chapter 27](27_Chapter_27.md)
- **Chapter 29:** [Chapter 29](29_Chapter_29.md)
- **Chapter 32:** [Chapter 32](32_Chapter_32.md)
- **Chapter 33:** [Chapter 33](33_Chapter_33.md)
- **Chapter 34:** [Chapter 34](34_Chapter_34.md)
- **Chapter 35:** [Chapter 35](35_Chapter_35.md)
- **Chapter 37:** [Chapter 37](37_Chapter_37.md)
- **Chapter 39:** [Chapter 39](39_Chapter_39.md)

## Modules Requiring Safety

*(14 modules)*

- **Chapter 0:** [00_Header](00_Header.md)
- **Chapter 1:** [Chapter 1](01_Chapter_1.md)
- **Chapter 5:** [Chapter 5](05_Chapter_5.md)
- **Chapter 6:** [Chapter 6](06_Chapter_6.md)
- **Chapter 7:** [Chapter 7](07_Chapter_7.md)
- **Chapter 8:** [Chapter 8](08_Chapter_8.md)
- **Chapter 10:** [Chapter 10](10_Chapter_10.md)
- **Chapter 12:** [Chapter 12](12_Chapter_12.md)
- **Chapter 14:** [Chapter 14](14_Chapter_14.md)
- **Chapter 15:** [Chapter 15](15_Chapter_15.md)
- **Chapter 27:** [Chapter 27](27_Chapter_27.md)
- **Chapter 33:** [Chapter 33](33_Chapter_33.md)
- **Chapter 36:** [Chapter 36](36_Chapter_36.md)
- **Chapter 39:** [Chapter 39](39_Chapter_39.md)

## All Modules

| Chapter | Title | Category | Dependencies |
|---------|-------|----------|-------------|
| 0 | 00_Header | Other | clocks, resets, interrupts (+3) |
| 1 | Chapter 1 | Other | clocks, interrupts, safety |
| 2 | Chapter 2 | Other | interrupts |
| 3 | Chapter 3 | Other | clocks, interrupts, power |
| 4 | Chapter 4 | Other | interrupts, dma |
| 5 | Chapter 5 | Other | clocks, interrupts, dma (+2) |
| 6 | Chapter 6 | Other | clocks, interrupts, power (+1) |
| 7 | Chapter 7 | Other | interrupts, power, safety |
| 8 | Chapter 8 | Other | clocks, resets, interrupts (+3) |
| 9 | Chapter 9 | Other | - |
| 10 | Chapter 10 | Other | interrupts, dma, power (+1) |
| 11 | Chapter 11 | Other | clocks, dma, power |
| 12 | Chapter 12 | Other | clocks, resets, interrupts (+3) |
| 13 | Chapter 13 | Other | clocks, interrupts, power |
| 14 | Chapter 14 | Other | clocks, resets, interrupts (+1) |
| 15 | Chapter 15 | Other | clocks, resets, interrupts (+2) |
| 16 | Chapter 16 | Other | interrupts, dma, power |
| 17 | Chapter 17 | Other | clocks, interrupts |
| 18 | Chapter 18 | Other | interrupts, dma |
| 19 | Chapter 19 | Other | interrupts, dma |
| 20 | Chapter 20 | Other | interrupts |
| 21 | Chapter 21 | Other | clocks, resets |
| 22 | Chapter 22 | Other | interrupts |
| 23 | Chapter 23 | Other | interrupts, dma |
| 24 | Chapter 24 | Other | interrupts |
| 25 | Chapter 25 | Other | - |
| 26 | Chapter 26 | Other | clocks, interrupts |
| 27 | Chapter 27 | Other | clocks, interrupts, dma (+2) |
| 28 | Chapter 28 | Other | clocks, interrupts, dma |
| 29 | Chapter 29 | Other | clocks, interrupts, power |
| 30 | Chapter 30 | Other | clocks, interrupts, dma |
| 31 | Chapter 31 | Other | interrupts |
| 32 | Chapter 32 | Other | clocks, interrupts, power |
| 33 | Chapter 33 | Other | clocks, interrupts, power (+1) |
| 34 | Chapter 34 | Other | interrupts, dma, power |
| 35 | Chapter 35 | Other | clocks, interrupts, power |
| 36 | Chapter 36 | Other | clocks, interrupts, safety |
| 37 | Chapter 37 | Other | clocks, interrupts, power |
| 38 | Chapter 38 | Other | clocks, interrupts, dma |
| 39 | Chapter 39 | Other | clocks, interrupts, dma (+2) |
