<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Rajath Ramana</title>

  <!-- Fonts -->
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">

  <style>
    :root {
      --bg: #0b0f19;
      --bg-alt: #0f1525;
      --text: #e5e7eb;
      --muted: #9ca3af;
      --accent: #60a5fa;
      --border: rgba(255,255,255,0.08);
    }

    * {
      box-sizing: border-box;
    }

    html {
      scroll-behavior: smooth;
    }

    body {
      margin: 0;
      font-family: 'Inter', sans-serif;
      background: var(--bg);
      color: var(--text);
      line-height: 1.7;
    }

    a {
      color: var(--accent);
      text-decoration: none;
    }

    a:hover {
      text-decoration: underline;
    }

    .container {
      max-width: 900px;
      margin: auto;
      padding: 64px 24px;
    }

    header {
      display: flex;
      align-items: center;
      gap: 40px;
      padding-bottom: 64px;
      border-bottom: 1px solid var(--border);
    }

    header img {
      width: 160px;
      height: 160px;
      object-fit: cover;
      border-radius: 50%;
      border: 2px solid var(--border);
    }

    h1 {
      font-size: 40px;
      font-weight: 600;
      margin: 0;
    }

    h2 {
      font-size: 24px;
      font-weight: 600;
      margin-top: 64px;
      margin-bottom: 20px;
    }

    p {
      color: var(--text);
      margin-bottom: 14px;
    }

    .muted {
      color: var(--muted);
    }

    ul {
      padding-left: 20px;
    }

    li {
      margin-bottom: 10px;
    }

    .links a {
      margin-right: 14px;
      font-size: 15px;
    }

    section {
      animation: fadeIn 0.8s ease both;
    }

    .card {
      padding: 20px 24px;
      border: 1px solid var(--border);
      border-radius: 12px;
      margin-bottom: 20px;
      background: var(--bg-alt);
    }

    footer {
      margin-top: 100px;
      padding-top: 24px;
      border-top: 1px solid var(--border);
      color: var(--muted);
      font-size: 14px;
      text-align: center;
    }

    @keyframes fadeIn {
      from {
        opacity: 0;
        transform: translateY(8px);
      }
      to {
        opacity: 1;
        transform: translateY(0);
      }
    }

    @media (max-width: 700px) {
      header {
        flex-direction: column;
        text-align: center;
      }
    }
  </style>
</head>

<body>

<div class="container">

  <!-- ================= HEADER ================= -->
  <header>
    <img src="assets/profile.jpg" alt="Rajath Ramana">
    <div>
      <h1>Rajath Ramana</h1>
      <p class="muted">
        MS Electrical Engineering, University of Pennsylvania<br>
        RTL Design · SoC Architecture · Hardware Acceleration
      </p>
      <div class="links">
        <a href="mailto:rajathramana23@gmail.com">Email</a>
        <a href="https://linkedin.com/in/rajath-r" target="_blank">LinkedIn</a>
        <a href="https://github.com/" target="_blank">GitHub</a>
        <a href="assets/resume.pdf" target="_blank">Resume</a>
        <a href="assets/transcripts.pdf" target="_blank">Transcripts</a>
      </div>
    </div>
  </header>

  <!-- ================= ABOUT ================= -->
  <section>
    <h2>About</h2>
    <p>
      I am a Master’s student in Electrical Engineering at the University of Pennsylvania with
      prior industry experience as an RTL Design Engineer at Qualcomm. My interests lie in
      ASIC and SoC design, microarchitecture, and hardware acceleration.
    </p>
    <p>
      I enjoy translating specifications into efficient RTL implementations, reasoning about
      performance and area trade-offs, and debugging complex clock, reset, and SoC integration issues.
    </p>
  </section>

  <!-- ================= EXPERIENCE ================= -->
  <section>
    <h2>Experience</h2>

    <div class="card">
      <strong>RTL Design Engineer — Qualcomm</strong><br>
      <span class="muted">Jul 2023 – Aug 2025 · Hyderabad, India</span>
      <ul>
        <li>Led RTL design of CMSR and TCSR IPs from specification through tape-out in high-volume SoCs.</li>
        <li>Architected centralized fuse distribution logic, eliminating ~60K retention flops and improving efficiency by ~20%.</li>
        <li>Automated SoC integration flows using Python and Tcl across multiple tape-outs.</li>
        <li>Resolved lint and CDC issues across 50+ cores, enabling clean sign-off.</li>
      </ul>
    </div>

    <div class="card">
      <strong>Verification & FPGA Design Intern — NIT Trichy</strong><br>
      <span class="muted">Jan 2022 – May 2022</span>
      <ul>
        <li>Built FPGA-based encryption accelerators with 15–20× throughput improvement.</li>
        <li>Developed RTL testbenches achieving ~85% functional coverage.</li>
        <li>Validated clock/reset behavior and system stability on hardware.</li>
      </ul>
    </div>
  </section>

  <!-- ================= PROJECTS ================= -->
  <section>
    <h2>Projects</h2>

    <div class="card">
      <strong>High-Throughput Heterogeneous Compression Engine</strong>
      <ul>
        <li>Designed a real-time compression pipeline achieving 400 Mb/s on Ultra96 SoC.</li>
        <li>Partitioned workloads across ARM, NEON, and FPGA fabric.</li>
        <li>Verified correctness using RTL testbenches and Ethernet streaming.</li>
      </ul>
    </div>

    <div class="card">
      <strong>Hardware Cryptographic Accelerator</strong>
      <ul>
        <li>Designed RTL for AES-GCM, SHA-256, and ECDSA/ECDH blocks.</li>
        <li>Optimized datapaths via cycle-level microarchitectural analysis.</li>
        <li>Validated on Basys-3 FPGA against software golden models.</li>
      </ul>
    </div>
  </section>

  <!-- ================= COURSEWORK ================= -->
  <section>
    <h2>Coursework</h2>
    <ul>
      <li>Advanced Computer Architecture</li>
      <li>SoC Architecture</li>
      <li>GPGPU Architecture & Programming</li>
      <li>Chip Design & Measurement</li>
      <li>VLSI Fundamentals & Digital Electronics</li>
      <li>Microprocessors & Embedded Systems</li>
    </ul>
  </section>

  <!-- ================= SKILLS ================= -->
  <section>
    <h2>Skills</h2>
    <p>
      <strong>Hardware:</strong> RTL Design & Verification, ASIC/SoC Microarchitecture, CDC/RDC, FPGA, PPA Analysis<br>
      <strong>Languages:</strong> Verilog, SystemVerilog, C/C++, Python, Tcl, CUDA<br>
      <strong>Tools:</strong> VCS, Verdi, Vivado, SpyGlass CDC, ModelSim, Vitis HLS, Linux
    </p>
  </section>

  <footer>
    © 2026 Rajath Ramana
  </footer>

</div>

</body>
</html>
