0.7
2020.2
Nov 18 2020
09:20:35
/home/project/Verilog/1213_UVM_register/1213_UVM_register.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/project/Verilog/1213_UVM_register/1213_UVM_register.srcs/sim_1/new/tb_uvm_register.sv,1734076557,systemVerilog,,,/home/tools/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_uvm_register_sv;reg_interface;tb_uvm_register,,uvm,,,,,,
/home/project/Verilog/1213_UVM_register/1213_UVM_register.srcs/sources_1/new/register.v,1734057817,verilog,,,,register,,uvm,,,,,,
/home/tools/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1605673879,verilog,,,,,,,,,,,,
