<stg><name>ipv4_generate_ipv4<64>3</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %local_ip_address, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:1 %local_ip_address_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %local_ip_address

]]></Node>
<StgValue><ssdm name="local_ip_address_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="128">
<![CDATA[
entry:2 %trunc_ln186 = trunc i128 %local_ip_address_read

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:15 %specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln158"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2">
<![CDATA[
entry:16 %gi_state_load = load i2 %gi_state

]]></Node>
<StgValue><ssdm name="gi_state_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16">
<![CDATA[
entry:17 %header_idx_2_load = load i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="header_idx_2_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="160" op_0_bw="160">
<![CDATA[
entry:18 %p_Val2_21 = load i160 %header_header_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:19 %switch_ln175 = switch i2 %gi_state_load, void %sw.bb.i.i, i2 3, void %sw.bb19.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %sw.bb10.i.i

]]></Node>
<StgValue><ssdm name="switch_ln175"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb10.i.i:0 %tmp_i_i_259 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i_259"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10.i.i:1 %br_ln215 = br i1 %tmp_i_i_259, void %if.end18.i.i, void %if.then12.i.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then12.i.i:0 %tx_shift2ipv4Fifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo

]]></Node>
<StgValue><ssdm name="tx_shift2ipv4Fifo_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="128">
<![CDATA[
if.then12.i.i:1 %currWord_data_V_14 = trunc i128 %tx_shift2ipv4Fifo_read_1

]]></Node>
<StgValue><ssdm name="currWord_data_V_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then12.i.i:2 %currWord_last_V_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="16">
<![CDATA[
if.then12.i.i:3 %trunc_ln76_5 = trunc i16 %header_idx_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="16">
<![CDATA[
if.then12.i.i:4 %trunc_ln76_6 = trunc i16 %header_idx_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
if.then12.i.i:5 %shl_ln76_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln76_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="22">
<![CDATA[
if.then12.i.i:6 %zext_ln76_2 = zext i22 %shl_ln76_2

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then12.i.i:7 %add_ln76_2 = add i23 %zext_ln76_2, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then12.i.i:8 %icmp_ln76_2 = icmp_ult  i23 %add_ln76_2, i23 161

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then12.i.i:9 %br_ln76 = br i1 %icmp_ln76_2, void %if.else.i19.i.i, void %if.then.i16.i.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.else.i19.i.i:0 %icmp_ln82_2 = icmp_ult  i22 %shl_ln76_2, i22 160

]]></Node>
<StgValue><ssdm name="icmp_ln82_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i19.i.i:1 %br_ln82 = br i1 %icmp_ln82_2, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i, void %if.then19.i23.i.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
if.then19.i23.i.i:0 %tmp_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_6, i6 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="160" op_0_bw="8">
<![CDATA[
if.then19.i23.i.i:1 %zext_ln628_9 = zext i8 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln628_9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="160" op_0_bw="8">
<![CDATA[
if.then19.i23.i.i:2 %zext_ln628_10 = zext i8 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln628_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i23.i.i:3 %lshr_ln628_9 = lshr i160 %p_Val2_21, i160 %zext_ln628_9

]]></Node>
<StgValue><ssdm name="lshr_ln628_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i23.i.i:4 %lshr_ln628_10 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_10

]]></Node>
<StgValue><ssdm name="lshr_ln628_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i23.i.i:5 %p_Result_29 = and i160 %lshr_ln628_9, i160 %lshr_ln628_10

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="160">
<![CDATA[
if.then19.i23.i.i:6 %trunc_ln368_2 = trunc i160 %p_Result_29

]]></Node>
<StgValue><ssdm name="trunc_ln368_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then19.i23.i.i:7 %p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V_14, i32 %trunc_ln368_2, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then19.i23.i.i:8 %add_ln85_2 = add i16 %header_idx_2_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then19.i23.i.i:9 %store_ln85 = store i16 %add_ln85_2, i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="0"/>
<literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
if.then19.i23.i.i:10 %br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
if.then.i16.i.i:0 %tmp_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="160" op_0_bw="8">
<![CDATA[
if.then.i16.i.i:1 %zext_ln628_8 = zext i8 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln628_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then.i16.i.i:2 %lshr_ln628_8 = lshr i160 %p_Val2_21, i160 %zext_ln628_8

]]></Node>
<StgValue><ssdm name="lshr_ln628_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="160">
<![CDATA[
if.then.i16.i.i:3 %currWord_data_V_11 = trunc i160 %lshr_ln628_8

]]></Node>
<StgValue><ssdm name="currWord_data_V_11"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i16.i.i:4 %add_ln79_2 = add i16 %header_idx_2_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i16.i.i:5 %store_ln79 = store i16 %add_ln79_2, i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
<literal name="icmp_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
if.then.i16.i.i:6 %br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:1 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2ipv4Fifo_read_1, i32 64, i32 72

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:5 %xor_ln222 = xor i1 %currWord_last_V_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln222"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:6 %select_ln222_cast_i_i = select i1 %xor_ln222, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln222_cast_i_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:7 %store_ln222 = store i2 %select_ln222_cast_i_i, i2 %gi_state

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.end18.i.i:0 %br_ln227 = br void %ipv4_generate_ipv4<64>3.exit

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="16">
<![CDATA[
sw.bb3.i.i:0 %trunc_ln76 = trunc i16 %header_idx_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="16">
<![CDATA[
sw.bb3.i.i:1 %trunc_ln76_4 = trunc i16 %header_idx_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln76_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
sw.bb3.i.i:2 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="23" op_0_bw="22">
<![CDATA[
sw.bb3.i.i:3 %zext_ln76 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb3.i.i:4 %add_ln76 = add i23 %zext_ln76, i23 64

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb3.i.i:5 %icmp_ln76 = icmp_ult  i23 %add_ln76, i23 161

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3.i.i:6 %br_ln76 = br i1 %icmp_ln76, void %if.else.i.i.i, void %if.then.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
if.else.i.i.i:0 %icmp_ln82 = icmp_ult  i22 %shl_ln, i22 160

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:1 %br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i, void %if.then19.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
if.then19.i.i.i:0 %tmp_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="160" op_0_bw="8">
<![CDATA[
if.then19.i.i.i:1 %zext_ln628_6 = zext i8 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln628_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="160" op_0_bw="8">
<![CDATA[
if.then19.i.i.i:2 %zext_ln628_7 = zext i8 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln628_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i.i.i:3 %lshr_ln628_6 = lshr i160 %p_Val2_21, i160 %zext_ln628_6

]]></Node>
<StgValue><ssdm name="lshr_ln628_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i.i.i:4 %lshr_ln628_7 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_7

]]></Node>
<StgValue><ssdm name="lshr_ln628_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then19.i.i.i:5 %p_Result_27 = and i160 %lshr_ln628_6, i160 %lshr_ln628_7

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="160">
<![CDATA[
if.then19.i.i.i:6 %trunc_ln368 = trunc i160 %p_Result_27

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then19.i.i.i:7 %p_Result_28 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %trunc_ln368, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then19.i.i.i:8 %add_ln85 = add i16 %header_idx_2_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then19.i.i.i:9 %store_ln85 = store i16 %add_ln85, i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then19.i.i.i:10 %br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
if.then.i.i.i:0 %tmp_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76, i6 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="160" op_0_bw="8">
<![CDATA[
if.then.i.i.i:1 %zext_ln628 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="160" op_0_bw="160" op_1_bw="160">
<![CDATA[
if.then.i.i.i:2 %lshr_ln628 = lshr i160 %p_Val2_21, i160 %zext_ln628

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="160">
<![CDATA[
if.then.i.i.i:3 %currWord_data_V = trunc i160 %lshr_ln628

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i.i.i:4 %add_ln79 = add i16 %header_idx_2_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i.i.i:5 %store_ln79 = store i16 %add_ln79, i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
if.then.i.i.i:6 %shl_ln7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="23" op_0_bw="22">
<![CDATA[
if.then.i.i.i:7 %zext_ln80 = zext i22 %shl_ln7

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.then.i.i.i:8 %sub_ln80 = sub i23 160, i23 %zext_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="23">
<![CDATA[
if.then.i.i.i:9 %trunc_ln80 = trunc i23 %sub_ln80

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
if.then.i.i.i:10 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then.i.i.i:11 %sub_ln80_3 = sub i11 0, i11 %trunc_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i.i:12 %trunc_ln80_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_3, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln80_8"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then.i.i.i:13 %sub_ln80_4 = sub i8 0, i8 %trunc_ln80_8

]]></Node>
<StgValue><ssdm name="sub_ln80_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i.i:14 %tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_4, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i.i:15 %tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.then.i.i.i:16 %select_ln80 = select i1 %tmp_47, i5 %tmp_48, i5 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i.i.i:17 %icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i.i:18 %br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i:1 %phi_ln1027 = phi i1 %icmp_ln80, void %if.then.i.i.i, i1 1, void %if.then19.i.i.i, i1 1, void %if.else.i.i.i

]]></Node>
<StgValue><ssdm name="phi_ln1027"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i:2 %br_ln199 = br i1 %phi_ln1027, void %if.end7.i.i, void %if.then6.i.i

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="phi_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then6.i.i:0 %store_ln204 = store i2 2, i2 %gi_state

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
<literal name="phi_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i.i:1 %br_ln205 = br void %if.end7.i.i

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb19.i.i:0 %tmp_177_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_177_i_i"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb19.i.i:1 %br_ln229 = br i1 %tmp_177_i_i, void %if.end27.i.i, void %if.then21.i.i

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then21.i.i:0 %tx_shift2ipv4Fifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo

]]></Node>
<StgValue><ssdm name="tx_shift2ipv4Fifo_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then21.i.i:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then21.i.i:3 %br_ln233 = br i1 %currWord_last_V, void %if.end26.i.i, void %if.then25.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then25.i.i:0 %store_ln235 = store i2 0, i2 %gi_state

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then25.i.i:1 %br_ln236 = br void %if.end26.i.i

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
if.end26.i.i:0 %br_ln237 = br void %if.end27.i.i

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end27.i.i:0 %br_ln238 = br void %ipv4_generate_ipv4<64>3.exit

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
sw.bb.i.i:0 %tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udp2ipMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i.i:1 %br_ln178 = br i1 %tmp_i_i, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
if.then.i.i:0 %tx_udp2ipMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udp2ipMetaFifo

]]></Node>
<StgValue><ssdm name="tx_udp2ipMetaFifo_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
if.then.i.i:1 %meta_their_address_V = trunc i64 %tx_udp2ipMetaFifo_read

]]></Node>
<StgValue><ssdm name="meta_their_address_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:2 %meta_length_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tx_udp2ipMetaFifo_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="meta_length_V_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then.i.i:3 %store_ln162 = store i16 0, i16 %header_idx_2

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then.i.i:4 %len_V = add i16 %meta_length_V_2, i16 20

]]></Node>
<StgValue><ssdm name="len_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i:5 %tmp_178_i_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_178_i_i9"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="16">
<![CDATA[
if.then.i.i:6 %trunc_ln628 = trunc i16 %len_V

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then.i.i:7 %p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln628, i8 %tmp_178_i_i9

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i.i:8 %p_Result_24 = partset i160 @_ssdm_op_PartSet.i160.i160.i16.i32.i32, i160 %p_Val2_21, i16 %p_Result_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i.i:9 %p_Result_25 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_24, i32 %meta_their_address_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i.i:10 %p_Result_26 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_25, i32 %trunc_ln186, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="160" op_0_bw="160" op_1_bw="160" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i.i:11 %p_Result_13 = partset i160 @_ssdm_op_PartSet.i160.i160.i8.i32.i32, i160 %p_Result_26, i8 17, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="160" op_1_bw="160" op_2_bw="0">
<![CDATA[
if.then.i.i:12 %store_ln368 = store i160 %p_Result_13, i160 %header_header_V_2

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then.i.i:13 %store_ln190 = store i2 1, i2 %gi_state

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
<literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:14 %br_ln196 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i:0 %br_ln197 = br void %ipv4_generate_ipv4<64>3.exit

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:0 %currWord_data_V_13 = phi i64 %currWord_data_V_11, void %if.then.i16.i.i, i64 %p_Result_30, void %if.then19.i23.i.i, i64 %currWord_data_V_14, void %if.else.i19.i.i

]]></Node>
<StgValue><ssdm name="currWord_data_V_13"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="73" op_0_bw="73" op_1_bw="9" op_2_bw="64">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:2 %tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_13

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="73">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:3 %zext_ln219 = zext i73 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:4 %write_ln219 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln219

]]></Node>
<StgValue><ssdm name="write_ln219"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-2"/>
<literal name="tmp_i_i_259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i:8 %br_ln226 = br void %if.end18.i.i

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i:0 %currWord_data_V_10 = phi i64 %currWord_data_V, void %if.then.i.i.i, i64 %p_Result_28, void %if.then19.i.i.i, i64 0, void %if.else.i.i.i

]]></Node>
<StgValue><ssdm name="currWord_data_V_10"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.end7.i.i:0 %or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V_10

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="72" op_0_bw="65">
<![CDATA[
if.end7.i.i:1 %sext_ln210 = sext i65 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="72">
<![CDATA[
if.end7.i.i:2 %zext_ln210 = zext i72 %sext_ln210

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end7.i.i:3 %write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln210

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.end7.i.i:4 %br_ln213 = br void %ipv4_generate_ipv4<64>3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gi_state_load" val="-1"/>
<literal name="tmp_177_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then21.i.i:2 %write_ln232 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %tx_shift2ipv4Fifo_read

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
ipv4_generate_ipv4<64>3.exit:0 %ret_ln277 = ret

]]></Node>
<StgValue><ssdm name="ret_ln277"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
