<stg><name>matmul_Pipeline_readB</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="496" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %itr_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="itr_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:4 %sext_ln45_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:5 %sext_ln45_cast = sext i28 %sext_ln45_read

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %itr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="496" op_1_bw="496">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i496 0, i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0 %itr = load i11 %itr_1

]]></Node>
<StgValue><ssdm name="itr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %icmp_ln45 = icmp_eq  i11 %itr, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6 %add_ln45 = add i11 %itr, i11 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln45 = br i1 %icmp_ln45, void %.split18, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="11">
<![CDATA[
.split18:4 %empty_28 = trunc i11 %itr

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split18:16 %icmp_ln51 = icmp_eq  i5 %empty_28, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18._crit_edge:5 %store_ln45 = store i11 %add_ln45, i11 %itr_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
:2 %gmem1_addr = getelementptr i128 %gmem1, i32 %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %gmem1_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:1 %gmem1_addr_read_1 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:2 %gmem1_addr_read_2 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
.split18:0 %shiftreg2_load = load i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="shiftreg2_load"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="496">
<![CDATA[
.split18:3 %shiftreg2_cast = zext i496 %shiftreg2_load

]]></Node>
<StgValue><ssdm name="shiftreg2_cast"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:17 %br_ln51 = br i1 %icmp_ln51, void %.split18._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:3 %gmem1_addr_read_3 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split18:1 %j_load = load i11 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split18:2 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:5 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18:6 %icmp_ln47 = icmp_eq  i11 %j_load, i11 32

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split18:7 %add_ln49 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split18:8 %j_3 = select i1 %icmp_ln47, i11 0, i11 %j_load

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="11">
<![CDATA[
.split18:9 %trunc_ln47 = trunc i11 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:10 %i_2 = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32">
<![CDATA[
.split18:11 %trunc_ln51 = trunc i32 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split18:12 %tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln51, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:13 %add_ln51 = add i10 %tmp_3_cast, i10 %trunc_ln47

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
.split18:14 %zext_ln51 = zext i10 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split18:15 %B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln51

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128">
<![CDATA[
:4 %or_ln51_2 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %gmem1_addr_read_3, i128 %gmem1_addr_read_2, i128 %gmem1_addr_read_1, i128 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln51 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split18._crit_edge:0 %empty_27 = phi i512 %or_ln51_2, void, i512 %shiftreg2_cast, void %.split18

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="512">
<![CDATA[
.split18._crit_edge:1 %trunc_ln51_2 = trunc i512 %empty_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18._crit_edge:2 %trunc_ln51_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_27, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split18._crit_edge:3 %store_ln51 = store i16 %trunc_ln51_2, i10 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split18._crit_edge:4 %j_4 = add i11 %j_3, i11 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18._crit_edge:6 %store_ln47 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18._crit_edge:7 %store_ln45 = store i11 %j_4, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="496" op_1_bw="496" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18._crit_edge:8 %store_ln51 = store i496 %trunc_ln51_1, i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.split18._crit_edge:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="91" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="92" name="sext_ln45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln45"/></StgValue>
</port>
<port id="93" name="B_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="shiftreg2" fromId="94" toId="9">
</dataflow>
<dataflow id="96" from="StgValue_94" to="j" fromId="94" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_94" to="i" fromId="94" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_94" to="itr_1" fromId="94" toId="12">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i28" to="sext_ln45_read" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="sext_ln45" to="sext_ln45_read" fromId="92" toId="13">
</dataflow>
<dataflow id="102" from="sext_ln45_read" to="sext_ln45_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="gmem1" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="107" from="empty_2" to="specinterface_ln0" fromId="106" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="112" from="empty_3" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="117" from="empty_9" to="specinterface_ln0" fromId="116" toId="15">
</dataflow>
<dataflow id="119" from="empty_5" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="120" from="empty_3" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="125" from="StgValue_121" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="126" from="empty_3" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="127" from="empty_3" to="specinterface_ln0" fromId="111" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="130" from="itr_1" to="store_ln0" fromId="12" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_108" to="store_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="132" from="i" to="store_ln0" fromId="11" toId="17">
</dataflow>
<dataflow id="133" from="StgValue_128" to="store_ln0" fromId="128" toId="18">
</dataflow>
<dataflow id="134" from="j" to="store_ln0" fromId="10" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_135" to="store_ln0" fromId="135" toId="19">
</dataflow>
<dataflow id="137" from="shiftreg2" to="store_ln0" fromId="9" toId="19">
</dataflow>
<dataflow id="138" from="itr_1" to="itr" fromId="12" toId="21">
</dataflow>
<dataflow id="139" from="itr" to="icmp_ln45" fromId="21" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln45" fromId="140" toId="22">
</dataflow>
<dataflow id="142" from="itr" to="add_ln45" fromId="21" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_143" to="add_ln45" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="icmp_ln45" to="br_ln45" fromId="22" toId="24">
</dataflow>
<dataflow id="146" from="itr" to="empty_28" fromId="21" toId="25">
</dataflow>
<dataflow id="147" from="empty_28" to="icmp_ln51" fromId="25" toId="26">
</dataflow>
<dataflow id="149" from="StgValue_148" to="icmp_ln51" fromId="148" toId="26">
</dataflow>
<dataflow id="150" from="add_ln45" to="store_ln45" fromId="23" toId="27">
</dataflow>
<dataflow id="151" from="itr_1" to="store_ln45" fromId="12" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="152" toId="28">
</dataflow>
<dataflow id="154" from="gmem1" to="specbitsmap_ln0" fromId="91" toId="28">
</dataflow>
<dataflow id="155" from="gmem1" to="gmem1_addr" fromId="91" toId="29">
</dataflow>
<dataflow id="156" from="sext_ln45_cast" to="gmem1_addr" fromId="14" toId="29">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="160" from="StgValue_159" to="specpipeline_ln0" fromId="159" toId="30">
</dataflow>
<dataflow id="161" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="30">
</dataflow>
<dataflow id="162" from="StgValue_94" to="specpipeline_ln0" fromId="94" toId="30">
</dataflow>
<dataflow id="163" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="30">
</dataflow>
<dataflow id="165" from="p_str" to="specpipeline_ln0" fromId="164" toId="30">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="166" toId="31">
</dataflow>
<dataflow id="169" from="StgValue_168" to="empty" fromId="168" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_168" to="empty" fromId="168" toId="31">
</dataflow>
<dataflow id="171" from="StgValue_168" to="empty" fromId="168" toId="31">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.m_axi.p1i128" to="gmem1_addr_read" fromId="172" toId="32">
</dataflow>
<dataflow id="174" from="gmem1_addr" to="gmem1_addr_read" fromId="29" toId="32">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.m_axi.p1i128" to="gmem1_addr_read_1" fromId="172" toId="33">
</dataflow>
<dataflow id="176" from="gmem1_addr" to="gmem1_addr_read_1" fromId="29" toId="33">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.m_axi.p1i128" to="gmem1_addr_read_2" fromId="172" toId="34">
</dataflow>
<dataflow id="178" from="gmem1_addr" to="gmem1_addr_read_2" fromId="29" toId="34">
</dataflow>
<dataflow id="179" from="shiftreg2" to="shiftreg2_load" fromId="9" toId="35">
</dataflow>
<dataflow id="180" from="shiftreg2_load" to="shiftreg2_cast" fromId="35" toId="36">
</dataflow>
<dataflow id="181" from="icmp_ln51" to="br_ln51" fromId="26" toId="37">
</dataflow>
<dataflow id="182" from="_ssdm_op_Read.m_axi.p1i128" to="gmem1_addr_read_3" fromId="172" toId="38">
</dataflow>
<dataflow id="183" from="gmem1_addr" to="gmem1_addr_read_3" fromId="29" toId="38">
</dataflow>
<dataflow id="184" from="j" to="j_load" fromId="10" toId="39">
</dataflow>
<dataflow id="185" from="i" to="i_load" fromId="11" toId="40">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="specloopname_ln45" fromId="186" toId="41">
</dataflow>
<dataflow id="189" from="empty_11" to="specloopname_ln45" fromId="188" toId="41">
</dataflow>
<dataflow id="190" from="j_load" to="icmp_ln47" fromId="39" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_191" to="icmp_ln47" fromId="191" toId="42">
</dataflow>
<dataflow id="193" from="i_load" to="add_ln49" fromId="40" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_94" to="add_ln49" fromId="94" toId="43">
</dataflow>
<dataflow id="195" from="icmp_ln47" to="j_3" fromId="42" toId="44">
</dataflow>
<dataflow id="196" from="StgValue_128" to="j_3" fromId="128" toId="44">
</dataflow>
<dataflow id="197" from="j_load" to="j_3" fromId="39" toId="44">
</dataflow>
<dataflow id="198" from="j_3" to="trunc_ln47" fromId="44" toId="45">
</dataflow>
<dataflow id="199" from="icmp_ln47" to="i_2" fromId="42" toId="46">
</dataflow>
<dataflow id="200" from="add_ln49" to="i_2" fromId="43" toId="46">
</dataflow>
<dataflow id="201" from="i_load" to="i_2" fromId="40" toId="46">
</dataflow>
<dataflow id="202" from="i_2" to="trunc_ln51" fromId="46" toId="47">
</dataflow>
<dataflow id="204" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_3_cast" fromId="203" toId="48">
</dataflow>
<dataflow id="205" from="trunc_ln51" to="tmp_3_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="206" from="StgValue_148" to="tmp_3_cast" fromId="148" toId="48">
</dataflow>
<dataflow id="207" from="tmp_3_cast" to="add_ln51" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="trunc_ln47" to="add_ln51" fromId="45" toId="49">
</dataflow>
<dataflow id="209" from="add_ln51" to="zext_ln51" fromId="49" toId="50">
</dataflow>
<dataflow id="210" from="B_V" to="B_V_addr" fromId="93" toId="51">
</dataflow>
<dataflow id="211" from="StgValue_108" to="B_V_addr" fromId="108" toId="51">
</dataflow>
<dataflow id="212" from="zext_ln51" to="B_V_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="214" from="_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128" to="or_ln51_2" fromId="213" toId="52">
</dataflow>
<dataflow id="215" from="gmem1_addr_read_3" to="or_ln51_2" fromId="38" toId="52">
</dataflow>
<dataflow id="216" from="gmem1_addr_read_2" to="or_ln51_2" fromId="34" toId="52">
</dataflow>
<dataflow id="217" from="gmem1_addr_read_1" to="or_ln51_2" fromId="33" toId="52">
</dataflow>
<dataflow id="218" from="gmem1_addr_read" to="or_ln51_2" fromId="32" toId="52">
</dataflow>
<dataflow id="219" from="or_ln51_2" to="empty_27" fromId="52" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="br_ln51" to="empty_27" fromId="53" toId="54">
</dataflow>
<dataflow id="221" from="shiftreg2_cast" to="empty_27" fromId="36" toId="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="br_ln51" to="empty_27" fromId="37" toId="54">
</dataflow>
<dataflow id="223" from="empty_27" to="trunc_ln51_2" fromId="54" toId="55">
</dataflow>
<dataflow id="225" from="_ssdm_op_PartSelect.i496.i512.i32.i32" to="trunc_ln51_1" fromId="224" toId="56">
</dataflow>
<dataflow id="226" from="empty_27" to="trunc_ln51_1" fromId="54" toId="56">
</dataflow>
<dataflow id="227" from="StgValue_121" to="trunc_ln51_1" fromId="121" toId="56">
</dataflow>
<dataflow id="229" from="StgValue_228" to="trunc_ln51_1" fromId="228" toId="56">
</dataflow>
<dataflow id="230" from="trunc_ln51_2" to="store_ln51" fromId="55" toId="57">
</dataflow>
<dataflow id="231" from="B_V_addr" to="store_ln51" fromId="51" toId="57">
</dataflow>
<dataflow id="232" from="j_3" to="j_4" fromId="44" toId="58">
</dataflow>
<dataflow id="233" from="StgValue_143" to="j_4" fromId="143" toId="58">
</dataflow>
<dataflow id="234" from="i_2" to="store_ln47" fromId="46" toId="59">
</dataflow>
<dataflow id="235" from="i" to="store_ln47" fromId="11" toId="59">
</dataflow>
<dataflow id="236" from="j_4" to="store_ln45" fromId="58" toId="60">
</dataflow>
<dataflow id="237" from="j" to="store_ln45" fromId="10" toId="60">
</dataflow>
<dataflow id="238" from="trunc_ln51_1" to="store_ln51" fromId="56" toId="61">
</dataflow>
<dataflow id="239" from="shiftreg2" to="store_ln51" fromId="9" toId="61">
</dataflow>
<dataflow id="240" from="icmp_ln45" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="241" from="icmp_ln45" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="242" from="icmp_ln51" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="243" from="icmp_ln45" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="244" from="icmp_ln51" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="245" from="icmp_ln45" to="StgValue_5" fromId="22" toId="5">
</dataflow>
<dataflow id="246" from="icmp_ln51" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="247" from="icmp_ln45" to="StgValue_6" fromId="22" toId="6">
</dataflow>
<dataflow id="248" from="icmp_ln51" to="StgValue_6" fromId="26" toId="6">
</dataflow>
<dataflow id="249" from="icmp_ln45" to="StgValue_7" fromId="22" toId="7">
</dataflow>
<dataflow id="250" from="icmp_ln51" to="StgValue_7" fromId="26" toId="7">
</dataflow>
</dataflows>


</stg>
