// Seed: 428716452
module module_0;
  wand id_1;
  assign module_1.type_10 = 0;
  assign id_1 = 1'b0;
  wire id_3;
  supply1 id_4 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output supply0 id_2,
    output wand id_3,
    input wor id_4,
    input logic id_5
);
  always @(1, posedge id_5) id_1 <= 1;
  wire id_7;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_1 <= id_5;
  end
  wire id_8;
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input wire id_3
    , id_9,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7
);
  assign id_2 = id_3;
  xnor primCall (id_1, id_3, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
