// Seed: 1722936430
module module_0 #(
    parameter id_1 = 32'd27,
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd59
);
  logic _id_1 = id_1, _id_2;
  wire [{  1  ?  id_1 : -1  {  id_1  }  } : id_2] _id_3;
  bit id_4;
  final id_4 <= (id_3);
  wire  ["" : id_3] id_5;
  logic [ 1 : id_3] id_6;
  ;
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  parameter id_2 = (((-1)));
  module_0 modCall_1 ();
endmodule
