<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › regs-sdi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-sdi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/regs-sdi.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 Simtec Electronics &lt;linux@simtec.co.uk&gt;</span>
<span class="cm"> *		      http://www.simtec.co.uk/products/SWLINUX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410 MMC/SDIO register definitions</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARM_REGS_SDI</span>
<span class="cp">#define __ASM_ARM_REGS_SDI &quot;regs-sdi.h&quot;</span>

<span class="cp">#define S3C2410_SDICON                (0x00)</span>
<span class="cp">#define S3C2410_SDIPRE                (0x04)</span>
<span class="cp">#define S3C2410_SDICMDARG             (0x08)</span>
<span class="cp">#define S3C2410_SDICMDCON             (0x0C)</span>
<span class="cp">#define S3C2410_SDICMDSTAT            (0x10)</span>
<span class="cp">#define S3C2410_SDIRSP0               (0x14)</span>
<span class="cp">#define S3C2410_SDIRSP1               (0x18)</span>
<span class="cp">#define S3C2410_SDIRSP2               (0x1C)</span>
<span class="cp">#define S3C2410_SDIRSP3               (0x20)</span>
<span class="cp">#define S3C2410_SDITIMER              (0x24)</span>
<span class="cp">#define S3C2410_SDIBSIZE              (0x28)</span>
<span class="cp">#define S3C2410_SDIDCON               (0x2C)</span>
<span class="cp">#define S3C2410_SDIDCNT               (0x30)</span>
<span class="cp">#define S3C2410_SDIDSTA               (0x34)</span>
<span class="cp">#define S3C2410_SDIFSTA               (0x38)</span>

<span class="cp">#define S3C2410_SDIDATA               (0x3C)</span>
<span class="cp">#define S3C2410_SDIIMSK               (0x40)</span>

<span class="cp">#define S3C2440_SDIDATA               (0x40)</span>
<span class="cp">#define S3C2440_SDIIMSK               (0x3C)</span>

<span class="cp">#define S3C2440_SDICON_SDRESET        (1&lt;&lt;8)</span>
<span class="cp">#define S3C2440_SDICON_MMCCLOCK       (1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_SDICON_BYTEORDER      (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_SDICON_SDIOIRQ        (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_SDICON_RWAITEN        (1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_SDICON_FIFORESET      (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_SDICON_CLOCKTYPE      (1&lt;&lt;0)</span>

<span class="cp">#define S3C2410_SDICMDCON_ABORT       (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDICMDCON_WITHDATA    (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_SDICMDCON_LONGRSP     (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_SDICMDCON_WAITRSP     (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_SDICMDCON_CMDSTART    (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_SDICMDCON_SENDERHOST  (1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_SDICMDCON_INDEX       (0x3f)</span>

<span class="cp">#define S3C2410_SDICMDSTAT_CRCFAIL    (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDICMDSTAT_CMDSENT    (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_SDICMDSTAT_CMDTIMEOUT (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_SDICMDSTAT_RSPFIN     (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_SDICMDSTAT_XFERING    (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_SDICMDSTAT_INDEX      (0xff)</span>

<span class="cp">#define S3C2440_SDIDCON_DS_BYTE       (0&lt;&lt;22)</span>
<span class="cp">#define S3C2440_SDIDCON_DS_HALFWORD   (1&lt;&lt;22)</span>
<span class="cp">#define S3C2440_SDIDCON_DS_WORD       (2&lt;&lt;22)</span>
<span class="cp">#define S3C2410_SDIDCON_IRQPERIOD     (1&lt;&lt;21)</span>
<span class="cp">#define S3C2410_SDIDCON_TXAFTERRESP   (1&lt;&lt;20)</span>
<span class="cp">#define S3C2410_SDIDCON_RXAFTERCMD    (1&lt;&lt;19)</span>
<span class="cp">#define S3C2410_SDIDCON_BUSYAFTERCMD  (1&lt;&lt;18)</span>
<span class="cp">#define S3C2410_SDIDCON_BLOCKMODE     (1&lt;&lt;17)</span>
<span class="cp">#define S3C2410_SDIDCON_WIDEBUS       (1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_SDIDCON_DMAEN         (1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_SDIDCON_STOP          (1&lt;&lt;14)</span>
<span class="cp">#define S3C2440_SDIDCON_DATSTART      (1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_SDIDCON_DATMODE	      (3&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIDCON_BLKNUM        (0x7ff)</span>

<span class="cm">/* constants for S3C2410_SDIDCON_DATMODE */</span>
<span class="cp">#define S3C2410_SDIDCON_XFER_READY    (0&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIDCON_XFER_CHKSTART (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIDCON_XFER_RXSTART  (2&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIDCON_XFER_TXSTART  (3&lt;&lt;12)</span>

<span class="cp">#define S3C2410_SDIDCON_BLKNUM_MASK   (0xFFF)</span>
<span class="cp">#define S3C2410_SDIDCNT_BLKNUM_SHIFT  (12)</span>

<span class="cp">#define S3C2410_SDIDSTA_RDYWAITREQ    (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_SDIDSTA_SDIOIRQDETECT (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_SDIDSTA_FIFOFAIL      (1&lt;&lt;8)	</span><span class="cm">/* reserved on 2440 */</span><span class="cp"></span>
<span class="cp">#define S3C2410_SDIDSTA_CRCFAIL       (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_SDIDSTA_RXCRCFAIL     (1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_SDIDSTA_DATATIMEOUT   (1&lt;&lt;5)</span>
<span class="cp">#define S3C2410_SDIDSTA_XFERFINISH    (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_SDIDSTA_BUSYFINISH    (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_SDIDSTA_SBITERR       (1&lt;&lt;2)	</span><span class="cm">/* reserved on 2410a/2440 */</span><span class="cp"></span>
<span class="cp">#define S3C2410_SDIDSTA_TXDATAON      (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_SDIDSTA_RXDATAON      (1&lt;&lt;0)</span>

<span class="cp">#define S3C2440_SDIFSTA_FIFORESET      (1&lt;&lt;16)</span>
<span class="cp">#define S3C2440_SDIFSTA_FIFOFAIL       (3&lt;&lt;14)  </span><span class="cm">/* 3 is correct (2 bits) */</span><span class="cp"></span>
<span class="cp">#define S3C2410_SDIFSTA_TFDET          (1&lt;&lt;13)</span>
<span class="cp">#define S3C2410_SDIFSTA_RFDET          (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIFSTA_TFHALF         (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_SDIFSTA_TFEMPTY        (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_SDIFSTA_RFLAST         (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_SDIFSTA_RFFULL         (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_SDIFSTA_RFHALF         (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_SDIFSTA_COUNTMASK      (0x7f)</span>

<span class="cp">#define S3C2410_SDIIMSK_RESPONSECRC    (1&lt;&lt;17)</span>
<span class="cp">#define S3C2410_SDIIMSK_CMDSENT        (1&lt;&lt;16)</span>
<span class="cp">#define S3C2410_SDIIMSK_CMDTIMEOUT     (1&lt;&lt;15)</span>
<span class="cp">#define S3C2410_SDIIMSK_RESPONSEND     (1&lt;&lt;14)</span>
<span class="cp">#define S3C2410_SDIIMSK_READWAIT       (1&lt;&lt;13)</span>
<span class="cp">#define S3C2410_SDIIMSK_SDIOIRQ        (1&lt;&lt;12)</span>
<span class="cp">#define S3C2410_SDIIMSK_FIFOFAIL       (1&lt;&lt;11)</span>
<span class="cp">#define S3C2410_SDIIMSK_CRCSTATUS      (1&lt;&lt;10)</span>
<span class="cp">#define S3C2410_SDIIMSK_DATACRC        (1&lt;&lt;9)</span>
<span class="cp">#define S3C2410_SDIIMSK_DATATIMEOUT    (1&lt;&lt;8)</span>
<span class="cp">#define S3C2410_SDIIMSK_DATAFINISH     (1&lt;&lt;7)</span>
<span class="cp">#define S3C2410_SDIIMSK_BUSYFINISH     (1&lt;&lt;6)</span>
<span class="cp">#define S3C2410_SDIIMSK_SBITERR        (1&lt;&lt;5)	</span><span class="cm">/* reserved 2440/2410a */</span><span class="cp"></span>
<span class="cp">#define S3C2410_SDIIMSK_TXFIFOHALF     (1&lt;&lt;4)</span>
<span class="cp">#define S3C2410_SDIIMSK_TXFIFOEMPTY    (1&lt;&lt;3)</span>
<span class="cp">#define S3C2410_SDIIMSK_RXFIFOLAST     (1&lt;&lt;2)</span>
<span class="cp">#define S3C2410_SDIIMSK_RXFIFOFULL     (1&lt;&lt;1)</span>
<span class="cp">#define S3C2410_SDIIMSK_RXFIFOHALF     (1&lt;&lt;0)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARM_REGS_SDI */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
