// Seed: 3388667516
module module_0;
  initial
  fork : id_1
  join : id_2
  assign id_2 = 1'b0 == id_2;
endmodule
module module_1 (
    output wand id_0,
    output tri  id_1
);
  module_0();
  logic [7:0] id_3;
  wire id_4 = id_3[$display(1)==1+:1];
endmodule
module module_2 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    output wire id_3,
    input wire id_4,
    input wand id_5,
    output uwire id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    output wor id_12,
    input wor id_13,
    input tri1 id_14,
    input wand id_15,
    output tri id_16,
    output supply0 id_17
    , id_24,
    output tri1 id_18,
    input logic id_19,
    input wor id_20,
    output wor id_21,
    output logic id_22
);
  logic id_25 = id_19;
  assign id_22 = id_19;
  module_0();
  always @(posedge id_4 or posedge id_11) if (id_10) if (id_4) id_22 <= 1;
  wire id_26;
endmodule
