-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bigint_math_bigint_div is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    out1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out1_ce0 : OUT STD_LOGIC;
    out1_we0 : OUT STD_LOGIC;
    out1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    a_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    b_ce0 : OUT STD_LOGIC;
    b_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of bigint_math_bigint_div is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_FF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000011111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_35 : BOOLEAN;
    signal one_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal one_ce0 : STD_LOGIC;
    signal one_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_11_fu_227_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_11_reg_276 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_77 : BOOLEAN;
    signal tmp_i_fu_233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_reg_281 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_i_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_244_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_1_reg_294 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_94 : BOOLEAN;
    signal tmp_i6_fu_250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i6_reg_299 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_i5_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_309 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_110 : BOOLEAN;
    signal grp_bigint_math_bigint_zero_fu_201_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_ap_done : STD_LOGIC;
    signal tmp_41_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_126 : BOOLEAN;
    signal tmp_40_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bigint_math_bigint_compare_fu_194_ap_return : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_138 : BOOLEAN;
    signal tempA_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempA_ce0 : STD_LOGIC;
    signal tempA_we0 : STD_LOGIC;
    signal tempA_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempA_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempB_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempB_ce0 : STD_LOGIC;
    signal tempB_we0 : STD_LOGIC;
    signal tempB_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tempB_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_ce0 : STD_LOGIC;
    signal carry_we0 : STD_LOGIC;
    signal carry_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal carry_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_1_fu_162_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_out_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_out_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_out_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_1_fu_162_b_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_1_fu_162_b_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_1_fu_162_b_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_fu_170_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_out_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_fu_170_out_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_out_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_out_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_fu_170_a_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_fu_170_a_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_sub_fu_170_b_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_sub_fu_170_b_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_out_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_mul_fu_178_out_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_out_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_out_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_mul_fu_178_a_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_mul_fu_178_a_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_mul_fu_178_b_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_mul_fu_178_b_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_out_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_add_fu_186_out_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_out_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_add_fu_186_out_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_add_fu_186_b_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_add_fu_186_b_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_a_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_compare_fu_194_a_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_a_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_compare_fu_194_b_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_compare_fu_194_b_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_compare_fu_194_b_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_201_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_201_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_201_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_201_in_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_201_in_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_201_in_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_201_in_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_207_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_in_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_207_in_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_in_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_207_in_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_213_ap_start : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_ap_done : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_ap_idle : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_ap_ready : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_in_r_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bigint_math_bigint_zero_fu_213_in_r_ce0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_in_r_we0 : STD_LOGIC;
    signal grp_bigint_math_bigint_zero_fu_213_in_r_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_i_reg_129 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_274 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_287 : BOOLEAN;
    signal i_i4_reg_140 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_296 : BOOLEAN;
    signal i_reg_151 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_316 : BOOLEAN;
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_324 : BOOLEAN;
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_331 : BOOLEAN;
    signal ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_347 : BOOLEAN;
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_354 : BOOLEAN;
    signal ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_365 : BOOLEAN;
    signal ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_374 : BOOLEAN;
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_381 : BOOLEAN;
    signal ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_398 : BOOLEAN;
    signal ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);

    component bigint_math_bigint_sub_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_sub IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_add IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_compare IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component bigint_math_bigint_zero IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_r_ce0 : OUT STD_LOGIC;
        in_r_we0 : OUT STD_LOGIC;
        in_r_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_div_one IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component bigint_math_bigint_add_1_tempB IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    one_U : component bigint_math_bigint_div_one
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => one_address0,
        ce0 => one_ce0,
        q0 => one_q0);

    tempA_U : component bigint_math_bigint_add_1_tempB
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tempA_address0,
        ce0 => tempA_ce0,
        we0 => tempA_we0,
        d0 => tempA_d0,
        q0 => tempA_q0);

    tempB_U : component bigint_math_bigint_add_1_tempB
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tempB_address0,
        ce0 => tempB_ce0,
        we0 => tempB_we0,
        d0 => tempB_d0,
        q0 => tempB_q0);

    carry_U : component bigint_math_bigint_add_1_tempB
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => carry_address0,
        ce0 => carry_ce0,
        we0 => carry_we0,
        d0 => carry_d0,
        q0 => carry_q0);

    grp_bigint_math_bigint_sub_1_fu_162 : component bigint_math_bigint_sub_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_sub_1_fu_162_ap_start,
        ap_done => grp_bigint_math_bigint_sub_1_fu_162_ap_done,
        ap_idle => grp_bigint_math_bigint_sub_1_fu_162_ap_idle,
        ap_ready => grp_bigint_math_bigint_sub_1_fu_162_ap_ready,
        out_r_address0 => grp_bigint_math_bigint_sub_1_fu_162_out_r_address0,
        out_r_ce0 => grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0,
        out_r_we0 => grp_bigint_math_bigint_sub_1_fu_162_out_r_we0,
        out_r_d0 => grp_bigint_math_bigint_sub_1_fu_162_out_r_d0,
        out_r_q0 => grp_bigint_math_bigint_sub_1_fu_162_out_r_q0,
        b_address0 => grp_bigint_math_bigint_sub_1_fu_162_b_address0,
        b_ce0 => grp_bigint_math_bigint_sub_1_fu_162_b_ce0,
        b_q0 => grp_bigint_math_bigint_sub_1_fu_162_b_q0);

    grp_bigint_math_bigint_sub_fu_170 : component bigint_math_bigint_sub
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_sub_fu_170_ap_start,
        ap_done => grp_bigint_math_bigint_sub_fu_170_ap_done,
        ap_idle => grp_bigint_math_bigint_sub_fu_170_ap_idle,
        ap_ready => grp_bigint_math_bigint_sub_fu_170_ap_ready,
        out_r_address0 => grp_bigint_math_bigint_sub_fu_170_out_r_address0,
        out_r_ce0 => grp_bigint_math_bigint_sub_fu_170_out_r_ce0,
        out_r_we0 => grp_bigint_math_bigint_sub_fu_170_out_r_we0,
        out_r_d0 => grp_bigint_math_bigint_sub_fu_170_out_r_d0,
        a_address0 => grp_bigint_math_bigint_sub_fu_170_a_address0,
        a_ce0 => grp_bigint_math_bigint_sub_fu_170_a_ce0,
        a_q0 => tempA_q0,
        b_address0 => grp_bigint_math_bigint_sub_fu_170_b_address0,
        b_ce0 => grp_bigint_math_bigint_sub_fu_170_b_ce0,
        b_q0 => carry_q0);

    grp_bigint_math_bigint_mul_fu_178 : component bigint_math_bigint_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_mul_fu_178_ap_start,
        ap_done => grp_bigint_math_bigint_mul_fu_178_ap_done,
        ap_idle => grp_bigint_math_bigint_mul_fu_178_ap_idle,
        ap_ready => grp_bigint_math_bigint_mul_fu_178_ap_ready,
        out_r_address0 => grp_bigint_math_bigint_mul_fu_178_out_r_address0,
        out_r_ce0 => grp_bigint_math_bigint_mul_fu_178_out_r_ce0,
        out_r_we0 => grp_bigint_math_bigint_mul_fu_178_out_r_we0,
        out_r_d0 => grp_bigint_math_bigint_mul_fu_178_out_r_d0,
        out_r_q0 => carry_q0,
        a_address0 => grp_bigint_math_bigint_mul_fu_178_a_address0,
        a_ce0 => grp_bigint_math_bigint_mul_fu_178_a_ce0,
        a_q0 => tempB_q0,
        b_address0 => grp_bigint_math_bigint_mul_fu_178_b_address0,
        b_ce0 => grp_bigint_math_bigint_mul_fu_178_b_ce0,
        b_q0 => out_r_q0);

    grp_bigint_math_bigint_add_fu_186 : component bigint_math_bigint_add
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_add_fu_186_ap_start,
        ap_done => grp_bigint_math_bigint_add_fu_186_ap_done,
        ap_idle => grp_bigint_math_bigint_add_fu_186_ap_idle,
        ap_ready => grp_bigint_math_bigint_add_fu_186_ap_ready,
        out_r_address0 => grp_bigint_math_bigint_add_fu_186_out_r_address0,
        out_r_ce0 => grp_bigint_math_bigint_add_fu_186_out_r_ce0,
        out_r_we0 => grp_bigint_math_bigint_add_fu_186_out_r_we0,
        out_r_d0 => grp_bigint_math_bigint_add_fu_186_out_r_d0,
        out_r_q0 => out_r_q0,
        b_address0 => grp_bigint_math_bigint_add_fu_186_b_address0,
        b_ce0 => grp_bigint_math_bigint_add_fu_186_b_ce0,
        b_q0 => one_q0);

    grp_bigint_math_bigint_compare_fu_194 : component bigint_math_bigint_compare
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_compare_fu_194_ap_start,
        ap_done => grp_bigint_math_bigint_compare_fu_194_ap_done,
        ap_idle => grp_bigint_math_bigint_compare_fu_194_ap_idle,
        ap_ready => grp_bigint_math_bigint_compare_fu_194_ap_ready,
        a_address0 => grp_bigint_math_bigint_compare_fu_194_a_address0,
        a_ce0 => grp_bigint_math_bigint_compare_fu_194_a_ce0,
        a_q0 => grp_bigint_math_bigint_compare_fu_194_a_q0,
        b_address0 => grp_bigint_math_bigint_compare_fu_194_b_address0,
        b_ce0 => grp_bigint_math_bigint_compare_fu_194_b_ce0,
        b_q0 => grp_bigint_math_bigint_compare_fu_194_b_q0,
        ap_return => grp_bigint_math_bigint_compare_fu_194_ap_return);

    grp_bigint_math_bigint_zero_fu_201 : component bigint_math_bigint_zero
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_zero_fu_201_ap_start,
        ap_done => grp_bigint_math_bigint_zero_fu_201_ap_done,
        ap_idle => grp_bigint_math_bigint_zero_fu_201_ap_idle,
        ap_ready => grp_bigint_math_bigint_zero_fu_201_ap_ready,
        in_r_address0 => grp_bigint_math_bigint_zero_fu_201_in_r_address0,
        in_r_ce0 => grp_bigint_math_bigint_zero_fu_201_in_r_ce0,
        in_r_we0 => grp_bigint_math_bigint_zero_fu_201_in_r_we0,
        in_r_d0 => grp_bigint_math_bigint_zero_fu_201_in_r_d0);

    grp_bigint_math_bigint_zero_fu_207 : component bigint_math_bigint_zero
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_zero_fu_207_ap_start,
        ap_done => grp_bigint_math_bigint_zero_fu_207_ap_done,
        ap_idle => grp_bigint_math_bigint_zero_fu_207_ap_idle,
        ap_ready => grp_bigint_math_bigint_zero_fu_207_ap_ready,
        in_r_address0 => grp_bigint_math_bigint_zero_fu_207_in_r_address0,
        in_r_ce0 => grp_bigint_math_bigint_zero_fu_207_in_r_ce0,
        in_r_we0 => grp_bigint_math_bigint_zero_fu_207_in_r_we0,
        in_r_d0 => grp_bigint_math_bigint_zero_fu_207_in_r_d0);

    grp_bigint_math_bigint_zero_fu_213 : component bigint_math_bigint_zero
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bigint_math_bigint_zero_fu_213_ap_start,
        ap_done => grp_bigint_math_bigint_zero_fu_213_ap_done,
        ap_idle => grp_bigint_math_bigint_zero_fu_213_ap_idle,
        ap_ready => grp_bigint_math_bigint_zero_fu_213_ap_ready,
        in_r_address0 => grp_bigint_math_bigint_zero_fu_213_in_r_address0,
        in_r_ce0 => grp_bigint_math_bigint_zero_fu_213_in_r_ce0,
        in_r_we0 => grp_bigint_math_bigint_zero_fu_213_in_r_we0,
        in_r_d0 => grp_bigint_math_bigint_zero_fu_213_in_r_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not((ap_const_lv1_0 = tmp_40_fu_261_p2)))) then 
                    ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_add_fu_186_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13))) then 
                    ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_compare_fu_194_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
                    ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_mul_fu_178_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and (ap_const_lv1_0 = tmp_40_fu_261_p2) and not((ap_const_lv1_0 = tmp_41_fu_267_p2))) or (ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16))) then 
                    ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_sub_1_fu_162_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
                    ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_sub_fu_170_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond_i5_fu_238_p2))))) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_zero_fu_201_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_zero_fu_207_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bigint_math_bigint_zero_fu_213_ap_ready)) then 
                    ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_i4_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((exitcond_i_fu_221_p2 = ap_const_lv1_0)))) then 
                i_i4_reg_140 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                i_i4_reg_140 <= i_1_reg_294;
            end if; 
        end if;
    end process;

    i_i_reg_129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                i_i_reg_129 <= i_11_reg_276;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_207_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_213_ap_done))))) then 
                i_i_reg_129 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))) and (ap_const_lv1_0 = tmp_s_fu_255_p2))) then 
                i_reg_151 <= ap_const_lv2_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done)))) then 
                i_reg_151 <= grp_bigint_math_bigint_compare_fu_194_ap_return;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                i_11_reg_276 <= i_11_fu_227_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_1_reg_294 <= i_1_fu_244_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and (ap_const_lv1_0 = tmp_40_fu_261_p2))) then
                tmp_41_reg_316 <= tmp_41_fu_267_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond_i5_fu_238_p2))) then
                    tmp_i6_reg_299(8 downto 0) <= tmp_i6_fu_250_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (exitcond_i_fu_221_p2 = ap_const_lv1_0))) then
                    tmp_i_reg_281(8 downto 0) <= tmp_i_fu_233_p1(8 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))))) then
                tmp_s_reg_309 <= tmp_s_fu_255_p2;
            end if;
        end if;
    end process;
    tmp_i_reg_281(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    tmp_i6_reg_299(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond_i_fu_221_p2, exitcond_i5_fu_238_p2, tmp_s_fu_255_p2, tmp_s_reg_309, grp_bigint_math_bigint_zero_fu_201_ap_done, grp_bigint_math_bigint_compare_fu_194_ap_done, tmp_41_fu_267_p2, tmp_41_reg_316, tmp_40_fu_261_p2, grp_bigint_math_bigint_sub_1_fu_162_ap_done, grp_bigint_math_bigint_sub_fu_170_ap_done, grp_bigint_math_bigint_mul_fu_178_ap_done, grp_bigint_math_bigint_add_fu_186_ap_done, grp_bigint_math_bigint_zero_fu_207_ap_done, grp_bigint_math_bigint_zero_fu_213_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_207_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_213_ap_done)))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((exitcond_i_fu_221_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_lv1_0 = exitcond_i5_fu_238_p2))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st7_fsm_6 => 
                if (not((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                if ((not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))) and not((ap_const_lv1_0 = tmp_s_fu_255_p2)))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                elsif ((not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))) and (ap_const_lv1_0 = tmp_s_fu_255_p2))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st10_fsm_9 => 
                if (((ap_const_lv1_0 = tmp_40_fu_261_p2) and (ap_const_lv1_0 = tmp_41_fu_267_p2))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                elsif (((ap_const_lv1_0 = tmp_40_fu_261_p2) and not((ap_const_lv1_0 = tmp_41_fu_267_p2)))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                end if;
            when ap_ST_st11_fsm_10 => 
                if (not((ap_const_logic_0 = grp_bigint_math_bigint_add_fu_186_ap_done))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                end if;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                if (not((ap_const_logic_0 = grp_bigint_math_bigint_mul_fu_178_ap_done))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                end if;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                if (not((ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                end if;
            when ap_ST_st16_fsm_15 => 
                if (not((ap_const_logic_0 = grp_bigint_math_bigint_sub_1_fu_162_ap_done))) then
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                end if;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                if (not((((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_1_fu_162_ap_done)) or ((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_fu_170_ap_done))))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_address0 <= tmp_i_fu_233_p1(8 - 1 downto 0);

    a_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            a_ce0 <= ap_const_logic_1;
        else 
            a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_ap_done, grp_bigint_math_bigint_sub_fu_170_ap_done, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_1_fu_162_ap_done)) or ((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_fu_170_ap_done))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_ap_done, grp_bigint_math_bigint_sub_fu_170_ap_done, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_1_fu_162_ap_done)) or ((ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)) and (ap_const_logic_0 = grp_bigint_math_bigint_sub_fu_170_ap_done)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_110_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_110 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_126_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_126 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_138_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_138 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_274_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_274 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_287_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_287 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_296_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_296 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_316_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_316 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_324_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_324 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_331_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_331 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_347_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_347 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_35_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_35 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_354_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_354 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_365_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_365 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_374_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_374 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_381_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_381 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_398_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_398 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_77_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_77 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_94_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_94 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_126)
    begin
        if (ap_sig_126) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_365)
    begin
        if (ap_sig_365) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_347)
    begin
        if (ap_sig_347) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_354)
    begin
        if (ap_sig_354) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_381)
    begin
        if (ap_sig_381) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_138)
    begin
        if (ap_sig_138) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_324)
    begin
        if (ap_sig_324) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_316)
    begin
        if (ap_sig_316) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_331)
    begin
        if (ap_sig_331) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_35)
    begin
        if (ap_sig_35) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_274)
    begin
        if (ap_sig_274) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_77)
    begin
        if (ap_sig_77) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_287)
    begin
        if (ap_sig_287) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_94)
    begin
        if (ap_sig_94) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_296)
    begin
        if (ap_sig_296) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_398)
    begin
        if (ap_sig_398) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_374)
    begin
        if (ap_sig_374) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_110)
    begin
        if (ap_sig_110) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    b_address0 <= tmp_i6_fu_250_p1(8 - 1 downto 0);

    b_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            b_ce0 <= ap_const_logic_1;
        else 
            b_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    carry_address0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, ap_sig_cseq_ST_st15_fsm_14, grp_bigint_math_bigint_sub_1_fu_162_out_r_address0, grp_bigint_math_bigint_sub_fu_170_b_address0, grp_bigint_math_bigint_mul_fu_178_out_r_address0, grp_bigint_math_bigint_compare_fu_194_b_address0, grp_bigint_math_bigint_zero_fu_213_in_r_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            carry_address0 <= ap_const_lv64_FF(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            carry_address0 <= grp_bigint_math_bigint_zero_fu_213_in_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            carry_address0 <= grp_bigint_math_bigint_compare_fu_194_b_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            carry_address0 <= grp_bigint_math_bigint_mul_fu_178_out_r_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            carry_address0 <= grp_bigint_math_bigint_sub_fu_170_b_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            carry_address0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_address0;
        else 
            carry_address0 <= "XXXXXXXX";
        end if; 
    end process;


    carry_ce0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, grp_bigint_math_bigint_zero_fu_201_ap_done, grp_bigint_math_bigint_compare_fu_194_ap_done, tmp_41_reg_316, ap_sig_cseq_ST_st15_fsm_14, grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0, grp_bigint_math_bigint_sub_fu_170_b_ce0, grp_bigint_math_bigint_mul_fu_178_out_r_ce0, grp_bigint_math_bigint_compare_fu_194_b_ce0, grp_bigint_math_bigint_zero_fu_213_in_r_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done))))) then 
            carry_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            carry_ce0 <= grp_bigint_math_bigint_zero_fu_213_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            carry_ce0 <= grp_bigint_math_bigint_compare_fu_194_b_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            carry_ce0 <= grp_bigint_math_bigint_mul_fu_178_out_r_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            carry_ce0 <= grp_bigint_math_bigint_sub_fu_170_b_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            carry_ce0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0;
        else 
            carry_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    carry_d0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, grp_bigint_math_bigint_sub_1_fu_162_out_r_d0, grp_bigint_math_bigint_mul_fu_178_out_r_d0, grp_bigint_math_bigint_zero_fu_213_in_r_d0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            carry_d0 <= ap_const_lv8_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            carry_d0 <= grp_bigint_math_bigint_zero_fu_213_in_r_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            carry_d0 <= grp_bigint_math_bigint_mul_fu_178_out_r_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            carry_d0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_d0;
        else 
            carry_d0 <= "XXXXXXXX";
        end if; 
    end process;


    carry_we0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, grp_bigint_math_bigint_zero_fu_201_ap_done, grp_bigint_math_bigint_compare_fu_194_ap_done, grp_bigint_math_bigint_sub_1_fu_162_out_r_we0, grp_bigint_math_bigint_mul_fu_178_out_r_we0, grp_bigint_math_bigint_zero_fu_213_in_r_we0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not(((ap_const_logic_0 = grp_bigint_math_bigint_zero_fu_201_ap_done) or (ap_const_logic_0 = grp_bigint_math_bigint_compare_fu_194_ap_done)))))) then 
            carry_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            carry_we0 <= grp_bigint_math_bigint_zero_fu_213_in_r_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            carry_we0 <= grp_bigint_math_bigint_mul_fu_178_out_r_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            carry_we0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_we0;
        else 
            carry_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_i5_fu_238_p2 <= "1" when (i_i4_reg_140 = ap_const_lv9_100) else "0";
    exitcond_i_fu_221_p2 <= "1" when (i_i_reg_129 = ap_const_lv9_100) else "0";
    grp_bigint_math_bigint_add_fu_186_ap_start <= ap_reg_grp_bigint_math_bigint_add_fu_186_ap_start;

    grp_bigint_math_bigint_compare_fu_194_a_q0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st15_fsm_14, tempA_q0, tempB_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_bigint_math_bigint_compare_fu_194_a_q0 <= tempA_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            grp_bigint_math_bigint_compare_fu_194_a_q0 <= tempB_q0;
        else 
            grp_bigint_math_bigint_compare_fu_194_a_q0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_bigint_math_bigint_compare_fu_194_ap_start <= ap_reg_grp_bigint_math_bigint_compare_fu_194_ap_start;

    grp_bigint_math_bigint_compare_fu_194_b_q0_assign_proc : process(out_r_q0, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st15_fsm_14, carry_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_bigint_math_bigint_compare_fu_194_b_q0 <= carry_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            grp_bigint_math_bigint_compare_fu_194_b_q0 <= out_r_q0;
        else 
            grp_bigint_math_bigint_compare_fu_194_b_q0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_bigint_math_bigint_mul_fu_178_ap_start <= ap_reg_grp_bigint_math_bigint_mul_fu_178_ap_start;
    grp_bigint_math_bigint_sub_1_fu_162_ap_start <= ap_reg_grp_bigint_math_bigint_sub_1_fu_162_ap_start;

    grp_bigint_math_bigint_sub_1_fu_162_b_q0_assign_proc : process(one_q0, tmp_s_reg_309, tmp_41_reg_316, tempB_q0, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            grp_bigint_math_bigint_sub_1_fu_162_b_q0 <= one_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            grp_bigint_math_bigint_sub_1_fu_162_b_q0 <= tempB_q0;
        else 
            grp_bigint_math_bigint_sub_1_fu_162_b_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_bigint_math_bigint_sub_1_fu_162_out_r_q0_assign_proc : process(out_r_q0, tmp_s_reg_309, tmp_41_reg_316, carry_q0, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 <= out_r_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 <= carry_q0;
        else 
            grp_bigint_math_bigint_sub_1_fu_162_out_r_q0 <= "XXXXXXXX";
        end if; 
    end process;

    grp_bigint_math_bigint_sub_fu_170_ap_start <= ap_reg_grp_bigint_math_bigint_sub_fu_170_ap_start;
    grp_bigint_math_bigint_zero_fu_201_ap_start <= ap_reg_grp_bigint_math_bigint_zero_fu_201_ap_start;
    grp_bigint_math_bigint_zero_fu_207_ap_start <= ap_reg_grp_bigint_math_bigint_zero_fu_207_ap_start;
    grp_bigint_math_bigint_zero_fu_213_ap_start <= ap_reg_grp_bigint_math_bigint_zero_fu_213_ap_start;
    i_11_fu_227_p2 <= std_logic_vector(unsigned(i_i_reg_129) + unsigned(ap_const_lv9_1));
    i_1_fu_244_p2 <= std_logic_vector(unsigned(i_i4_reg_140) + unsigned(ap_const_lv9_1));

    one_address0_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_b_address0, grp_bigint_math_bigint_add_fu_186_b_address0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            one_address0 <= grp_bigint_math_bigint_add_fu_186_b_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            one_address0 <= grp_bigint_math_bigint_sub_1_fu_162_b_address0;
        else 
            one_address0 <= "XXXXXXXX";
        end if; 
    end process;


    one_ce0_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_b_ce0, grp_bigint_math_bigint_add_fu_186_b_ce0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            one_ce0 <= grp_bigint_math_bigint_add_fu_186_b_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            one_ce0 <= grp_bigint_math_bigint_sub_1_fu_162_b_ce0;
        else 
            one_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_address0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_fu_170_out_r_address0, grp_bigint_math_bigint_zero_fu_201_in_r_address0, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out1_address0 <= grp_bigint_math_bigint_zero_fu_201_in_r_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out1_address0 <= grp_bigint_math_bigint_sub_fu_170_out_r_address0;
        else 
            out1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out1_ce0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_fu_170_out_r_ce0, grp_bigint_math_bigint_zero_fu_201_in_r_ce0, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out1_ce0 <= grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out1_ce0 <= grp_bigint_math_bigint_sub_fu_170_out_r_ce0;
        else 
            out1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out1_d0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_fu_170_out_r_d0, grp_bigint_math_bigint_zero_fu_201_in_r_d0, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out1_d0 <= grp_bigint_math_bigint_zero_fu_201_in_r_d0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out1_d0 <= grp_bigint_math_bigint_sub_fu_170_out_r_d0;
        else 
            out1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    out1_we0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_fu_170_out_r_we0, grp_bigint_math_bigint_zero_fu_201_in_r_we0, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out1_we0 <= grp_bigint_math_bigint_zero_fu_201_in_r_we0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out1_we0 <= grp_bigint_math_bigint_sub_fu_170_out_r_we0;
        else 
            out1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_r_address0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_out_r_address0, grp_bigint_math_bigint_mul_fu_178_b_address0, grp_bigint_math_bigint_add_fu_186_out_r_address0, grp_bigint_math_bigint_compare_fu_194_b_address0, grp_bigint_math_bigint_zero_fu_201_in_r_address0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            out_r_address0 <= grp_bigint_math_bigint_zero_fu_201_in_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out_r_address0 <= grp_bigint_math_bigint_compare_fu_194_b_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            out_r_address0 <= grp_bigint_math_bigint_add_fu_186_out_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            out_r_address0 <= grp_bigint_math_bigint_mul_fu_178_b_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out_r_address0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_address0;
        else 
            out_r_address0 <= "XXXXXXXX";
        end if; 
    end process;


    out_r_ce0_assign_proc : process(tmp_s_reg_309, ap_sig_cseq_ST_st9_fsm_8, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0, grp_bigint_math_bigint_mul_fu_178_b_ce0, grp_bigint_math_bigint_add_fu_186_out_r_ce0, grp_bigint_math_bigint_compare_fu_194_b_ce0, grp_bigint_math_bigint_zero_fu_201_in_r_ce0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            out_r_ce0 <= grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            out_r_ce0 <= grp_bigint_math_bigint_compare_fu_194_b_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            out_r_ce0 <= grp_bigint_math_bigint_add_fu_186_out_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            out_r_ce0 <= grp_bigint_math_bigint_mul_fu_178_b_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out_r_ce0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_ce0;
        else 
            out_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_r_d0_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_out_r_d0, grp_bigint_math_bigint_add_fu_186_out_r_d0, grp_bigint_math_bigint_zero_fu_201_in_r_d0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            out_r_d0 <= grp_bigint_math_bigint_zero_fu_201_in_r_d0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            out_r_d0 <= grp_bigint_math_bigint_add_fu_186_out_r_d0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out_r_d0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_d0;
        else 
            out_r_d0 <= "XXXXXXXX";
        end if; 
    end process;


    out_r_we0_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, grp_bigint_math_bigint_sub_1_fu_162_out_r_we0, grp_bigint_math_bigint_add_fu_186_out_r_we0, grp_bigint_math_bigint_zero_fu_201_in_r_we0, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            out_r_we0 <= grp_bigint_math_bigint_zero_fu_201_in_r_we0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            out_r_we0 <= grp_bigint_math_bigint_add_fu_186_out_r_we0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            out_r_we0 <= grp_bigint_math_bigint_sub_1_fu_162_out_r_we0;
        else 
            out_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tempA_address0_assign_proc : process(tmp_i_reg_281, tmp_s_reg_309, tmp_41_reg_316, ap_sig_cseq_ST_st15_fsm_14, grp_bigint_math_bigint_sub_fu_170_a_address0, grp_bigint_math_bigint_compare_fu_194_a_address0, grp_bigint_math_bigint_zero_fu_201_in_r_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            tempA_address0 <= tmp_i_reg_281(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempA_address0 <= grp_bigint_math_bigint_zero_fu_201_in_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            tempA_address0 <= grp_bigint_math_bigint_compare_fu_194_a_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            tempA_address0 <= grp_bigint_math_bigint_sub_fu_170_a_address0;
        else 
            tempA_address0 <= "XXXXXXXX";
        end if; 
    end process;


    tempA_ce0_assign_proc : process(tmp_s_reg_309, tmp_41_reg_316, ap_sig_cseq_ST_st15_fsm_14, grp_bigint_math_bigint_sub_fu_170_a_ce0, grp_bigint_math_bigint_compare_fu_194_a_ce0, grp_bigint_math_bigint_zero_fu_201_in_r_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st18_fsm_17)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            tempA_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempA_ce0 <= grp_bigint_math_bigint_zero_fu_201_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            tempA_ce0 <= grp_bigint_math_bigint_compare_fu_194_a_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = tmp_s_reg_309) and not((ap_const_lv1_0 = tmp_41_reg_316)))) then 
            tempA_ce0 <= grp_bigint_math_bigint_sub_fu_170_a_ce0;
        else 
            tempA_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tempA_d0_assign_proc : process(a_q0, grp_bigint_math_bigint_zero_fu_201_in_r_d0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            tempA_d0 <= a_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempA_d0 <= grp_bigint_math_bigint_zero_fu_201_in_r_d0;
        else 
            tempA_d0 <= "XXXXXXXX";
        end if; 
    end process;


    tempA_we0_assign_proc : process(grp_bigint_math_bigint_zero_fu_201_in_r_we0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            tempA_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempA_we0 <= grp_bigint_math_bigint_zero_fu_201_in_r_we0;
        else 
            tempA_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tempB_address0_assign_proc : process(tmp_i6_reg_299, ap_sig_cseq_ST_st9_fsm_8, grp_bigint_math_bigint_sub_1_fu_162_b_address0, grp_bigint_math_bigint_mul_fu_178_a_address0, grp_bigint_math_bigint_compare_fu_194_a_address0, grp_bigint_math_bigint_zero_fu_207_in_r_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            tempB_address0 <= tmp_i6_reg_299(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempB_address0 <= grp_bigint_math_bigint_zero_fu_207_in_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            tempB_address0 <= grp_bigint_math_bigint_compare_fu_194_a_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            tempB_address0 <= grp_bigint_math_bigint_mul_fu_178_a_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            tempB_address0 <= grp_bigint_math_bigint_sub_1_fu_162_b_address0;
        else 
            tempB_address0 <= "XXXXXXXX";
        end if; 
    end process;


    tempB_ce0_assign_proc : process(ap_sig_cseq_ST_st9_fsm_8, grp_bigint_math_bigint_sub_1_fu_162_b_ce0, grp_bigint_math_bigint_mul_fu_178_a_ce0, grp_bigint_math_bigint_compare_fu_194_a_ce0, grp_bigint_math_bigint_zero_fu_207_in_r_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st16_fsm_15, ap_sig_cseq_ST_st13_fsm_12)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            tempB_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempB_ce0 <= grp_bigint_math_bigint_zero_fu_207_in_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            tempB_ce0 <= grp_bigint_math_bigint_compare_fu_194_a_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            tempB_ce0 <= grp_bigint_math_bigint_mul_fu_178_a_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            tempB_ce0 <= grp_bigint_math_bigint_sub_1_fu_162_b_ce0;
        else 
            tempB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tempB_d0_assign_proc : process(b_q0, grp_bigint_math_bigint_zero_fu_207_in_r_d0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            tempB_d0 <= b_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempB_d0 <= grp_bigint_math_bigint_zero_fu_207_in_r_d0;
        else 
            tempB_d0 <= "XXXXXXXX";
        end if; 
    end process;


    tempB_we0_assign_proc : process(grp_bigint_math_bigint_zero_fu_207_in_r_we0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5))) then 
            tempB_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            tempB_we0 <= grp_bigint_math_bigint_zero_fu_207_in_r_we0;
        else 
            tempB_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_40_fu_261_p2 <= "1" when (i_reg_151 = ap_const_lv2_1) else "0";
    tmp_41_fu_267_p2 <= "1" when (i_reg_151 = ap_const_lv2_3) else "0";
    tmp_i6_fu_250_p1 <= std_logic_vector(resize(unsigned(i_i4_reg_140),64));
    tmp_i_fu_233_p1 <= std_logic_vector(resize(unsigned(i_i_reg_129),64));
    tmp_s_fu_255_p2 <= "1" when (grp_bigint_math_bigint_compare_fu_194_ap_return = ap_const_lv2_0) else "0";
end behav;
