$date
	Sun Mar 10 14:09:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 ! out $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var reg 2 ( next [1:0] $end
$var reg 2 ) present [1:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin Stimulus $end
$upscope $end
$scope begin initalConditions $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
$end
#0
$dumpvars
b1 )
b10 (
0$
0#
0"
0!
$end
#10
b10 )
b11 (
1$
1"
#20
1!
b10 (
0$
0"
#30
0!
b11 (
1$
1"
#40
1!
b10 (
0$
0"
#50
0!
b11 (
1$
1"
#60
1!
b10 (
0$
0"
#70
0!
b11 (
1$
1"
#80
1!
b10 (
0$
0"
#90
0!
b11 (
1$
1"
#100
1!
b10 (
0$
0"
#110
0!
b11 (
1$
1"
#120
1!
b10 (
0$
0"
#130
0!
b11 (
1$
1"
#140
1!
b10 (
0$
0"
#150
0!
b11 (
1$
1"
#160
1!
b10 (
0$
0"
#170
0!
b11 (
1$
1"
#180
1!
b10 (
0$
0"
#190
0!
b11 (
1$
1"
#200
1!
b10 (
0$
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
0!
b1 )
1#
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
