-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "06/01/2024 20:07:27"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	RecopTopLevel IS
    PORT (
	ALUZFlag : OUT std_logic;
	clk : IN std_logic;
	reset : IN std_logic;
	IRHalfSel : OUT std_logic;
	AM : OUT std_logic_vector(1 DOWNTO 0);
	OP : OUT std_logic_vector(5 DOWNTO 0);
	IRLoad : OUT std_logic;
	PCLoad : OUT std_logic;
	PCMuxSel : OUT std_logic;
	DMLoad : OUT std_logic;
	ALUClrZFlag : OUT std_logic;
	RFLoad : OUT std_logic;
	Op1Load : OUT std_logic;
	DPCRLoad : OUT std_logic;
	Op2Load : OUT std_logic;
	SOPLoad : OUT std_logic;
	ALUOP : OUT std_logic_vector(2 DOWNTO 0);
	Op1Sel : OUT std_logic_vector(2 DOWNTO 0);
	Op2Sel : OUT std_logic_vector(2 DOWNTO 0);
	RFInputSel : OUT std_logic_vector(2 DOWNTO 0);
	SIP : IN std_logic_vector(15 DOWNTO 0);
	ALU_Result : OUT std_logic_vector(15 DOWNTO 0);
	conf_addr : OUT std_logic_vector(3 DOWNTO 0);
	DPCR : OUT std_logic_vector(31 DOWNTO 0);
	DMOut : OUT std_logic_vector(15 DOWNTO 0);
	FSMState : OUT std_logic_vector(3 DOWNTO 0);
	Func : OUT std_logic_vector(15 DOWNTO 0);
	IR_RX : OUT std_logic_vector(3 DOWNTO 0);
	IR_RZ : OUT std_logic_vector(3 DOWNTO 0);
	LED_ALL : OUT std_logic_vector(9 DOWNTO 0);
	OP_1 : OUT std_logic_vector(15 DOWNTO 0);
	OP_2 : OUT std_logic_vector(15 DOWNTO 0);
	PC : OUT std_logic_vector(15 DOWNTO 0);
	PM_OUT : OUT std_logic_vector(15 DOWNTO 0);
	REG_RX : OUT std_logic_vector(15 DOWNTO 0);
	REG_RZ : OUT std_logic_vector(15 DOWNTO 0);
	SIP_R : OUT std_logic_vector(15 DOWNTO 0);
	SOP : OUT std_logic_vector(15 DOWNTO 0)
	);
END RecopTopLevel;

ARCHITECTURE structure OF RecopTopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ALUZFlag : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_IRHalfSel : std_logic;
SIGNAL ww_AM : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OP : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_IRLoad : std_logic;
SIGNAL ww_PCLoad : std_logic;
SIGNAL ww_PCMuxSel : std_logic;
SIGNAL ww_DMLoad : std_logic;
SIGNAL ww_ALUClrZFlag : std_logic;
SIGNAL ww_RFLoad : std_logic;
SIGNAL ww_Op1Load : std_logic;
SIGNAL ww_DPCRLoad : std_logic;
SIGNAL ww_Op2Load : std_logic;
SIGNAL ww_SOPLoad : std_logic;
SIGNAL ww_ALUOP : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_Op1Sel : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_Op2Sel : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_RFInputSel : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SIP : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_ALU_Result : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_conf_addr : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DPCR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DMOut : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_FSMState : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_Func : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_IR_RX : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_IR_RZ : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LED_ALL : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_OP_1 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_OP_2 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_PC : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_PM_OUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_REG_RX : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_REG_RZ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SIP_R : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_SOP : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALUZFlag~output_o\ : std_logic;
SIGNAL \IRHalfSel~output_o\ : std_logic;
SIGNAL \AM[1]~output_o\ : std_logic;
SIGNAL \AM[0]~output_o\ : std_logic;
SIGNAL \OP[5]~output_o\ : std_logic;
SIGNAL \OP[4]~output_o\ : std_logic;
SIGNAL \OP[3]~output_o\ : std_logic;
SIGNAL \OP[2]~output_o\ : std_logic;
SIGNAL \OP[1]~output_o\ : std_logic;
SIGNAL \OP[0]~output_o\ : std_logic;
SIGNAL \IRLoad~output_o\ : std_logic;
SIGNAL \PCLoad~output_o\ : std_logic;
SIGNAL \PCMuxSel~output_o\ : std_logic;
SIGNAL \DMLoad~output_o\ : std_logic;
SIGNAL \ALUClrZFlag~output_o\ : std_logic;
SIGNAL \RFLoad~output_o\ : std_logic;
SIGNAL \Op1Load~output_o\ : std_logic;
SIGNAL \DPCRLoad~output_o\ : std_logic;
SIGNAL \Op2Load~output_o\ : std_logic;
SIGNAL \SOPLoad~output_o\ : std_logic;
SIGNAL \ALUOP[2]~output_o\ : std_logic;
SIGNAL \ALUOP[1]~output_o\ : std_logic;
SIGNAL \ALUOP[0]~output_o\ : std_logic;
SIGNAL \Op1Sel[2]~output_o\ : std_logic;
SIGNAL \Op1Sel[1]~output_o\ : std_logic;
SIGNAL \Op1Sel[0]~output_o\ : std_logic;
SIGNAL \Op2Sel[2]~output_o\ : std_logic;
SIGNAL \Op2Sel[1]~output_o\ : std_logic;
SIGNAL \Op2Sel[0]~output_o\ : std_logic;
SIGNAL \RFInputSel[2]~output_o\ : std_logic;
SIGNAL \RFInputSel[1]~output_o\ : std_logic;
SIGNAL \RFInputSel[0]~output_o\ : std_logic;
SIGNAL \ALU_Result[15]~output_o\ : std_logic;
SIGNAL \ALU_Result[14]~output_o\ : std_logic;
SIGNAL \ALU_Result[13]~output_o\ : std_logic;
SIGNAL \ALU_Result[12]~output_o\ : std_logic;
SIGNAL \ALU_Result[11]~output_o\ : std_logic;
SIGNAL \ALU_Result[10]~output_o\ : std_logic;
SIGNAL \ALU_Result[9]~output_o\ : std_logic;
SIGNAL \ALU_Result[8]~output_o\ : std_logic;
SIGNAL \ALU_Result[7]~output_o\ : std_logic;
SIGNAL \ALU_Result[6]~output_o\ : std_logic;
SIGNAL \ALU_Result[5]~output_o\ : std_logic;
SIGNAL \ALU_Result[4]~output_o\ : std_logic;
SIGNAL \ALU_Result[3]~output_o\ : std_logic;
SIGNAL \ALU_Result[2]~output_o\ : std_logic;
SIGNAL \ALU_Result[1]~output_o\ : std_logic;
SIGNAL \ALU_Result[0]~output_o\ : std_logic;
SIGNAL \conf_addr[3]~output_o\ : std_logic;
SIGNAL \conf_addr[2]~output_o\ : std_logic;
SIGNAL \conf_addr[1]~output_o\ : std_logic;
SIGNAL \conf_addr[0]~output_o\ : std_logic;
SIGNAL \DPCR[31]~output_o\ : std_logic;
SIGNAL \DPCR[30]~output_o\ : std_logic;
SIGNAL \DPCR[29]~output_o\ : std_logic;
SIGNAL \DPCR[28]~output_o\ : std_logic;
SIGNAL \DPCR[27]~output_o\ : std_logic;
SIGNAL \DPCR[26]~output_o\ : std_logic;
SIGNAL \DPCR[25]~output_o\ : std_logic;
SIGNAL \DPCR[24]~output_o\ : std_logic;
SIGNAL \DPCR[23]~output_o\ : std_logic;
SIGNAL \DPCR[22]~output_o\ : std_logic;
SIGNAL \DPCR[21]~output_o\ : std_logic;
SIGNAL \DPCR[20]~output_o\ : std_logic;
SIGNAL \DPCR[19]~output_o\ : std_logic;
SIGNAL \DPCR[18]~output_o\ : std_logic;
SIGNAL \DPCR[17]~output_o\ : std_logic;
SIGNAL \DPCR[16]~output_o\ : std_logic;
SIGNAL \DPCR[15]~output_o\ : std_logic;
SIGNAL \DPCR[14]~output_o\ : std_logic;
SIGNAL \DPCR[13]~output_o\ : std_logic;
SIGNAL \DPCR[12]~output_o\ : std_logic;
SIGNAL \DPCR[11]~output_o\ : std_logic;
SIGNAL \DPCR[10]~output_o\ : std_logic;
SIGNAL \DPCR[9]~output_o\ : std_logic;
SIGNAL \DPCR[8]~output_o\ : std_logic;
SIGNAL \DPCR[7]~output_o\ : std_logic;
SIGNAL \DPCR[6]~output_o\ : std_logic;
SIGNAL \DPCR[5]~output_o\ : std_logic;
SIGNAL \DPCR[4]~output_o\ : std_logic;
SIGNAL \DPCR[3]~output_o\ : std_logic;
SIGNAL \DPCR[2]~output_o\ : std_logic;
SIGNAL \DPCR[1]~output_o\ : std_logic;
SIGNAL \DPCR[0]~output_o\ : std_logic;
SIGNAL \DMOut[15]~output_o\ : std_logic;
SIGNAL \DMOut[14]~output_o\ : std_logic;
SIGNAL \DMOut[13]~output_o\ : std_logic;
SIGNAL \DMOut[12]~output_o\ : std_logic;
SIGNAL \DMOut[11]~output_o\ : std_logic;
SIGNAL \DMOut[10]~output_o\ : std_logic;
SIGNAL \DMOut[9]~output_o\ : std_logic;
SIGNAL \DMOut[8]~output_o\ : std_logic;
SIGNAL \DMOut[7]~output_o\ : std_logic;
SIGNAL \DMOut[6]~output_o\ : std_logic;
SIGNAL \DMOut[5]~output_o\ : std_logic;
SIGNAL \DMOut[4]~output_o\ : std_logic;
SIGNAL \DMOut[3]~output_o\ : std_logic;
SIGNAL \DMOut[2]~output_o\ : std_logic;
SIGNAL \DMOut[1]~output_o\ : std_logic;
SIGNAL \DMOut[0]~output_o\ : std_logic;
SIGNAL \FSMState[3]~output_o\ : std_logic;
SIGNAL \FSMState[2]~output_o\ : std_logic;
SIGNAL \FSMState[1]~output_o\ : std_logic;
SIGNAL \FSMState[0]~output_o\ : std_logic;
SIGNAL \Func[15]~output_o\ : std_logic;
SIGNAL \Func[14]~output_o\ : std_logic;
SIGNAL \Func[13]~output_o\ : std_logic;
SIGNAL \Func[12]~output_o\ : std_logic;
SIGNAL \Func[11]~output_o\ : std_logic;
SIGNAL \Func[10]~output_o\ : std_logic;
SIGNAL \Func[9]~output_o\ : std_logic;
SIGNAL \Func[8]~output_o\ : std_logic;
SIGNAL \Func[7]~output_o\ : std_logic;
SIGNAL \Func[6]~output_o\ : std_logic;
SIGNAL \Func[5]~output_o\ : std_logic;
SIGNAL \Func[4]~output_o\ : std_logic;
SIGNAL \Func[3]~output_o\ : std_logic;
SIGNAL \Func[2]~output_o\ : std_logic;
SIGNAL \Func[1]~output_o\ : std_logic;
SIGNAL \Func[0]~output_o\ : std_logic;
SIGNAL \IR_RX[3]~output_o\ : std_logic;
SIGNAL \IR_RX[2]~output_o\ : std_logic;
SIGNAL \IR_RX[1]~output_o\ : std_logic;
SIGNAL \IR_RX[0]~output_o\ : std_logic;
SIGNAL \IR_RZ[3]~output_o\ : std_logic;
SIGNAL \IR_RZ[2]~output_o\ : std_logic;
SIGNAL \IR_RZ[1]~output_o\ : std_logic;
SIGNAL \IR_RZ[0]~output_o\ : std_logic;
SIGNAL \LED_ALL[9]~output_o\ : std_logic;
SIGNAL \LED_ALL[8]~output_o\ : std_logic;
SIGNAL \LED_ALL[7]~output_o\ : std_logic;
SIGNAL \LED_ALL[6]~output_o\ : std_logic;
SIGNAL \LED_ALL[5]~output_o\ : std_logic;
SIGNAL \LED_ALL[4]~output_o\ : std_logic;
SIGNAL \LED_ALL[3]~output_o\ : std_logic;
SIGNAL \LED_ALL[2]~output_o\ : std_logic;
SIGNAL \LED_ALL[1]~output_o\ : std_logic;
SIGNAL \LED_ALL[0]~output_o\ : std_logic;
SIGNAL \OP_1[15]~output_o\ : std_logic;
SIGNAL \OP_1[14]~output_o\ : std_logic;
SIGNAL \OP_1[13]~output_o\ : std_logic;
SIGNAL \OP_1[12]~output_o\ : std_logic;
SIGNAL \OP_1[11]~output_o\ : std_logic;
SIGNAL \OP_1[10]~output_o\ : std_logic;
SIGNAL \OP_1[9]~output_o\ : std_logic;
SIGNAL \OP_1[8]~output_o\ : std_logic;
SIGNAL \OP_1[7]~output_o\ : std_logic;
SIGNAL \OP_1[6]~output_o\ : std_logic;
SIGNAL \OP_1[5]~output_o\ : std_logic;
SIGNAL \OP_1[4]~output_o\ : std_logic;
SIGNAL \OP_1[3]~output_o\ : std_logic;
SIGNAL \OP_1[2]~output_o\ : std_logic;
SIGNAL \OP_1[1]~output_o\ : std_logic;
SIGNAL \OP_1[0]~output_o\ : std_logic;
SIGNAL \OP_2[15]~output_o\ : std_logic;
SIGNAL \OP_2[14]~output_o\ : std_logic;
SIGNAL \OP_2[13]~output_o\ : std_logic;
SIGNAL \OP_2[12]~output_o\ : std_logic;
SIGNAL \OP_2[11]~output_o\ : std_logic;
SIGNAL \OP_2[10]~output_o\ : std_logic;
SIGNAL \OP_2[9]~output_o\ : std_logic;
SIGNAL \OP_2[8]~output_o\ : std_logic;
SIGNAL \OP_2[7]~output_o\ : std_logic;
SIGNAL \OP_2[6]~output_o\ : std_logic;
SIGNAL \OP_2[5]~output_o\ : std_logic;
SIGNAL \OP_2[4]~output_o\ : std_logic;
SIGNAL \OP_2[3]~output_o\ : std_logic;
SIGNAL \OP_2[2]~output_o\ : std_logic;
SIGNAL \OP_2[1]~output_o\ : std_logic;
SIGNAL \OP_2[0]~output_o\ : std_logic;
SIGNAL \PC[15]~output_o\ : std_logic;
SIGNAL \PC[14]~output_o\ : std_logic;
SIGNAL \PC[13]~output_o\ : std_logic;
SIGNAL \PC[12]~output_o\ : std_logic;
SIGNAL \PC[11]~output_o\ : std_logic;
SIGNAL \PC[10]~output_o\ : std_logic;
SIGNAL \PC[9]~output_o\ : std_logic;
SIGNAL \PC[8]~output_o\ : std_logic;
SIGNAL \PC[7]~output_o\ : std_logic;
SIGNAL \PC[6]~output_o\ : std_logic;
SIGNAL \PC[5]~output_o\ : std_logic;
SIGNAL \PC[4]~output_o\ : std_logic;
SIGNAL \PC[3]~output_o\ : std_logic;
SIGNAL \PC[2]~output_o\ : std_logic;
SIGNAL \PC[1]~output_o\ : std_logic;
SIGNAL \PC[0]~output_o\ : std_logic;
SIGNAL \PM_OUT[15]~output_o\ : std_logic;
SIGNAL \PM_OUT[14]~output_o\ : std_logic;
SIGNAL \PM_OUT[13]~output_o\ : std_logic;
SIGNAL \PM_OUT[12]~output_o\ : std_logic;
SIGNAL \PM_OUT[11]~output_o\ : std_logic;
SIGNAL \PM_OUT[10]~output_o\ : std_logic;
SIGNAL \PM_OUT[9]~output_o\ : std_logic;
SIGNAL \PM_OUT[8]~output_o\ : std_logic;
SIGNAL \PM_OUT[7]~output_o\ : std_logic;
SIGNAL \PM_OUT[6]~output_o\ : std_logic;
SIGNAL \PM_OUT[5]~output_o\ : std_logic;
SIGNAL \PM_OUT[4]~output_o\ : std_logic;
SIGNAL \PM_OUT[3]~output_o\ : std_logic;
SIGNAL \PM_OUT[2]~output_o\ : std_logic;
SIGNAL \PM_OUT[1]~output_o\ : std_logic;
SIGNAL \PM_OUT[0]~output_o\ : std_logic;
SIGNAL \REG_RX[15]~output_o\ : std_logic;
SIGNAL \REG_RX[14]~output_o\ : std_logic;
SIGNAL \REG_RX[13]~output_o\ : std_logic;
SIGNAL \REG_RX[12]~output_o\ : std_logic;
SIGNAL \REG_RX[11]~output_o\ : std_logic;
SIGNAL \REG_RX[10]~output_o\ : std_logic;
SIGNAL \REG_RX[9]~output_o\ : std_logic;
SIGNAL \REG_RX[8]~output_o\ : std_logic;
SIGNAL \REG_RX[7]~output_o\ : std_logic;
SIGNAL \REG_RX[6]~output_o\ : std_logic;
SIGNAL \REG_RX[5]~output_o\ : std_logic;
SIGNAL \REG_RX[4]~output_o\ : std_logic;
SIGNAL \REG_RX[3]~output_o\ : std_logic;
SIGNAL \REG_RX[2]~output_o\ : std_logic;
SIGNAL \REG_RX[1]~output_o\ : std_logic;
SIGNAL \REG_RX[0]~output_o\ : std_logic;
SIGNAL \REG_RZ[15]~output_o\ : std_logic;
SIGNAL \REG_RZ[14]~output_o\ : std_logic;
SIGNAL \REG_RZ[13]~output_o\ : std_logic;
SIGNAL \REG_RZ[12]~output_o\ : std_logic;
SIGNAL \REG_RZ[11]~output_o\ : std_logic;
SIGNAL \REG_RZ[10]~output_o\ : std_logic;
SIGNAL \REG_RZ[9]~output_o\ : std_logic;
SIGNAL \REG_RZ[8]~output_o\ : std_logic;
SIGNAL \REG_RZ[7]~output_o\ : std_logic;
SIGNAL \REG_RZ[6]~output_o\ : std_logic;
SIGNAL \REG_RZ[5]~output_o\ : std_logic;
SIGNAL \REG_RZ[4]~output_o\ : std_logic;
SIGNAL \REG_RZ[3]~output_o\ : std_logic;
SIGNAL \REG_RZ[2]~output_o\ : std_logic;
SIGNAL \REG_RZ[1]~output_o\ : std_logic;
SIGNAL \REG_RZ[0]~output_o\ : std_logic;
SIGNAL \SIP_R[15]~output_o\ : std_logic;
SIGNAL \SIP_R[14]~output_o\ : std_logic;
SIGNAL \SIP_R[13]~output_o\ : std_logic;
SIGNAL \SIP_R[12]~output_o\ : std_logic;
SIGNAL \SIP_R[11]~output_o\ : std_logic;
SIGNAL \SIP_R[10]~output_o\ : std_logic;
SIGNAL \SIP_R[9]~output_o\ : std_logic;
SIGNAL \SIP_R[8]~output_o\ : std_logic;
SIGNAL \SIP_R[7]~output_o\ : std_logic;
SIGNAL \SIP_R[6]~output_o\ : std_logic;
SIGNAL \SIP_R[5]~output_o\ : std_logic;
SIGNAL \SIP_R[4]~output_o\ : std_logic;
SIGNAL \SIP_R[3]~output_o\ : std_logic;
SIGNAL \SIP_R[2]~output_o\ : std_logic;
SIGNAL \SIP_R[1]~output_o\ : std_logic;
SIGNAL \SIP_R[0]~output_o\ : std_logic;
SIGNAL \SOP[15]~output_o\ : std_logic;
SIGNAL \SOP[14]~output_o\ : std_logic;
SIGNAL \SOP[13]~output_o\ : std_logic;
SIGNAL \SOP[12]~output_o\ : std_logic;
SIGNAL \SOP[11]~output_o\ : std_logic;
SIGNAL \SOP[10]~output_o\ : std_logic;
SIGNAL \SOP[9]~output_o\ : std_logic;
SIGNAL \SOP[8]~output_o\ : std_logic;
SIGNAL \SOP[7]~output_o\ : std_logic;
SIGNAL \SOP[6]~output_o\ : std_logic;
SIGNAL \SOP[5]~output_o\ : std_logic;
SIGNAL \SOP[4]~output_o\ : std_logic;
SIGNAL \SOP[3]~output_o\ : std_logic;
SIGNAL \SOP[2]~output_o\ : std_logic;
SIGNAL \SOP[1]~output_o\ : std_logic;
SIGNAL \SOP[0]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \inst|currentState.IDLE~q\ : std_logic;
SIGNAL \inst|nextState.FetchUpper~combout\ : std_logic;
SIGNAL \inst|currentState.FetchUpper~q\ : std_logic;
SIGNAL \inst|currentState.FetchLower~q\ : std_logic;
SIGNAL \inst|currentState.Decode~q\ : std_logic;
SIGNAL \inst|currentState.Execute~q\ : std_logic;
SIGNAL \inst|currentState.Writeback~q\ : std_logic;
SIGNAL \inst_d|inst9|Add0~61_sumout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|Mux22~7_combout\ : std_logic;
SIGNAL \inst|Mux22~8_combout\ : std_logic;
SIGNAL \inst|Mux22~3_combout\ : std_logic;
SIGNAL \inst|Mux22~9_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|Mux8~0_combout\ : std_logic;
SIGNAL \inst|Mux22~10_combout\ : std_logic;
SIGNAL \inst|Mux5~1_combout\ : std_logic;
SIGNAL \inst|Mux9~0_combout\ : std_logic;
SIGNAL \inst|Selector2~1_combout\ : std_logic;
SIGNAL \inst|Mux22~0_combout\ : std_logic;
SIGNAL \inst|Mux22~1_combout\ : std_logic;
SIGNAL \inst|RFLoad~0_combout\ : std_logic;
SIGNAL \inst|RFLoad~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][15]~q\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux16~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~5_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~6_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~7_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~8_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~9_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux16~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~10_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~11_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~12_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~13_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~14_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~15_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~16_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux16~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~17_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~18_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~19_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~20_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~21_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux16~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux16~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux0~0_combout\ : std_logic;
SIGNAL \inst_d|OP2|Dout[10]~0_combout\ : std_logic;
SIGNAL \inst|Mux22~2_combout\ : std_logic;
SIGNAL \inst|Op1Load~0_combout\ : std_logic;
SIGNAL \inst|Mux15~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux34~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux34~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux34~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux34~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux34~4_combout\ : std_logic;
SIGNAL \inst|Mux5~0_combout\ : std_logic;
SIGNAL \inst|Mux6~0_combout\ : std_logic;
SIGNAL \inst|Mux6~1_combout\ : std_logic;
SIGNAL \inst|Mux6~2_combout\ : std_logic;
SIGNAL \inst|Mux6~3_combout\ : std_logic;
SIGNAL \inst|Mux22~4_combout\ : std_logic;
SIGNAL \inst|Mux22~5_combout\ : std_logic;
SIGNAL \inst|Mux22~6_combout\ : std_logic;
SIGNAL \inst|Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|OP1|Dout[13]~0_combout\ : std_logic;
SIGNAL \inst|Op1Sel[2]~0_combout\ : std_logic;
SIGNAL \inst_d|OP1|Dout[13]~1_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux2~0_combout\ : std_logic;
SIGNAL \inst_d|OP1|Dout[13]~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux31~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux31~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux31~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux31~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux31~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux15~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux46~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux46~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux46~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux46~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux46~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux45~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux45~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux45~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux45~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux45~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux13~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux44~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux44~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux44~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux44~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux44~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux12~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux43~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux43~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux43~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux43~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux43~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux11~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux42~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux42~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux42~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux42~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux42~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux10~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux41~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux41~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux41~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux41~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux41~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux9~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux40~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux40~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux40~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux40~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux40~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux8~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux39~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux39~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux39~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux39~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux39~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux38~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux38~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux38~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux38~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux38~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux6~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux37~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux37~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux37~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux37~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux37~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux5~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux36~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux36~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux36~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux36~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux36~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux4~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux35~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux35~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux35~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux35~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux35~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux3~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|Mux13~1_combout\ : std_logic;
SIGNAL \inst|Mux13~2_combout\ : std_logic;
SIGNAL \inst|Mux13~3_combout\ : std_logic;
SIGNAL \inst|DPCRLoad~0_combout\ : std_logic;
SIGNAL \inst|Mux12~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~1_combout\ : std_logic;
SIGNAL \inst|Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~2_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~66_cout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~62\ : std_logic;
SIGNAL \inst_d|instALU|Add0~58\ : std_logic;
SIGNAL \inst_d|instALU|Add0~54\ : std_logic;
SIGNAL \inst_d|instALU|Add0~50\ : std_logic;
SIGNAL \inst_d|instALU|Add0~46\ : std_logic;
SIGNAL \inst_d|instALU|Add0~42\ : std_logic;
SIGNAL \inst_d|instALU|Add0~38\ : std_logic;
SIGNAL \inst_d|instALU|Add0~34\ : std_logic;
SIGNAL \inst_d|instALU|Add0~30\ : std_logic;
SIGNAL \inst_d|instALU|Add0~26\ : std_logic;
SIGNAL \inst_d|instALU|Add0~22\ : std_logic;
SIGNAL \inst_d|instALU|Add0~18\ : std_logic;
SIGNAL \inst_d|instALU|Add0~13_sumout\ : std_logic;
SIGNAL \inst|ALUOP[0]~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~3_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux3~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux3~1_combout\ : std_logic;
SIGNAL \inst|Mux19~0_combout\ : std_logic;
SIGNAL \inst|Mux20~0_combout\ : std_logic;
SIGNAL \inst|Mux20~1_combout\ : std_logic;
SIGNAL \inst|Mux20~2_combout\ : std_logic;
SIGNAL \inst|Mux21~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux0~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux12~1_combout\ : std_logic;
SIGNAL \SIP[12]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux0~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux3~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux3~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Decoder0~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux19~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux19~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux19~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux19~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux19~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux3~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~17_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux4~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux4~1_combout\ : std_logic;
SIGNAL \SIP[11]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux4~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux4~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux20~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux20~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux20~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux20~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux20~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux4~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~21_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux5~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux5~1_combout\ : std_logic;
SIGNAL \SIP[10]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux5~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux5~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux21~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux21~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux21~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux21~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux21~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux5~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~25_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux6~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux6~1_combout\ : std_logic;
SIGNAL \SIP[9]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux6~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux6~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux22~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux22~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux22~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux22~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux22~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux6~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~29_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux7~1_combout\ : std_logic;
SIGNAL \SIP[8]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux7~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux23~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux23~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux23~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux23~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux23~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~33_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux8~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux8~1_combout\ : std_logic;
SIGNAL \SIP[7]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux8~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux8~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux24~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux24~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux24~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux24~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux24~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux8~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~37_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux9~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux9~1_combout\ : std_logic;
SIGNAL \SIP[6]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux9~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux9~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux25~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux25~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux25~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux25~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux25~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux9~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~41_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux10~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux10~1_combout\ : std_logic;
SIGNAL \SIP[5]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux10~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux10~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux26~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux26~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux26~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux26~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux26~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux10~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~45_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux11~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux11~1_combout\ : std_logic;
SIGNAL \SIP[4]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux11~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux11~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux27~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux27~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux27~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux27~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux27~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux11~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~49_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux12~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux12~1_combout\ : std_logic;
SIGNAL \SIP[3]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux12~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux12~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux28~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux28~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux28~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux28~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux28~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux12~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~53_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux13~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux13~1_combout\ : std_logic;
SIGNAL \SIP[2]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux13~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux13~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux29~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux29~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux29~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux29~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux29~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux13~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~57_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux14~1_combout\ : std_logic;
SIGNAL \SIP[1]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux14~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux30~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux30~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux30~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux30~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux30~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~14\ : std_logic;
SIGNAL \inst_d|instALU|Add0~9_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux2~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux2~1_combout\ : std_logic;
SIGNAL \SIP[13]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux2~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux2~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux18~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux18~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux18~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux18~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux18~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux2~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[4][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[8][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[12][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux33~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[1][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[5][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[9][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[13][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux33~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[2][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[6][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[10][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[14][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux33~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[3][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[7][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[11][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|regs[15][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux33~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux33~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux1~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~10\ : std_logic;
SIGNAL \inst_d|instALU|Add0~5_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux1~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux1~1_combout\ : std_logic;
SIGNAL \SIP[14]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux1~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux1~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux17~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux17~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux17~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux17~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux17~4_combout\ : std_logic;
SIGNAL \inst_d|inst8|Mux1~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~61_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~4_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux15~5_combout\ : std_logic;
SIGNAL \SIP[0]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux15~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux15~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux47~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux47~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux47~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux47~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux47~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux15~0_combout\ : std_logic;
SIGNAL \inst|Selector0~0_combout\ : std_logic;
SIGNAL \inst|Selector0~1_combout\ : std_logic;
SIGNAL \inst|Selector0~2_combout\ : std_logic;
SIGNAL \inst|Selector2~0_combout\ : std_logic;
SIGNAL \inst|Selector1~0_combout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~62\ : std_logic;
SIGNAL \inst_d|inst9|Add0~57_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~58\ : std_logic;
SIGNAL \inst_d|inst9|Add0~53_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~54\ : std_logic;
SIGNAL \inst_d|inst9|Add0~49_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~50\ : std_logic;
SIGNAL \inst_d|inst9|Add0~45_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~46\ : std_logic;
SIGNAL \inst_d|inst9|Add0~41_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~42\ : std_logic;
SIGNAL \inst_d|inst9|Add0~37_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~38\ : std_logic;
SIGNAL \inst_d|inst9|Add0~33_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~34\ : std_logic;
SIGNAL \inst_d|inst9|Add0~29_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~30\ : std_logic;
SIGNAL \inst_d|inst9|Add0~25_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~26\ : std_logic;
SIGNAL \inst_d|inst9|Add0~21_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~22\ : std_logic;
SIGNAL \inst_d|inst9|Add0~17_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~18\ : std_logic;
SIGNAL \inst_d|inst9|Add0~13_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~14\ : std_logic;
SIGNAL \inst_d|inst9|Add0~9_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~10\ : std_logic;
SIGNAL \inst_d|inst9|Add0~5_sumout\ : std_logic;
SIGNAL \inst_d|inst9|Add0~6\ : std_logic;
SIGNAL \inst_d|inst9|Add0~1_sumout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \inst|Mux22~11_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux0~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SIP[15]~input_o\ : std_logic;
SIGNAL \inst_d|inst10|Mux0~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux0~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|regs[0][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|Mux32~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux32~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux32~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux32~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux32~4_combout\ : std_logic;
SIGNAL \inst_d|inst7|Mux0~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Add0~6\ : std_logic;
SIGNAL \inst_d|instALU|Add0~1_sumout\ : std_logic;
SIGNAL \inst_d|instALU|Mux0~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|Mux0~1_combout\ : std_logic;
SIGNAL \inst|Selector3~0_combout\ : std_logic;
SIGNAL \inst|ALUOP[1]~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~2_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~3_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~4_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~5_combout\ : std_logic;
SIGNAL \inst_d|instALU|z_flag~q\ : std_logic;
SIGNAL \inst|Mux15~1_combout\ : std_logic;
SIGNAL \inst|DPCRLoad~1_combout\ : std_logic;
SIGNAL \inst|Mux13~0_combout\ : std_logic;
SIGNAL \inst|SOPLoad~0_combout\ : std_logic;
SIGNAL \inst|Op1Sel[1]~1_combout\ : std_logic;
SIGNAL \inst|Op1Sel[0]~2_combout\ : std_logic;
SIGNAL \inst|Op2Sel[1]~0_combout\ : std_logic;
SIGNAL \inst|Op2Sel[0]~1_combout\ : std_logic;
SIGNAL \inst|RFInputSel[2]~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|Mux12~0_combout\ : std_logic;
SIGNAL \inst|RFInputSel[0]~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|WideOr3~combout\ : std_logic;
SIGNAL \inst_d|OP1|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst_d|inst2|programCounterOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|OP2|Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst1|AM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_d|instOtherRegisters|dpcr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst_d|inst1|OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst_d|instALU|prev_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst1|Func\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst1|RX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst1|RZ\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|instOtherRegisters|sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|instOtherRegisters|sop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst_d|OP2|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|OP1|ALT_INV_Dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|instALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \ALT_INV_clk~input_o\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~19_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst_d|OP1|ALT_INV_Dout[13]~1_combout\ : std_logic;
SIGNAL \inst_d|OP1|ALT_INV_Dout[13]~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~4_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~2_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \inst_d|instOtherRegisters|ALT_INV_sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst10|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst1|ALT_INV_RZ\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst1|ALT_INV_RX\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_d|inst1|ALT_INV_Func\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|ALT_INV_WideOr3~combout\ : std_logic;
SIGNAL \inst|ALT_INV_currentState.IDLE~q\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst_d|instALU|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_prev_result\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|instALU|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \inst|ALT_INV_RFInputSel[0]~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~11_combout\ : std_logic;
SIGNAL \inst_d|inst10|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Op2Sel[0]~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Op1Sel[2]~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_ALUOP[0]~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_ALUOP[1]~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_DPCRLoad~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst|ALT_INV_RFLoad~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_RFLoad~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_currentState.Decode~q\ : std_logic;
SIGNAL \inst|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector0~1_combout\ : std_logic;
SIGNAL \inst|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_currentState.Execute~q\ : std_logic;
SIGNAL \inst|ALT_INV_currentState.Writeback~q\ : std_logic;
SIGNAL \inst|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \inst|ALT_INV_currentState.FetchLower~q\ : std_logic;
SIGNAL \inst_d|inst1|ALT_INV_OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst_d|inst1|ALT_INV_AM\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|ALT_INV_currentState.FetchUpper~q\ : std_logic;
SIGNAL \inst_d|instALU|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst_d|inst2|ALT_INV_programCounterOut\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;

BEGIN

ALUZFlag <= ww_ALUZFlag;
ww_clk <= clk;
ww_reset <= reset;
IRHalfSel <= ww_IRHalfSel;
AM <= ww_AM;
OP <= ww_OP;
IRLoad <= ww_IRLoad;
PCLoad <= ww_PCLoad;
PCMuxSel <= ww_PCMuxSel;
DMLoad <= ww_DMLoad;
ALUClrZFlag <= ww_ALUClrZFlag;
RFLoad <= ww_RFLoad;
Op1Load <= ww_Op1Load;
DPCRLoad <= ww_DPCRLoad;
Op2Load <= ww_Op2Load;
SOPLoad <= ww_SOPLoad;
ALUOP <= ww_ALUOP;
Op1Sel <= ww_Op1Sel;
Op2Sel <= ww_Op2Sel;
RFInputSel <= ww_RFInputSel;
ww_SIP <= SIP;
ALU_Result <= ww_ALU_Result;
conf_addr <= ww_conf_addr;
DPCR <= ww_DPCR;
DMOut <= ww_DMOut;
FSMState <= ww_FSMState;
Func <= ww_Func;
IR_RX <= ww_IR_RX;
IR_RZ <= ww_IR_RZ;
LED_ALL <= ww_LED_ALL;
OP_1 <= ww_OP_1;
OP_2 <= ww_OP_2;
PC <= ww_PC;
PM_OUT <= ww_PM_OUT;
REG_RX <= ww_REG_RX;
REG_RZ <= ww_REG_RZ;
SIP_R <= ww_SIP_R;
SOP <= ww_SOP;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(15);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(14);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(13);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(12);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(11);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(10);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(9);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(8);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(7);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(6);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(5);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(4);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(3);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(2);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(1);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & 
\inst_d|OP2|Dout\(6) & \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \inst_d|OP1|Dout\(0);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst_d|OP2|Dout\(12) & \inst_d|OP2|Dout\(11) & \inst_d|OP2|Dout\(10) & \inst_d|OP2|Dout\(9) & \inst_d|OP2|Dout\(8) & \inst_d|OP2|Dout\(7) & \inst_d|OP2|Dout\(6)
& \inst_d|OP2|Dout\(5) & \inst_d|OP2|Dout\(4) & \inst_d|OP2|Dout\(3) & \inst_d|OP2|Dout\(2) & \inst_d|OP2|Dout\(1) & \inst_d|OP2|Dout\(0));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\inst_d|inst2|programCounterOut\(11) & \inst_d|inst2|programCounterOut\(10) & \inst_d|inst2|programCounterOut\(9) & \inst_d|inst2|programCounterOut\(8) & 
\inst_d|inst2|programCounterOut\(7) & \inst_d|inst2|programCounterOut\(6) & \inst_d|inst2|programCounterOut\(5) & \inst_d|inst2|programCounterOut\(4) & \inst_d|inst2|programCounterOut\(3) & \inst_d|inst2|programCounterOut\(2) & 
\inst_d|inst2|programCounterOut\(1) & \inst_d|inst2|programCounterOut\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\inst_d|instALU|ALT_INV_Add0~61_sumout\ <= NOT \inst_d|instALU|Add0~61_sumout\;
\inst_d|OP2|ALT_INV_Dout\(0) <= NOT \inst_d|OP2|Dout\(0);
\inst_d|OP1|ALT_INV_Dout\(0) <= NOT \inst_d|OP1|Dout\(0);
\inst_d|instALU|ALT_INV_Add0~57_sumout\ <= NOT \inst_d|instALU|Add0~57_sumout\;
\inst_d|OP2|ALT_INV_Dout\(1) <= NOT \inst_d|OP2|Dout\(1);
\inst_d|OP1|ALT_INV_Dout\(1) <= NOT \inst_d|OP1|Dout\(1);
\inst_d|instALU|ALT_INV_Add0~53_sumout\ <= NOT \inst_d|instALU|Add0~53_sumout\;
\inst_d|OP2|ALT_INV_Dout\(2) <= NOT \inst_d|OP2|Dout\(2);
\inst_d|OP1|ALT_INV_Dout\(2) <= NOT \inst_d|OP1|Dout\(2);
\inst_d|instALU|ALT_INV_Add0~49_sumout\ <= NOT \inst_d|instALU|Add0~49_sumout\;
\inst_d|OP2|ALT_INV_Dout\(3) <= NOT \inst_d|OP2|Dout\(3);
\inst_d|OP1|ALT_INV_Dout\(3) <= NOT \inst_d|OP1|Dout\(3);
\inst_d|instALU|ALT_INV_Add0~45_sumout\ <= NOT \inst_d|instALU|Add0~45_sumout\;
\inst_d|OP2|ALT_INV_Dout\(4) <= NOT \inst_d|OP2|Dout\(4);
\inst_d|OP1|ALT_INV_Dout\(4) <= NOT \inst_d|OP1|Dout\(4);
\inst_d|instALU|ALT_INV_Add0~41_sumout\ <= NOT \inst_d|instALU|Add0~41_sumout\;
\inst_d|OP2|ALT_INV_Dout\(5) <= NOT \inst_d|OP2|Dout\(5);
\inst_d|OP1|ALT_INV_Dout\(5) <= NOT \inst_d|OP1|Dout\(5);
\inst_d|instALU|ALT_INV_Add0~37_sumout\ <= NOT \inst_d|instALU|Add0~37_sumout\;
\inst_d|OP2|ALT_INV_Dout\(6) <= NOT \inst_d|OP2|Dout\(6);
\inst_d|OP1|ALT_INV_Dout\(6) <= NOT \inst_d|OP1|Dout\(6);
\inst_d|instALU|ALT_INV_Add0~33_sumout\ <= NOT \inst_d|instALU|Add0~33_sumout\;
\inst_d|OP2|ALT_INV_Dout\(7) <= NOT \inst_d|OP2|Dout\(7);
\inst_d|OP1|ALT_INV_Dout\(7) <= NOT \inst_d|OP1|Dout\(7);
\inst_d|instALU|ALT_INV_Add0~29_sumout\ <= NOT \inst_d|instALU|Add0~29_sumout\;
\inst_d|OP2|ALT_INV_Dout\(8) <= NOT \inst_d|OP2|Dout\(8);
\inst_d|OP1|ALT_INV_Dout\(8) <= NOT \inst_d|OP1|Dout\(8);
\inst_d|instALU|ALT_INV_Add0~25_sumout\ <= NOT \inst_d|instALU|Add0~25_sumout\;
\inst_d|OP2|ALT_INV_Dout\(9) <= NOT \inst_d|OP2|Dout\(9);
\inst_d|OP1|ALT_INV_Dout\(9) <= NOT \inst_d|OP1|Dout\(9);
\inst_d|instALU|ALT_INV_Add0~21_sumout\ <= NOT \inst_d|instALU|Add0~21_sumout\;
\inst_d|OP2|ALT_INV_Dout\(10) <= NOT \inst_d|OP2|Dout\(10);
\inst_d|OP1|ALT_INV_Dout\(10) <= NOT \inst_d|OP1|Dout\(10);
\inst_d|instALU|ALT_INV_Add0~17_sumout\ <= NOT \inst_d|instALU|Add0~17_sumout\;
\inst_d|OP2|ALT_INV_Dout\(11) <= NOT \inst_d|OP2|Dout\(11);
\inst_d|OP1|ALT_INV_Dout\(11) <= NOT \inst_d|OP1|Dout\(11);
\inst_d|instALU|ALT_INV_Add0~13_sumout\ <= NOT \inst_d|instALU|Add0~13_sumout\;
\inst_d|OP2|ALT_INV_Dout\(12) <= NOT \inst_d|OP2|Dout\(12);
\inst_d|OP1|ALT_INV_Dout\(12) <= NOT \inst_d|OP1|Dout\(12);
\inst_d|instALU|ALT_INV_Add0~9_sumout\ <= NOT \inst_d|instALU|Add0~9_sumout\;
\inst_d|OP2|ALT_INV_Dout\(13) <= NOT \inst_d|OP2|Dout\(13);
\inst_d|OP1|ALT_INV_Dout\(13) <= NOT \inst_d|OP1|Dout\(13);
\inst_d|instALU|ALT_INV_Add0~5_sumout\ <= NOT \inst_d|instALU|Add0~5_sumout\;
\inst_d|OP2|ALT_INV_Dout\(14) <= NOT \inst_d|OP2|Dout\(14);
\inst_d|OP1|ALT_INV_Dout\(14) <= NOT \inst_d|OP1|Dout\(14);
\inst_d|instALU|ALT_INV_Add0~1_sumout\ <= NOT \inst_d|instALU|Add0~1_sumout\;
\inst_d|OP2|ALT_INV_Dout\(15) <= NOT \inst_d|OP2|Dout\(15);
\inst_d|OP1|ALT_INV_Dout\(15) <= NOT \inst_d|OP1|Dout\(15);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\ALT_INV_clk~input_o\ <= NOT \clk~input_o\;
\inst_d|inst10|ALT_INV_Mux15~1_combout\ <= NOT \inst_d|inst10|Mux15~1_combout\;
\inst_d|inst10|ALT_INV_Mux14~1_combout\ <= NOT \inst_d|inst10|Mux14~1_combout\;
\inst_d|inst10|ALT_INV_Mux13~1_combout\ <= NOT \inst_d|inst10|Mux13~1_combout\;
\inst_d|inst10|ALT_INV_Mux12~3_combout\ <= NOT \inst_d|inst10|Mux12~3_combout\;
\inst_d|inst10|ALT_INV_Mux11~1_combout\ <= NOT \inst_d|inst10|Mux11~1_combout\;
\inst_d|inst10|ALT_INV_Mux10~1_combout\ <= NOT \inst_d|inst10|Mux10~1_combout\;
\inst_d|inst10|ALT_INV_Mux9~1_combout\ <= NOT \inst_d|inst10|Mux9~1_combout\;
\inst_d|inst10|ALT_INV_Mux8~1_combout\ <= NOT \inst_d|inst10|Mux8~1_combout\;
\inst_d|inst10|ALT_INV_Mux7~1_combout\ <= NOT \inst_d|inst10|Mux7~1_combout\;
\inst_d|inst10|ALT_INV_Mux6~1_combout\ <= NOT \inst_d|inst10|Mux6~1_combout\;
\inst_d|inst10|ALT_INV_Mux5~1_combout\ <= NOT \inst_d|inst10|Mux5~1_combout\;
\inst_d|inst10|ALT_INV_Mux4~1_combout\ <= NOT \inst_d|inst10|Mux4~1_combout\;
\inst_d|inst10|ALT_INV_Mux3~1_combout\ <= NOT \inst_d|inst10|Mux3~1_combout\;
\inst_d|inst10|ALT_INV_Mux2~1_combout\ <= NOT \inst_d|inst10|Mux2~1_combout\;
\inst_d|inst10|ALT_INV_Mux1~1_combout\ <= NOT \inst_d|inst10|Mux1~1_combout\;
\inst_d|inst10|ALT_INV_Mux0~4_combout\ <= NOT \inst_d|inst10|Mux0~4_combout\;
\inst_d|inst10|ALT_INV_Decoder0~19_combout\ <= NOT \inst_d|inst10|Decoder0~19_combout\;
\inst_d|inst10|ALT_INV_Decoder0~15_combout\ <= NOT \inst_d|inst10|Decoder0~15_combout\;
\inst_d|inst10|ALT_INV_Decoder0~13_combout\ <= NOT \inst_d|inst10|Decoder0~13_combout\;
\inst_d|inst10|ALT_INV_Decoder0~10_combout\ <= NOT \inst_d|inst10|Decoder0~10_combout\;
\inst_d|inst10|ALT_INV_Decoder0~5_combout\ <= NOT \inst_d|inst10|Decoder0~5_combout\;
\inst_d|inst10|ALT_INV_Decoder0~0_combout\ <= NOT \inst_d|inst10|Decoder0~0_combout\;
\inst_d|inst10|ALT_INV_Mux0~2_combout\ <= NOT \inst_d|inst10|Mux0~2_combout\;
\inst_d|inst10|ALT_INV_Mux0~1_combout\ <= NOT \inst_d|inst10|Mux0~1_combout\;
\inst_d|inst10|ALT_INV_Mux0~0_combout\ <= NOT \inst_d|inst10|Mux0~0_combout\;
\inst|ALT_INV_Mux20~2_combout\ <= NOT \inst|Mux20~2_combout\;
\inst_d|inst10|ALT_INV_Mux12~1_combout\ <= NOT \inst_d|inst10|Mux12~1_combout\;
\inst_d|OP1|ALT_INV_Dout[13]~1_combout\ <= NOT \inst_d|OP1|Dout[13]~1_combout\;
\inst_d|OP1|ALT_INV_Dout[13]~0_combout\ <= NOT \inst_d|OP1|Dout[13]~0_combout\;
\inst_d|instALU|ALT_INV_z_flag~4_combout\ <= NOT \inst_d|instALU|z_flag~4_combout\;
\inst_d|instALU|ALT_INV_z_flag~3_combout\ <= NOT \inst_d|instALU|z_flag~3_combout\;
\inst_d|instALU|ALT_INV_z_flag~2_combout\ <= NOT \inst_d|instALU|z_flag~2_combout\;
\inst_d|instALU|ALT_INV_z_flag~1_combout\ <= NOT \inst_d|instALU|z_flag~1_combout\;
\inst_d|instALU|ALT_INV_z_flag~0_combout\ <= NOT \inst_d|instALU|z_flag~0_combout\;
\inst_d|instOtherRegisters|ALT_INV_sip_r\(0) <= NOT \inst_d|instOtherRegisters|sip_r\(0);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(1) <= NOT \inst_d|instOtherRegisters|sip_r\(1);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(2) <= NOT \inst_d|instOtherRegisters|sip_r\(2);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(3) <= NOT \inst_d|instOtherRegisters|sip_r\(3);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(4) <= NOT \inst_d|instOtherRegisters|sip_r\(4);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(5) <= NOT \inst_d|instOtherRegisters|sip_r\(5);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(6) <= NOT \inst_d|instOtherRegisters|sip_r\(6);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(7) <= NOT \inst_d|instOtherRegisters|sip_r\(7);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(8) <= NOT \inst_d|instOtherRegisters|sip_r\(8);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(9) <= NOT \inst_d|instOtherRegisters|sip_r\(9);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(10) <= NOT \inst_d|instOtherRegisters|sip_r\(10);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(11) <= NOT \inst_d|instOtherRegisters|sip_r\(11);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(12) <= NOT \inst_d|instOtherRegisters|sip_r\(12);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(13) <= NOT \inst_d|instOtherRegisters|sip_r\(13);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(14) <= NOT \inst_d|instOtherRegisters|sip_r\(14);
\inst_d|instOtherRegisters|ALT_INV_sip_r\(15) <= NOT \inst_d|instOtherRegisters|sip_r\(15);
\inst_d|inst10|ALT_INV_Mux47~4_combout\ <= NOT \inst_d|inst10|Mux47~4_combout\;
\inst_d|inst10|ALT_INV_Mux47~3_combout\ <= NOT \inst_d|inst10|Mux47~3_combout\;
\inst_d|inst10|ALT_INV_Mux47~2_combout\ <= NOT \inst_d|inst10|Mux47~2_combout\;
\inst_d|inst10|ALT_INV_Mux47~1_combout\ <= NOT \inst_d|inst10|Mux47~1_combout\;
\inst_d|inst10|ALT_INV_Mux47~0_combout\ <= NOT \inst_d|inst10|Mux47~0_combout\;
\inst_d|inst10|ALT_INV_Mux46~4_combout\ <= NOT \inst_d|inst10|Mux46~4_combout\;
\inst_d|inst10|ALT_INV_Mux46~3_combout\ <= NOT \inst_d|inst10|Mux46~3_combout\;
\inst_d|inst10|ALT_INV_Mux46~2_combout\ <= NOT \inst_d|inst10|Mux46~2_combout\;
\inst_d|inst10|ALT_INV_Mux46~1_combout\ <= NOT \inst_d|inst10|Mux46~1_combout\;
\inst_d|inst10|ALT_INV_Mux46~0_combout\ <= NOT \inst_d|inst10|Mux46~0_combout\;
\inst_d|inst10|ALT_INV_Mux45~4_combout\ <= NOT \inst_d|inst10|Mux45~4_combout\;
\inst_d|inst10|ALT_INV_Mux45~3_combout\ <= NOT \inst_d|inst10|Mux45~3_combout\;
\inst_d|inst10|ALT_INV_Mux45~2_combout\ <= NOT \inst_d|inst10|Mux45~2_combout\;
\inst_d|inst10|ALT_INV_Mux45~1_combout\ <= NOT \inst_d|inst10|Mux45~1_combout\;
\inst_d|inst10|ALT_INV_Mux45~0_combout\ <= NOT \inst_d|inst10|Mux45~0_combout\;
\inst_d|inst10|ALT_INV_Mux44~4_combout\ <= NOT \inst_d|inst10|Mux44~4_combout\;
\inst_d|inst10|ALT_INV_Mux44~3_combout\ <= NOT \inst_d|inst10|Mux44~3_combout\;
\inst_d|inst10|ALT_INV_Mux44~2_combout\ <= NOT \inst_d|inst10|Mux44~2_combout\;
\inst_d|inst10|ALT_INV_Mux44~1_combout\ <= NOT \inst_d|inst10|Mux44~1_combout\;
\inst_d|inst10|ALT_INV_Mux44~0_combout\ <= NOT \inst_d|inst10|Mux44~0_combout\;
\inst_d|inst10|ALT_INV_Mux43~4_combout\ <= NOT \inst_d|inst10|Mux43~4_combout\;
\inst_d|inst10|ALT_INV_Mux43~3_combout\ <= NOT \inst_d|inst10|Mux43~3_combout\;
\inst_d|inst10|ALT_INV_Mux43~2_combout\ <= NOT \inst_d|inst10|Mux43~2_combout\;
\inst_d|inst10|ALT_INV_Mux43~1_combout\ <= NOT \inst_d|inst10|Mux43~1_combout\;
\inst_d|inst10|ALT_INV_Mux43~0_combout\ <= NOT \inst_d|inst10|Mux43~0_combout\;
\inst_d|inst10|ALT_INV_Mux42~4_combout\ <= NOT \inst_d|inst10|Mux42~4_combout\;
\inst_d|inst10|ALT_INV_Mux42~3_combout\ <= NOT \inst_d|inst10|Mux42~3_combout\;
\inst_d|inst10|ALT_INV_Mux42~2_combout\ <= NOT \inst_d|inst10|Mux42~2_combout\;
\inst_d|inst10|ALT_INV_Mux42~1_combout\ <= NOT \inst_d|inst10|Mux42~1_combout\;
\inst_d|inst10|ALT_INV_Mux42~0_combout\ <= NOT \inst_d|inst10|Mux42~0_combout\;
\inst_d|inst10|ALT_INV_Mux41~4_combout\ <= NOT \inst_d|inst10|Mux41~4_combout\;
\inst_d|inst10|ALT_INV_Mux41~3_combout\ <= NOT \inst_d|inst10|Mux41~3_combout\;
\inst_d|inst10|ALT_INV_Mux41~2_combout\ <= NOT \inst_d|inst10|Mux41~2_combout\;
\inst_d|inst10|ALT_INV_Mux41~1_combout\ <= NOT \inst_d|inst10|Mux41~1_combout\;
\inst_d|inst10|ALT_INV_Mux41~0_combout\ <= NOT \inst_d|inst10|Mux41~0_combout\;
\inst_d|inst10|ALT_INV_Mux40~4_combout\ <= NOT \inst_d|inst10|Mux40~4_combout\;
\inst_d|inst10|ALT_INV_Mux40~3_combout\ <= NOT \inst_d|inst10|Mux40~3_combout\;
\inst_d|inst10|ALT_INV_Mux40~2_combout\ <= NOT \inst_d|inst10|Mux40~2_combout\;
\inst_d|inst10|ALT_INV_Mux40~1_combout\ <= NOT \inst_d|inst10|Mux40~1_combout\;
\inst_d|inst10|ALT_INV_Mux40~0_combout\ <= NOT \inst_d|inst10|Mux40~0_combout\;
\inst_d|inst10|ALT_INV_Mux39~4_combout\ <= NOT \inst_d|inst10|Mux39~4_combout\;
\inst_d|inst10|ALT_INV_Mux39~3_combout\ <= NOT \inst_d|inst10|Mux39~3_combout\;
\inst_d|inst10|ALT_INV_Mux39~2_combout\ <= NOT \inst_d|inst10|Mux39~2_combout\;
\inst_d|inst10|ALT_INV_Mux39~1_combout\ <= NOT \inst_d|inst10|Mux39~1_combout\;
\inst_d|inst10|ALT_INV_Mux39~0_combout\ <= NOT \inst_d|inst10|Mux39~0_combout\;
\inst_d|inst10|ALT_INV_Mux38~4_combout\ <= NOT \inst_d|inst10|Mux38~4_combout\;
\inst_d|inst10|ALT_INV_Mux38~3_combout\ <= NOT \inst_d|inst10|Mux38~3_combout\;
\inst_d|inst10|ALT_INV_Mux38~2_combout\ <= NOT \inst_d|inst10|Mux38~2_combout\;
\inst_d|inst10|ALT_INV_Mux38~1_combout\ <= NOT \inst_d|inst10|Mux38~1_combout\;
\inst_d|inst10|ALT_INV_Mux38~0_combout\ <= NOT \inst_d|inst10|Mux38~0_combout\;
\inst_d|inst10|ALT_INV_Mux37~4_combout\ <= NOT \inst_d|inst10|Mux37~4_combout\;
\inst_d|inst10|ALT_INV_Mux37~3_combout\ <= NOT \inst_d|inst10|Mux37~3_combout\;
\inst_d|inst10|ALT_INV_Mux37~2_combout\ <= NOT \inst_d|inst10|Mux37~2_combout\;
\inst_d|inst10|ALT_INV_Mux37~1_combout\ <= NOT \inst_d|inst10|Mux37~1_combout\;
\inst_d|inst10|ALT_INV_Mux37~0_combout\ <= NOT \inst_d|inst10|Mux37~0_combout\;
\inst_d|inst10|ALT_INV_Mux36~4_combout\ <= NOT \inst_d|inst10|Mux36~4_combout\;
\inst_d|inst10|ALT_INV_Mux36~3_combout\ <= NOT \inst_d|inst10|Mux36~3_combout\;
\inst_d|inst10|ALT_INV_Mux36~2_combout\ <= NOT \inst_d|inst10|Mux36~2_combout\;
\inst_d|inst10|ALT_INV_Mux36~1_combout\ <= NOT \inst_d|inst10|Mux36~1_combout\;
\inst_d|inst10|ALT_INV_Mux36~0_combout\ <= NOT \inst_d|inst10|Mux36~0_combout\;
\inst_d|inst10|ALT_INV_Mux35~4_combout\ <= NOT \inst_d|inst10|Mux35~4_combout\;
\inst_d|inst10|ALT_INV_Mux35~3_combout\ <= NOT \inst_d|inst10|Mux35~3_combout\;
\inst_d|inst10|ALT_INV_Mux35~2_combout\ <= NOT \inst_d|inst10|Mux35~2_combout\;
\inst_d|inst10|ALT_INV_Mux35~1_combout\ <= NOT \inst_d|inst10|Mux35~1_combout\;
\inst_d|inst10|ALT_INV_Mux35~0_combout\ <= NOT \inst_d|inst10|Mux35~0_combout\;
\inst_d|inst10|ALT_INV_Mux34~4_combout\ <= NOT \inst_d|inst10|Mux34~4_combout\;
\inst_d|inst10|ALT_INV_Mux34~3_combout\ <= NOT \inst_d|inst10|Mux34~3_combout\;
\inst_d|inst10|ALT_INV_Mux34~2_combout\ <= NOT \inst_d|inst10|Mux34~2_combout\;
\inst_d|inst10|ALT_INV_Mux34~1_combout\ <= NOT \inst_d|inst10|Mux34~1_combout\;
\inst_d|inst10|ALT_INV_Mux34~0_combout\ <= NOT \inst_d|inst10|Mux34~0_combout\;
\inst_d|inst10|ALT_INV_Mux33~4_combout\ <= NOT \inst_d|inst10|Mux33~4_combout\;
\inst_d|inst10|ALT_INV_Mux33~3_combout\ <= NOT \inst_d|inst10|Mux33~3_combout\;
\inst_d|inst10|ALT_INV_Mux33~2_combout\ <= NOT \inst_d|inst10|Mux33~2_combout\;
\inst_d|inst10|ALT_INV_Mux33~1_combout\ <= NOT \inst_d|inst10|Mux33~1_combout\;
\inst_d|inst10|ALT_INV_Mux33~0_combout\ <= NOT \inst_d|inst10|Mux33~0_combout\;
\inst_d|inst10|ALT_INV_Mux32~4_combout\ <= NOT \inst_d|inst10|Mux32~4_combout\;
\inst_d|inst10|ALT_INV_Mux32~3_combout\ <= NOT \inst_d|inst10|Mux32~3_combout\;
\inst_d|inst10|ALT_INV_Mux32~2_combout\ <= NOT \inst_d|inst10|Mux32~2_combout\;
\inst_d|inst10|ALT_INV_Mux32~1_combout\ <= NOT \inst_d|inst10|Mux32~1_combout\;
\inst_d|inst10|ALT_INV_Mux32~0_combout\ <= NOT \inst_d|inst10|Mux32~0_combout\;
\inst_d|inst10|ALT_INV_Mux31~4_combout\ <= NOT \inst_d|inst10|Mux31~4_combout\;
\inst_d|inst10|ALT_INV_Mux31~3_combout\ <= NOT \inst_d|inst10|Mux31~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][0]~q\ <= NOT \inst_d|inst10|regs[15][0]~q\;
\inst_d|inst10|ALT_INV_regs[11][0]~q\ <= NOT \inst_d|inst10|regs[11][0]~q\;
\inst_d|inst10|ALT_INV_regs[7][0]~q\ <= NOT \inst_d|inst10|regs[7][0]~q\;
\inst_d|inst10|ALT_INV_regs[3][0]~q\ <= NOT \inst_d|inst10|regs[3][0]~q\;
\inst_d|inst10|ALT_INV_Mux31~2_combout\ <= NOT \inst_d|inst10|Mux31~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][0]~q\ <= NOT \inst_d|inst10|regs[14][0]~q\;
\inst_d|inst10|ALT_INV_regs[10][0]~q\ <= NOT \inst_d|inst10|regs[10][0]~q\;
\inst_d|inst10|ALT_INV_regs[6][0]~q\ <= NOT \inst_d|inst10|regs[6][0]~q\;
\inst_d|inst10|ALT_INV_regs[2][0]~q\ <= NOT \inst_d|inst10|regs[2][0]~q\;
\inst_d|inst10|ALT_INV_Mux31~1_combout\ <= NOT \inst_d|inst10|Mux31~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][0]~q\ <= NOT \inst_d|inst10|regs[13][0]~q\;
\inst_d|inst10|ALT_INV_regs[9][0]~q\ <= NOT \inst_d|inst10|regs[9][0]~q\;
\inst_d|inst10|ALT_INV_regs[5][0]~q\ <= NOT \inst_d|inst10|regs[5][0]~q\;
\inst_d|inst10|ALT_INV_regs[1][0]~q\ <= NOT \inst_d|inst10|regs[1][0]~q\;
\inst_d|inst10|ALT_INV_Mux31~0_combout\ <= NOT \inst_d|inst10|Mux31~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][0]~q\ <= NOT \inst_d|inst10|regs[12][0]~q\;
\inst_d|inst10|ALT_INV_regs[8][0]~q\ <= NOT \inst_d|inst10|regs[8][0]~q\;
\inst_d|inst10|ALT_INV_regs[4][0]~q\ <= NOT \inst_d|inst10|regs[4][0]~q\;
\inst_d|inst10|ALT_INV_regs[0][0]~q\ <= NOT \inst_d|inst10|regs[0][0]~q\;
\inst_d|inst10|ALT_INV_Mux30~4_combout\ <= NOT \inst_d|inst10|Mux30~4_combout\;
\inst_d|inst10|ALT_INV_Mux30~3_combout\ <= NOT \inst_d|inst10|Mux30~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][1]~q\ <= NOT \inst_d|inst10|regs[15][1]~q\;
\inst_d|inst10|ALT_INV_regs[14][1]~q\ <= NOT \inst_d|inst10|regs[14][1]~q\;
\inst_d|inst10|ALT_INV_regs[13][1]~q\ <= NOT \inst_d|inst10|regs[13][1]~q\;
\inst_d|inst10|ALT_INV_regs[12][1]~q\ <= NOT \inst_d|inst10|regs[12][1]~q\;
\inst_d|inst10|ALT_INV_Mux30~2_combout\ <= NOT \inst_d|inst10|Mux30~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][1]~q\ <= NOT \inst_d|inst10|regs[11][1]~q\;
\inst_d|inst10|ALT_INV_regs[10][1]~q\ <= NOT \inst_d|inst10|regs[10][1]~q\;
\inst_d|inst10|ALT_INV_regs[9][1]~q\ <= NOT \inst_d|inst10|regs[9][1]~q\;
\inst_d|inst10|ALT_INV_regs[8][1]~q\ <= NOT \inst_d|inst10|regs[8][1]~q\;
\inst_d|inst10|ALT_INV_Mux30~1_combout\ <= NOT \inst_d|inst10|Mux30~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][1]~q\ <= NOT \inst_d|inst10|regs[7][1]~q\;
\inst_d|inst10|ALT_INV_regs[6][1]~q\ <= NOT \inst_d|inst10|regs[6][1]~q\;
\inst_d|inst10|ALT_INV_regs[5][1]~q\ <= NOT \inst_d|inst10|regs[5][1]~q\;
\inst_d|inst10|ALT_INV_regs[4][1]~q\ <= NOT \inst_d|inst10|regs[4][1]~q\;
\inst_d|inst10|ALT_INV_Mux30~0_combout\ <= NOT \inst_d|inst10|Mux30~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][1]~q\ <= NOT \inst_d|inst10|regs[3][1]~q\;
\inst_d|inst10|ALT_INV_regs[2][1]~q\ <= NOT \inst_d|inst10|regs[2][1]~q\;
\inst_d|inst10|ALT_INV_regs[1][1]~q\ <= NOT \inst_d|inst10|regs[1][1]~q\;
\inst_d|inst10|ALT_INV_regs[0][1]~q\ <= NOT \inst_d|inst10|regs[0][1]~q\;
\inst_d|inst10|ALT_INV_Mux29~4_combout\ <= NOT \inst_d|inst10|Mux29~4_combout\;
\inst_d|inst10|ALT_INV_Mux29~3_combout\ <= NOT \inst_d|inst10|Mux29~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][2]~q\ <= NOT \inst_d|inst10|regs[15][2]~q\;
\inst_d|inst10|ALT_INV_regs[11][2]~q\ <= NOT \inst_d|inst10|regs[11][2]~q\;
\inst_d|inst10|ALT_INV_regs[7][2]~q\ <= NOT \inst_d|inst10|regs[7][2]~q\;
\inst_d|inst10|ALT_INV_regs[3][2]~q\ <= NOT \inst_d|inst10|regs[3][2]~q\;
\inst_d|inst10|ALT_INV_Mux29~2_combout\ <= NOT \inst_d|inst10|Mux29~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][2]~q\ <= NOT \inst_d|inst10|regs[14][2]~q\;
\inst_d|inst10|ALT_INV_regs[10][2]~q\ <= NOT \inst_d|inst10|regs[10][2]~q\;
\inst_d|inst10|ALT_INV_regs[6][2]~q\ <= NOT \inst_d|inst10|regs[6][2]~q\;
\inst_d|inst10|ALT_INV_regs[2][2]~q\ <= NOT \inst_d|inst10|regs[2][2]~q\;
\inst_d|inst10|ALT_INV_Mux29~1_combout\ <= NOT \inst_d|inst10|Mux29~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][2]~q\ <= NOT \inst_d|inst10|regs[13][2]~q\;
\inst_d|inst10|ALT_INV_regs[9][2]~q\ <= NOT \inst_d|inst10|regs[9][2]~q\;
\inst_d|inst10|ALT_INV_regs[5][2]~q\ <= NOT \inst_d|inst10|regs[5][2]~q\;
\inst_d|inst10|ALT_INV_regs[1][2]~q\ <= NOT \inst_d|inst10|regs[1][2]~q\;
\inst_d|inst10|ALT_INV_Mux29~0_combout\ <= NOT \inst_d|inst10|Mux29~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][2]~q\ <= NOT \inst_d|inst10|regs[12][2]~q\;
\inst_d|inst10|ALT_INV_regs[8][2]~q\ <= NOT \inst_d|inst10|regs[8][2]~q\;
\inst_d|inst10|ALT_INV_regs[4][2]~q\ <= NOT \inst_d|inst10|regs[4][2]~q\;
\inst_d|inst10|ALT_INV_regs[0][2]~q\ <= NOT \inst_d|inst10|regs[0][2]~q\;
\inst_d|inst10|ALT_INV_Mux28~4_combout\ <= NOT \inst_d|inst10|Mux28~4_combout\;
\inst_d|inst10|ALT_INV_Mux28~3_combout\ <= NOT \inst_d|inst10|Mux28~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][3]~q\ <= NOT \inst_d|inst10|regs[15][3]~q\;
\inst_d|inst10|ALT_INV_regs[14][3]~q\ <= NOT \inst_d|inst10|regs[14][3]~q\;
\inst_d|inst10|ALT_INV_regs[13][3]~q\ <= NOT \inst_d|inst10|regs[13][3]~q\;
\inst_d|inst10|ALT_INV_regs[12][3]~q\ <= NOT \inst_d|inst10|regs[12][3]~q\;
\inst_d|inst10|ALT_INV_Mux28~2_combout\ <= NOT \inst_d|inst10|Mux28~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][3]~q\ <= NOT \inst_d|inst10|regs[11][3]~q\;
\inst_d|inst10|ALT_INV_regs[10][3]~q\ <= NOT \inst_d|inst10|regs[10][3]~q\;
\inst_d|inst10|ALT_INV_regs[9][3]~q\ <= NOT \inst_d|inst10|regs[9][3]~q\;
\inst_d|inst10|ALT_INV_regs[8][3]~q\ <= NOT \inst_d|inst10|regs[8][3]~q\;
\inst_d|inst10|ALT_INV_Mux28~1_combout\ <= NOT \inst_d|inst10|Mux28~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][3]~q\ <= NOT \inst_d|inst10|regs[7][3]~q\;
\inst_d|inst10|ALT_INV_regs[6][3]~q\ <= NOT \inst_d|inst10|regs[6][3]~q\;
\inst_d|inst10|ALT_INV_regs[5][3]~q\ <= NOT \inst_d|inst10|regs[5][3]~q\;
\inst_d|inst10|ALT_INV_regs[4][3]~q\ <= NOT \inst_d|inst10|regs[4][3]~q\;
\inst_d|inst10|ALT_INV_Mux28~0_combout\ <= NOT \inst_d|inst10|Mux28~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][3]~q\ <= NOT \inst_d|inst10|regs[3][3]~q\;
\inst_d|inst10|ALT_INV_regs[2][3]~q\ <= NOT \inst_d|inst10|regs[2][3]~q\;
\inst_d|inst10|ALT_INV_regs[1][3]~q\ <= NOT \inst_d|inst10|regs[1][3]~q\;
\inst_d|inst10|ALT_INV_regs[0][3]~q\ <= NOT \inst_d|inst10|regs[0][3]~q\;
\inst_d|inst10|ALT_INV_Mux27~4_combout\ <= NOT \inst_d|inst10|Mux27~4_combout\;
\inst_d|inst10|ALT_INV_Mux27~3_combout\ <= NOT \inst_d|inst10|Mux27~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][4]~q\ <= NOT \inst_d|inst10|regs[15][4]~q\;
\inst_d|inst10|ALT_INV_regs[11][4]~q\ <= NOT \inst_d|inst10|regs[11][4]~q\;
\inst_d|inst10|ALT_INV_regs[7][4]~q\ <= NOT \inst_d|inst10|regs[7][4]~q\;
\inst_d|inst10|ALT_INV_regs[3][4]~q\ <= NOT \inst_d|inst10|regs[3][4]~q\;
\inst_d|inst10|ALT_INV_Mux27~2_combout\ <= NOT \inst_d|inst10|Mux27~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][4]~q\ <= NOT \inst_d|inst10|regs[14][4]~q\;
\inst_d|inst10|ALT_INV_regs[10][4]~q\ <= NOT \inst_d|inst10|regs[10][4]~q\;
\inst_d|inst10|ALT_INV_regs[6][4]~q\ <= NOT \inst_d|inst10|regs[6][4]~q\;
\inst_d|inst10|ALT_INV_regs[2][4]~q\ <= NOT \inst_d|inst10|regs[2][4]~q\;
\inst_d|inst10|ALT_INV_Mux27~1_combout\ <= NOT \inst_d|inst10|Mux27~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][4]~q\ <= NOT \inst_d|inst10|regs[13][4]~q\;
\inst_d|inst10|ALT_INV_regs[9][4]~q\ <= NOT \inst_d|inst10|regs[9][4]~q\;
\inst_d|inst10|ALT_INV_regs[5][4]~q\ <= NOT \inst_d|inst10|regs[5][4]~q\;
\inst_d|inst10|ALT_INV_regs[1][4]~q\ <= NOT \inst_d|inst10|regs[1][4]~q\;
\inst_d|inst10|ALT_INV_Mux27~0_combout\ <= NOT \inst_d|inst10|Mux27~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][4]~q\ <= NOT \inst_d|inst10|regs[12][4]~q\;
\inst_d|inst10|ALT_INV_regs[8][4]~q\ <= NOT \inst_d|inst10|regs[8][4]~q\;
\inst_d|inst10|ALT_INV_regs[4][4]~q\ <= NOT \inst_d|inst10|regs[4][4]~q\;
\inst_d|inst10|ALT_INV_regs[0][4]~q\ <= NOT \inst_d|inst10|regs[0][4]~q\;
\inst_d|inst10|ALT_INV_Mux26~4_combout\ <= NOT \inst_d|inst10|Mux26~4_combout\;
\inst_d|inst10|ALT_INV_Mux26~3_combout\ <= NOT \inst_d|inst10|Mux26~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][5]~q\ <= NOT \inst_d|inst10|regs[15][5]~q\;
\inst_d|inst10|ALT_INV_regs[14][5]~q\ <= NOT \inst_d|inst10|regs[14][5]~q\;
\inst_d|inst10|ALT_INV_regs[13][5]~q\ <= NOT \inst_d|inst10|regs[13][5]~q\;
\inst_d|inst10|ALT_INV_regs[12][5]~q\ <= NOT \inst_d|inst10|regs[12][5]~q\;
\inst_d|inst10|ALT_INV_Mux26~2_combout\ <= NOT \inst_d|inst10|Mux26~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][5]~q\ <= NOT \inst_d|inst10|regs[11][5]~q\;
\inst_d|inst10|ALT_INV_regs[10][5]~q\ <= NOT \inst_d|inst10|regs[10][5]~q\;
\inst_d|inst10|ALT_INV_regs[9][5]~q\ <= NOT \inst_d|inst10|regs[9][5]~q\;
\inst_d|inst10|ALT_INV_regs[8][5]~q\ <= NOT \inst_d|inst10|regs[8][5]~q\;
\inst_d|inst10|ALT_INV_Mux26~1_combout\ <= NOT \inst_d|inst10|Mux26~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][5]~q\ <= NOT \inst_d|inst10|regs[7][5]~q\;
\inst_d|inst10|ALT_INV_regs[6][5]~q\ <= NOT \inst_d|inst10|regs[6][5]~q\;
\inst_d|inst10|ALT_INV_regs[5][5]~q\ <= NOT \inst_d|inst10|regs[5][5]~q\;
\inst_d|inst10|ALT_INV_regs[4][5]~q\ <= NOT \inst_d|inst10|regs[4][5]~q\;
\inst_d|inst10|ALT_INV_Mux26~0_combout\ <= NOT \inst_d|inst10|Mux26~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][5]~q\ <= NOT \inst_d|inst10|regs[3][5]~q\;
\inst_d|inst10|ALT_INV_regs[2][5]~q\ <= NOT \inst_d|inst10|regs[2][5]~q\;
\inst_d|inst10|ALT_INV_regs[1][5]~q\ <= NOT \inst_d|inst10|regs[1][5]~q\;
\inst_d|inst10|ALT_INV_regs[0][5]~q\ <= NOT \inst_d|inst10|regs[0][5]~q\;
\inst_d|inst10|ALT_INV_Mux25~4_combout\ <= NOT \inst_d|inst10|Mux25~4_combout\;
\inst_d|inst10|ALT_INV_Mux25~3_combout\ <= NOT \inst_d|inst10|Mux25~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][6]~q\ <= NOT \inst_d|inst10|regs[15][6]~q\;
\inst_d|inst10|ALT_INV_regs[11][6]~q\ <= NOT \inst_d|inst10|regs[11][6]~q\;
\inst_d|inst10|ALT_INV_regs[7][6]~q\ <= NOT \inst_d|inst10|regs[7][6]~q\;
\inst_d|inst10|ALT_INV_regs[3][6]~q\ <= NOT \inst_d|inst10|regs[3][6]~q\;
\inst_d|inst10|ALT_INV_Mux25~2_combout\ <= NOT \inst_d|inst10|Mux25~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][6]~q\ <= NOT \inst_d|inst10|regs[14][6]~q\;
\inst_d|inst10|ALT_INV_regs[10][6]~q\ <= NOT \inst_d|inst10|regs[10][6]~q\;
\inst_d|inst10|ALT_INV_regs[6][6]~q\ <= NOT \inst_d|inst10|regs[6][6]~q\;
\inst_d|inst10|ALT_INV_regs[2][6]~q\ <= NOT \inst_d|inst10|regs[2][6]~q\;
\inst_d|inst10|ALT_INV_Mux25~1_combout\ <= NOT \inst_d|inst10|Mux25~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][6]~q\ <= NOT \inst_d|inst10|regs[13][6]~q\;
\inst_d|inst10|ALT_INV_regs[9][6]~q\ <= NOT \inst_d|inst10|regs[9][6]~q\;
\inst_d|inst10|ALT_INV_regs[5][6]~q\ <= NOT \inst_d|inst10|regs[5][6]~q\;
\inst_d|inst10|ALT_INV_regs[1][6]~q\ <= NOT \inst_d|inst10|regs[1][6]~q\;
\inst_d|inst10|ALT_INV_Mux25~0_combout\ <= NOT \inst_d|inst10|Mux25~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][6]~q\ <= NOT \inst_d|inst10|regs[12][6]~q\;
\inst_d|inst10|ALT_INV_regs[8][6]~q\ <= NOT \inst_d|inst10|regs[8][6]~q\;
\inst_d|inst10|ALT_INV_regs[4][6]~q\ <= NOT \inst_d|inst10|regs[4][6]~q\;
\inst_d|inst10|ALT_INV_regs[0][6]~q\ <= NOT \inst_d|inst10|regs[0][6]~q\;
\inst_d|inst10|ALT_INV_Mux24~4_combout\ <= NOT \inst_d|inst10|Mux24~4_combout\;
\inst_d|inst10|ALT_INV_Mux24~3_combout\ <= NOT \inst_d|inst10|Mux24~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][7]~q\ <= NOT \inst_d|inst10|regs[15][7]~q\;
\inst_d|inst10|ALT_INV_regs[14][7]~q\ <= NOT \inst_d|inst10|regs[14][7]~q\;
\inst_d|inst10|ALT_INV_regs[13][7]~q\ <= NOT \inst_d|inst10|regs[13][7]~q\;
\inst_d|inst10|ALT_INV_regs[12][7]~q\ <= NOT \inst_d|inst10|regs[12][7]~q\;
\inst_d|inst10|ALT_INV_Mux24~2_combout\ <= NOT \inst_d|inst10|Mux24~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][7]~q\ <= NOT \inst_d|inst10|regs[11][7]~q\;
\inst_d|inst10|ALT_INV_regs[10][7]~q\ <= NOT \inst_d|inst10|regs[10][7]~q\;
\inst_d|inst10|ALT_INV_regs[9][7]~q\ <= NOT \inst_d|inst10|regs[9][7]~q\;
\inst_d|inst10|ALT_INV_regs[8][7]~q\ <= NOT \inst_d|inst10|regs[8][7]~q\;
\inst_d|inst10|ALT_INV_Mux24~1_combout\ <= NOT \inst_d|inst10|Mux24~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][7]~q\ <= NOT \inst_d|inst10|regs[7][7]~q\;
\inst_d|inst10|ALT_INV_regs[6][7]~q\ <= NOT \inst_d|inst10|regs[6][7]~q\;
\inst_d|inst10|ALT_INV_regs[5][7]~q\ <= NOT \inst_d|inst10|regs[5][7]~q\;
\inst_d|inst10|ALT_INV_regs[4][7]~q\ <= NOT \inst_d|inst10|regs[4][7]~q\;
\inst_d|inst10|ALT_INV_Mux24~0_combout\ <= NOT \inst_d|inst10|Mux24~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][7]~q\ <= NOT \inst_d|inst10|regs[3][7]~q\;
\inst_d|inst10|ALT_INV_regs[2][7]~q\ <= NOT \inst_d|inst10|regs[2][7]~q\;
\inst_d|inst10|ALT_INV_regs[1][7]~q\ <= NOT \inst_d|inst10|regs[1][7]~q\;
\inst_d|inst10|ALT_INV_regs[0][7]~q\ <= NOT \inst_d|inst10|regs[0][7]~q\;
\inst_d|inst10|ALT_INV_Mux23~4_combout\ <= NOT \inst_d|inst10|Mux23~4_combout\;
\inst_d|inst10|ALT_INV_Mux23~3_combout\ <= NOT \inst_d|inst10|Mux23~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][8]~q\ <= NOT \inst_d|inst10|regs[15][8]~q\;
\inst_d|inst10|ALT_INV_regs[11][8]~q\ <= NOT \inst_d|inst10|regs[11][8]~q\;
\inst_d|inst10|ALT_INV_regs[7][8]~q\ <= NOT \inst_d|inst10|regs[7][8]~q\;
\inst_d|inst10|ALT_INV_regs[3][8]~q\ <= NOT \inst_d|inst10|regs[3][8]~q\;
\inst_d|inst10|ALT_INV_Mux23~2_combout\ <= NOT \inst_d|inst10|Mux23~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][8]~q\ <= NOT \inst_d|inst10|regs[14][8]~q\;
\inst_d|inst10|ALT_INV_regs[10][8]~q\ <= NOT \inst_d|inst10|regs[10][8]~q\;
\inst_d|inst10|ALT_INV_regs[6][8]~q\ <= NOT \inst_d|inst10|regs[6][8]~q\;
\inst_d|inst10|ALT_INV_regs[2][8]~q\ <= NOT \inst_d|inst10|regs[2][8]~q\;
\inst_d|inst10|ALT_INV_Mux23~1_combout\ <= NOT \inst_d|inst10|Mux23~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][8]~q\ <= NOT \inst_d|inst10|regs[13][8]~q\;
\inst_d|inst10|ALT_INV_regs[9][8]~q\ <= NOT \inst_d|inst10|regs[9][8]~q\;
\inst_d|inst10|ALT_INV_regs[5][8]~q\ <= NOT \inst_d|inst10|regs[5][8]~q\;
\inst_d|inst10|ALT_INV_regs[1][8]~q\ <= NOT \inst_d|inst10|regs[1][8]~q\;
\inst_d|inst10|ALT_INV_Mux23~0_combout\ <= NOT \inst_d|inst10|Mux23~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][8]~q\ <= NOT \inst_d|inst10|regs[12][8]~q\;
\inst_d|inst10|ALT_INV_regs[8][8]~q\ <= NOT \inst_d|inst10|regs[8][8]~q\;
\inst_d|inst10|ALT_INV_regs[4][8]~q\ <= NOT \inst_d|inst10|regs[4][8]~q\;
\inst_d|inst10|ALT_INV_regs[0][8]~q\ <= NOT \inst_d|inst10|regs[0][8]~q\;
\inst_d|inst10|ALT_INV_Mux22~4_combout\ <= NOT \inst_d|inst10|Mux22~4_combout\;
\inst_d|inst10|ALT_INV_Mux22~3_combout\ <= NOT \inst_d|inst10|Mux22~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][9]~q\ <= NOT \inst_d|inst10|regs[15][9]~q\;
\inst_d|inst10|ALT_INV_regs[14][9]~q\ <= NOT \inst_d|inst10|regs[14][9]~q\;
\inst_d|inst10|ALT_INV_regs[13][9]~q\ <= NOT \inst_d|inst10|regs[13][9]~q\;
\inst_d|inst10|ALT_INV_regs[12][9]~q\ <= NOT \inst_d|inst10|regs[12][9]~q\;
\inst_d|inst10|ALT_INV_Mux22~2_combout\ <= NOT \inst_d|inst10|Mux22~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][9]~q\ <= NOT \inst_d|inst10|regs[11][9]~q\;
\inst_d|inst10|ALT_INV_regs[10][9]~q\ <= NOT \inst_d|inst10|regs[10][9]~q\;
\inst_d|inst10|ALT_INV_regs[9][9]~q\ <= NOT \inst_d|inst10|regs[9][9]~q\;
\inst_d|inst10|ALT_INV_regs[8][9]~q\ <= NOT \inst_d|inst10|regs[8][9]~q\;
\inst_d|inst10|ALT_INV_Mux22~1_combout\ <= NOT \inst_d|inst10|Mux22~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][9]~q\ <= NOT \inst_d|inst10|regs[7][9]~q\;
\inst_d|inst10|ALT_INV_regs[6][9]~q\ <= NOT \inst_d|inst10|regs[6][9]~q\;
\inst_d|inst10|ALT_INV_regs[5][9]~q\ <= NOT \inst_d|inst10|regs[5][9]~q\;
\inst_d|inst10|ALT_INV_regs[4][9]~q\ <= NOT \inst_d|inst10|regs[4][9]~q\;
\inst_d|inst10|ALT_INV_Mux22~0_combout\ <= NOT \inst_d|inst10|Mux22~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][9]~q\ <= NOT \inst_d|inst10|regs[3][9]~q\;
\inst_d|inst10|ALT_INV_regs[2][9]~q\ <= NOT \inst_d|inst10|regs[2][9]~q\;
\inst_d|inst10|ALT_INV_regs[1][9]~q\ <= NOT \inst_d|inst10|regs[1][9]~q\;
\inst_d|inst10|ALT_INV_regs[0][9]~q\ <= NOT \inst_d|inst10|regs[0][9]~q\;
\inst_d|inst10|ALT_INV_Mux21~4_combout\ <= NOT \inst_d|inst10|Mux21~4_combout\;
\inst_d|inst10|ALT_INV_Mux21~3_combout\ <= NOT \inst_d|inst10|Mux21~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][10]~q\ <= NOT \inst_d|inst10|regs[15][10]~q\;
\inst_d|inst10|ALT_INV_regs[11][10]~q\ <= NOT \inst_d|inst10|regs[11][10]~q\;
\inst_d|inst10|ALT_INV_regs[7][10]~q\ <= NOT \inst_d|inst10|regs[7][10]~q\;
\inst_d|inst10|ALT_INV_regs[3][10]~q\ <= NOT \inst_d|inst10|regs[3][10]~q\;
\inst_d|inst10|ALT_INV_Mux21~2_combout\ <= NOT \inst_d|inst10|Mux21~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][10]~q\ <= NOT \inst_d|inst10|regs[14][10]~q\;
\inst_d|inst10|ALT_INV_regs[10][10]~q\ <= NOT \inst_d|inst10|regs[10][10]~q\;
\inst_d|inst10|ALT_INV_regs[6][10]~q\ <= NOT \inst_d|inst10|regs[6][10]~q\;
\inst_d|inst10|ALT_INV_regs[2][10]~q\ <= NOT \inst_d|inst10|regs[2][10]~q\;
\inst_d|inst10|ALT_INV_Mux21~1_combout\ <= NOT \inst_d|inst10|Mux21~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][10]~q\ <= NOT \inst_d|inst10|regs[13][10]~q\;
\inst_d|inst10|ALT_INV_regs[9][10]~q\ <= NOT \inst_d|inst10|regs[9][10]~q\;
\inst_d|inst10|ALT_INV_regs[5][10]~q\ <= NOT \inst_d|inst10|regs[5][10]~q\;
\inst_d|inst10|ALT_INV_regs[1][10]~q\ <= NOT \inst_d|inst10|regs[1][10]~q\;
\inst_d|inst10|ALT_INV_Mux21~0_combout\ <= NOT \inst_d|inst10|Mux21~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][10]~q\ <= NOT \inst_d|inst10|regs[12][10]~q\;
\inst_d|inst10|ALT_INV_regs[8][10]~q\ <= NOT \inst_d|inst10|regs[8][10]~q\;
\inst_d|inst10|ALT_INV_regs[4][10]~q\ <= NOT \inst_d|inst10|regs[4][10]~q\;
\inst_d|inst10|ALT_INV_regs[0][10]~q\ <= NOT \inst_d|inst10|regs[0][10]~q\;
\inst_d|inst10|ALT_INV_Mux20~4_combout\ <= NOT \inst_d|inst10|Mux20~4_combout\;
\inst_d|inst10|ALT_INV_Mux20~3_combout\ <= NOT \inst_d|inst10|Mux20~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][11]~q\ <= NOT \inst_d|inst10|regs[15][11]~q\;
\inst_d|inst10|ALT_INV_regs[14][11]~q\ <= NOT \inst_d|inst10|regs[14][11]~q\;
\inst_d|inst10|ALT_INV_regs[13][11]~q\ <= NOT \inst_d|inst10|regs[13][11]~q\;
\inst_d|inst10|ALT_INV_regs[12][11]~q\ <= NOT \inst_d|inst10|regs[12][11]~q\;
\inst_d|inst10|ALT_INV_Mux20~2_combout\ <= NOT \inst_d|inst10|Mux20~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][11]~q\ <= NOT \inst_d|inst10|regs[11][11]~q\;
\inst_d|inst10|ALT_INV_regs[10][11]~q\ <= NOT \inst_d|inst10|regs[10][11]~q\;
\inst_d|inst10|ALT_INV_regs[9][11]~q\ <= NOT \inst_d|inst10|regs[9][11]~q\;
\inst_d|inst10|ALT_INV_regs[8][11]~q\ <= NOT \inst_d|inst10|regs[8][11]~q\;
\inst_d|inst10|ALT_INV_Mux20~1_combout\ <= NOT \inst_d|inst10|Mux20~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][11]~q\ <= NOT \inst_d|inst10|regs[7][11]~q\;
\inst_d|inst10|ALT_INV_regs[6][11]~q\ <= NOT \inst_d|inst10|regs[6][11]~q\;
\inst_d|inst10|ALT_INV_regs[5][11]~q\ <= NOT \inst_d|inst10|regs[5][11]~q\;
\inst_d|inst10|ALT_INV_regs[4][11]~q\ <= NOT \inst_d|inst10|regs[4][11]~q\;
\inst_d|inst10|ALT_INV_Mux20~0_combout\ <= NOT \inst_d|inst10|Mux20~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][11]~q\ <= NOT \inst_d|inst10|regs[3][11]~q\;
\inst_d|inst10|ALT_INV_regs[2][11]~q\ <= NOT \inst_d|inst10|regs[2][11]~q\;
\inst_d|inst10|ALT_INV_regs[1][11]~q\ <= NOT \inst_d|inst10|regs[1][11]~q\;
\inst_d|inst10|ALT_INV_regs[0][11]~q\ <= NOT \inst_d|inst10|regs[0][11]~q\;
\inst_d|inst10|ALT_INV_Mux19~4_combout\ <= NOT \inst_d|inst10|Mux19~4_combout\;
\inst_d|inst10|ALT_INV_Mux19~3_combout\ <= NOT \inst_d|inst10|Mux19~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][12]~q\ <= NOT \inst_d|inst10|regs[15][12]~q\;
\inst_d|inst10|ALT_INV_regs[11][12]~q\ <= NOT \inst_d|inst10|regs[11][12]~q\;
\inst_d|inst10|ALT_INV_regs[7][12]~q\ <= NOT \inst_d|inst10|regs[7][12]~q\;
\inst_d|inst10|ALT_INV_regs[3][12]~q\ <= NOT \inst_d|inst10|regs[3][12]~q\;
\inst_d|inst10|ALT_INV_Mux19~2_combout\ <= NOT \inst_d|inst10|Mux19~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][12]~q\ <= NOT \inst_d|inst10|regs[14][12]~q\;
\inst_d|inst10|ALT_INV_regs[10][12]~q\ <= NOT \inst_d|inst10|regs[10][12]~q\;
\inst_d|inst10|ALT_INV_regs[6][12]~q\ <= NOT \inst_d|inst10|regs[6][12]~q\;
\inst_d|inst10|ALT_INV_regs[2][12]~q\ <= NOT \inst_d|inst10|regs[2][12]~q\;
\inst_d|inst10|ALT_INV_Mux19~1_combout\ <= NOT \inst_d|inst10|Mux19~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][12]~q\ <= NOT \inst_d|inst10|regs[13][12]~q\;
\inst_d|inst10|ALT_INV_regs[9][12]~q\ <= NOT \inst_d|inst10|regs[9][12]~q\;
\inst_d|inst10|ALT_INV_regs[5][12]~q\ <= NOT \inst_d|inst10|regs[5][12]~q\;
\inst_d|inst10|ALT_INV_regs[1][12]~q\ <= NOT \inst_d|inst10|regs[1][12]~q\;
\inst_d|inst10|ALT_INV_Mux19~0_combout\ <= NOT \inst_d|inst10|Mux19~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][12]~q\ <= NOT \inst_d|inst10|regs[12][12]~q\;
\inst_d|inst10|ALT_INV_regs[8][12]~q\ <= NOT \inst_d|inst10|regs[8][12]~q\;
\inst_d|inst10|ALT_INV_regs[4][12]~q\ <= NOT \inst_d|inst10|regs[4][12]~q\;
\inst_d|inst10|ALT_INV_regs[0][12]~q\ <= NOT \inst_d|inst10|regs[0][12]~q\;
\inst_d|inst10|ALT_INV_Mux18~4_combout\ <= NOT \inst_d|inst10|Mux18~4_combout\;
\inst_d|inst10|ALT_INV_Mux18~3_combout\ <= NOT \inst_d|inst10|Mux18~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][13]~q\ <= NOT \inst_d|inst10|regs[15][13]~q\;
\inst_d|inst10|ALT_INV_regs[14][13]~q\ <= NOT \inst_d|inst10|regs[14][13]~q\;
\inst_d|inst10|ALT_INV_regs[13][13]~q\ <= NOT \inst_d|inst10|regs[13][13]~q\;
\inst_d|inst10|ALT_INV_regs[12][13]~q\ <= NOT \inst_d|inst10|regs[12][13]~q\;
\inst_d|inst10|ALT_INV_Mux18~2_combout\ <= NOT \inst_d|inst10|Mux18~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][13]~q\ <= NOT \inst_d|inst10|regs[11][13]~q\;
\inst_d|inst10|ALT_INV_regs[10][13]~q\ <= NOT \inst_d|inst10|regs[10][13]~q\;
\inst_d|inst10|ALT_INV_regs[9][13]~q\ <= NOT \inst_d|inst10|regs[9][13]~q\;
\inst_d|inst10|ALT_INV_regs[8][13]~q\ <= NOT \inst_d|inst10|regs[8][13]~q\;
\inst_d|inst10|ALT_INV_Mux18~1_combout\ <= NOT \inst_d|inst10|Mux18~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][13]~q\ <= NOT \inst_d|inst10|regs[7][13]~q\;
\inst_d|inst10|ALT_INV_regs[6][13]~q\ <= NOT \inst_d|inst10|regs[6][13]~q\;
\inst_d|inst10|ALT_INV_regs[5][13]~q\ <= NOT \inst_d|inst10|regs[5][13]~q\;
\inst_d|inst10|ALT_INV_regs[4][13]~q\ <= NOT \inst_d|inst10|regs[4][13]~q\;
\inst_d|inst10|ALT_INV_Mux18~0_combout\ <= NOT \inst_d|inst10|Mux18~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][13]~q\ <= NOT \inst_d|inst10|regs[3][13]~q\;
\inst_d|inst10|ALT_INV_regs[2][13]~q\ <= NOT \inst_d|inst10|regs[2][13]~q\;
\inst_d|inst10|ALT_INV_regs[1][13]~q\ <= NOT \inst_d|inst10|regs[1][13]~q\;
\inst_d|inst10|ALT_INV_regs[0][13]~q\ <= NOT \inst_d|inst10|regs[0][13]~q\;
\inst_d|inst10|ALT_INV_Mux17~4_combout\ <= NOT \inst_d|inst10|Mux17~4_combout\;
\inst_d|inst10|ALT_INV_Mux17~3_combout\ <= NOT \inst_d|inst10|Mux17~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][14]~q\ <= NOT \inst_d|inst10|regs[15][14]~q\;
\inst_d|inst10|ALT_INV_regs[11][14]~q\ <= NOT \inst_d|inst10|regs[11][14]~q\;
\inst_d|inst10|ALT_INV_regs[7][14]~q\ <= NOT \inst_d|inst10|regs[7][14]~q\;
\inst_d|inst10|ALT_INV_regs[3][14]~q\ <= NOT \inst_d|inst10|regs[3][14]~q\;
\inst_d|inst10|ALT_INV_Mux17~2_combout\ <= NOT \inst_d|inst10|Mux17~2_combout\;
\inst_d|inst10|ALT_INV_regs[14][14]~q\ <= NOT \inst_d|inst10|regs[14][14]~q\;
\inst_d|inst10|ALT_INV_regs[10][14]~q\ <= NOT \inst_d|inst10|regs[10][14]~q\;
\inst_d|inst10|ALT_INV_regs[6][14]~q\ <= NOT \inst_d|inst10|regs[6][14]~q\;
\inst_d|inst10|ALT_INV_regs[2][14]~q\ <= NOT \inst_d|inst10|regs[2][14]~q\;
\inst_d|inst10|ALT_INV_Mux17~1_combout\ <= NOT \inst_d|inst10|Mux17~1_combout\;
\inst_d|inst10|ALT_INV_regs[13][14]~q\ <= NOT \inst_d|inst10|regs[13][14]~q\;
\inst_d|inst10|ALT_INV_regs[9][14]~q\ <= NOT \inst_d|inst10|regs[9][14]~q\;
\inst_d|inst10|ALT_INV_regs[5][14]~q\ <= NOT \inst_d|inst10|regs[5][14]~q\;
\inst_d|inst10|ALT_INV_regs[1][14]~q\ <= NOT \inst_d|inst10|regs[1][14]~q\;
\inst_d|inst10|ALT_INV_Mux17~0_combout\ <= NOT \inst_d|inst10|Mux17~0_combout\;
\inst_d|inst10|ALT_INV_regs[12][14]~q\ <= NOT \inst_d|inst10|regs[12][14]~q\;
\inst_d|inst10|ALT_INV_regs[8][14]~q\ <= NOT \inst_d|inst10|regs[8][14]~q\;
\inst_d|inst10|ALT_INV_regs[4][14]~q\ <= NOT \inst_d|inst10|regs[4][14]~q\;
\inst_d|inst10|ALT_INV_regs[0][14]~q\ <= NOT \inst_d|inst10|regs[0][14]~q\;
\inst_d|inst10|ALT_INV_Mux16~4_combout\ <= NOT \inst_d|inst10|Mux16~4_combout\;
\inst_d|inst10|ALT_INV_Mux16~3_combout\ <= NOT \inst_d|inst10|Mux16~3_combout\;
\inst_d|inst10|ALT_INV_regs[15][15]~q\ <= NOT \inst_d|inst10|regs[15][15]~q\;
\inst_d|inst10|ALT_INV_regs[14][15]~q\ <= NOT \inst_d|inst10|regs[14][15]~q\;
\inst_d|inst10|ALT_INV_regs[13][15]~q\ <= NOT \inst_d|inst10|regs[13][15]~q\;
\inst_d|inst10|ALT_INV_regs[12][15]~q\ <= NOT \inst_d|inst10|regs[12][15]~q\;
\inst_d|inst10|ALT_INV_Mux16~2_combout\ <= NOT \inst_d|inst10|Mux16~2_combout\;
\inst_d|inst10|ALT_INV_regs[11][15]~q\ <= NOT \inst_d|inst10|regs[11][15]~q\;
\inst_d|inst10|ALT_INV_regs[10][15]~q\ <= NOT \inst_d|inst10|regs[10][15]~q\;
\inst_d|inst10|ALT_INV_regs[9][15]~q\ <= NOT \inst_d|inst10|regs[9][15]~q\;
\inst_d|inst10|ALT_INV_regs[8][15]~q\ <= NOT \inst_d|inst10|regs[8][15]~q\;
\inst_d|inst10|ALT_INV_Mux16~1_combout\ <= NOT \inst_d|inst10|Mux16~1_combout\;
\inst_d|inst10|ALT_INV_regs[7][15]~q\ <= NOT \inst_d|inst10|regs[7][15]~q\;
\inst_d|inst10|ALT_INV_regs[6][15]~q\ <= NOT \inst_d|inst10|regs[6][15]~q\;
\inst_d|inst10|ALT_INV_regs[5][15]~q\ <= NOT \inst_d|inst10|regs[5][15]~q\;
\inst_d|inst10|ALT_INV_regs[4][15]~q\ <= NOT \inst_d|inst10|regs[4][15]~q\;
\inst_d|inst10|ALT_INV_Mux16~0_combout\ <= NOT \inst_d|inst10|Mux16~0_combout\;
\inst_d|inst10|ALT_INV_regs[3][15]~q\ <= NOT \inst_d|inst10|regs[3][15]~q\;
\inst_d|inst10|ALT_INV_regs[2][15]~q\ <= NOT \inst_d|inst10|regs[2][15]~q\;
\inst_d|inst10|ALT_INV_regs[1][15]~q\ <= NOT \inst_d|inst10|regs[1][15]~q\;
\inst_d|inst10|ALT_INV_regs[0][15]~q\ <= NOT \inst_d|inst10|regs[0][15]~q\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3);
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2);
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\;
\inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1);
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0);
\inst_d|inst1|ALT_INV_RZ\(0) <= NOT \inst_d|inst1|RZ\(0);
\inst_d|inst1|ALT_INV_RZ\(1) <= NOT \inst_d|inst1|RZ\(1);
\inst_d|inst1|ALT_INV_RZ\(2) <= NOT \inst_d|inst1|RZ\(2);
\inst_d|inst1|ALT_INV_RZ\(3) <= NOT \inst_d|inst1|RZ\(3);
\inst_d|inst1|ALT_INV_RX\(0) <= NOT \inst_d|inst1|RX\(0);
\inst_d|inst1|ALT_INV_RX\(1) <= NOT \inst_d|inst1|RX\(1);
\inst_d|inst1|ALT_INV_RX\(2) <= NOT \inst_d|inst1|RX\(2);
\inst_d|inst1|ALT_INV_RX\(3) <= NOT \inst_d|inst1|RX\(3);
\inst_d|inst1|ALT_INV_Func\(0) <= NOT \inst_d|inst1|Func\(0);
\inst_d|inst1|ALT_INV_Func\(1) <= NOT \inst_d|inst1|Func\(1);
\inst_d|inst1|ALT_INV_Func\(2) <= NOT \inst_d|inst1|Func\(2);
\inst_d|inst1|ALT_INV_Func\(3) <= NOT \inst_d|inst1|Func\(3);
\inst_d|inst1|ALT_INV_Func\(4) <= NOT \inst_d|inst1|Func\(4);
\inst_d|inst1|ALT_INV_Func\(5) <= NOT \inst_d|inst1|Func\(5);
\inst_d|inst1|ALT_INV_Func\(6) <= NOT \inst_d|inst1|Func\(6);
\inst_d|inst1|ALT_INV_Func\(7) <= NOT \inst_d|inst1|Func\(7);
\inst_d|inst1|ALT_INV_Func\(8) <= NOT \inst_d|inst1|Func\(8);
\inst_d|inst1|ALT_INV_Func\(9) <= NOT \inst_d|inst1|Func\(9);
\inst_d|inst1|ALT_INV_Func\(10) <= NOT \inst_d|inst1|Func\(10);
\inst_d|inst1|ALT_INV_Func\(11) <= NOT \inst_d|inst1|Func\(11);
\inst_d|inst1|ALT_INV_Func\(12) <= NOT \inst_d|inst1|Func\(12);
\inst_d|inst1|ALT_INV_Func\(13) <= NOT \inst_d|inst1|Func\(13);
\inst_d|inst1|ALT_INV_Func\(14) <= NOT \inst_d|inst1|Func\(14);
\inst_d|inst1|ALT_INV_Func\(15) <= NOT \inst_d|inst1|Func\(15);
\inst|ALT_INV_WideOr3~combout\ <= NOT \inst|WideOr3~combout\;
\inst|ALT_INV_currentState.IDLE~q\ <= NOT \inst|currentState.IDLE~q\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1);
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0);
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2);
\inst_d|instALU|ALT_INV_Mux15~5_combout\ <= NOT \inst_d|instALU|Mux15~5_combout\;
\inst_d|instALU|ALT_INV_Mux15~4_combout\ <= NOT \inst_d|instALU|Mux15~4_combout\;
\inst_d|instALU|ALT_INV_prev_result\(0) <= NOT \inst_d|instALU|prev_result\(0);
\inst_d|instALU|ALT_INV_Mux14~1_combout\ <= NOT \inst_d|instALU|Mux14~1_combout\;
\inst_d|instALU|ALT_INV_Mux14~0_combout\ <= NOT \inst_d|instALU|Mux14~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(1) <= NOT \inst_d|instALU|prev_result\(1);
\inst_d|instALU|ALT_INV_Mux13~1_combout\ <= NOT \inst_d|instALU|Mux13~1_combout\;
\inst_d|instALU|ALT_INV_Mux13~0_combout\ <= NOT \inst_d|instALU|Mux13~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(2) <= NOT \inst_d|instALU|prev_result\(2);
\inst_d|instALU|ALT_INV_Mux12~1_combout\ <= NOT \inst_d|instALU|Mux12~1_combout\;
\inst_d|instALU|ALT_INV_Mux12~0_combout\ <= NOT \inst_d|instALU|Mux12~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(3) <= NOT \inst_d|instALU|prev_result\(3);
\inst_d|instALU|ALT_INV_Mux11~1_combout\ <= NOT \inst_d|instALU|Mux11~1_combout\;
\inst_d|instALU|ALT_INV_Mux11~0_combout\ <= NOT \inst_d|instALU|Mux11~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(4) <= NOT \inst_d|instALU|prev_result\(4);
\inst_d|instALU|ALT_INV_Mux10~1_combout\ <= NOT \inst_d|instALU|Mux10~1_combout\;
\inst_d|instALU|ALT_INV_Mux10~0_combout\ <= NOT \inst_d|instALU|Mux10~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(5) <= NOT \inst_d|instALU|prev_result\(5);
\inst_d|instALU|ALT_INV_Mux9~1_combout\ <= NOT \inst_d|instALU|Mux9~1_combout\;
\inst_d|instALU|ALT_INV_Mux9~0_combout\ <= NOT \inst_d|instALU|Mux9~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(6) <= NOT \inst_d|instALU|prev_result\(6);
\inst_d|instALU|ALT_INV_Mux8~1_combout\ <= NOT \inst_d|instALU|Mux8~1_combout\;
\inst_d|instALU|ALT_INV_Mux8~0_combout\ <= NOT \inst_d|instALU|Mux8~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(7) <= NOT \inst_d|instALU|prev_result\(7);
\inst_d|instALU|ALT_INV_Mux7~1_combout\ <= NOT \inst_d|instALU|Mux7~1_combout\;
\inst_d|instALU|ALT_INV_Mux7~0_combout\ <= NOT \inst_d|instALU|Mux7~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(8) <= NOT \inst_d|instALU|prev_result\(8);
\inst_d|instALU|ALT_INV_Mux6~1_combout\ <= NOT \inst_d|instALU|Mux6~1_combout\;
\inst_d|instALU|ALT_INV_Mux6~0_combout\ <= NOT \inst_d|instALU|Mux6~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(9) <= NOT \inst_d|instALU|prev_result\(9);
\inst_d|instALU|ALT_INV_Mux5~1_combout\ <= NOT \inst_d|instALU|Mux5~1_combout\;
\inst_d|instALU|ALT_INV_Mux5~0_combout\ <= NOT \inst_d|instALU|Mux5~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(10) <= NOT \inst_d|instALU|prev_result\(10);
\inst_d|instALU|ALT_INV_Mux4~1_combout\ <= NOT \inst_d|instALU|Mux4~1_combout\;
\inst_d|instALU|ALT_INV_Mux4~0_combout\ <= NOT \inst_d|instALU|Mux4~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(11) <= NOT \inst_d|instALU|prev_result\(11);
\inst_d|instALU|ALT_INV_Mux3~1_combout\ <= NOT \inst_d|instALU|Mux3~1_combout\;
\inst_d|instALU|ALT_INV_Mux3~0_combout\ <= NOT \inst_d|instALU|Mux3~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(12) <= NOT \inst_d|instALU|prev_result\(12);
\inst_d|instALU|ALT_INV_Mux2~1_combout\ <= NOT \inst_d|instALU|Mux2~1_combout\;
\inst_d|instALU|ALT_INV_Mux2~0_combout\ <= NOT \inst_d|instALU|Mux2~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(13) <= NOT \inst_d|instALU|prev_result\(13);
\inst_d|instALU|ALT_INV_Mux1~1_combout\ <= NOT \inst_d|instALU|Mux1~1_combout\;
\inst_d|instALU|ALT_INV_Mux1~0_combout\ <= NOT \inst_d|instALU|Mux1~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(14) <= NOT \inst_d|instALU|prev_result\(14);
\inst_d|instALU|ALT_INV_Mux0~1_combout\ <= NOT \inst_d|instALU|Mux0~1_combout\;
\inst_d|instALU|ALT_INV_Mux0~0_combout\ <= NOT \inst_d|instALU|Mux0~0_combout\;
\inst_d|instALU|ALT_INV_prev_result\(15) <= NOT \inst_d|instALU|prev_result\(15);
\inst_d|instALU|ALT_INV_Mux15~3_combout\ <= NOT \inst_d|instALU|Mux15~3_combout\;
\inst_d|instALU|ALT_INV_Mux15~2_combout\ <= NOT \inst_d|instALU|Mux15~2_combout\;
\inst_d|instALU|ALT_INV_Mux15~1_combout\ <= NOT \inst_d|instALU|Mux15~1_combout\;
\inst|ALT_INV_Mux13~3_combout\ <= NOT \inst|Mux13~3_combout\;
\inst|ALT_INV_RFInputSel[0]~1_combout\ <= NOT \inst|RFInputSel[0]~1_combout\;
\inst|ALT_INV_Mux21~0_combout\ <= NOT \inst|Mux21~0_combout\;
\inst|ALT_INV_Mux22~11_combout\ <= NOT \inst|Mux22~11_combout\;
\inst_d|inst10|ALT_INV_Mux12~0_combout\ <= NOT \inst_d|inst10|Mux12~0_combout\;
\inst|ALT_INV_Mux20~1_combout\ <= NOT \inst|Mux20~1_combout\;
\inst|ALT_INV_Mux20~0_combout\ <= NOT \inst|Mux20~0_combout\;
\inst|ALT_INV_Mux19~0_combout\ <= NOT \inst|Mux19~0_combout\;
\inst|ALT_INV_Op2Sel[0]~1_combout\ <= NOT \inst|Op2Sel[0]~1_combout\;
\inst|ALT_INV_Mux9~0_combout\ <= NOT \inst|Mux9~0_combout\;
\inst|ALT_INV_Mux22~10_combout\ <= NOT \inst|Mux22~10_combout\;
\inst|ALT_INV_Mux8~0_combout\ <= NOT \inst|Mux8~0_combout\;
\inst|ALT_INV_Mux22~9_combout\ <= NOT \inst|Mux22~9_combout\;
\inst|ALT_INV_Mux22~8_combout\ <= NOT \inst|Mux22~8_combout\;
\inst|ALT_INV_Mux22~7_combout\ <= NOT \inst|Mux22~7_combout\;
\inst|ALT_INV_Mux7~0_combout\ <= NOT \inst|Mux7~0_combout\;
\inst|ALT_INV_Mux22~6_combout\ <= NOT \inst|Mux22~6_combout\;
\inst|ALT_INV_Mux22~5_combout\ <= NOT \inst|Mux22~5_combout\;
\inst|ALT_INV_Mux22~4_combout\ <= NOT \inst|Mux22~4_combout\;
\inst|ALT_INV_Mux6~3_combout\ <= NOT \inst|Mux6~3_combout\;
\inst|ALT_INV_Mux6~2_combout\ <= NOT \inst|Mux6~2_combout\;
\inst|ALT_INV_Mux6~1_combout\ <= NOT \inst|Mux6~1_combout\;
\inst|ALT_INV_Mux6~0_combout\ <= NOT \inst|Mux6~0_combout\;
\inst|ALT_INV_Mux22~3_combout\ <= NOT \inst|Mux22~3_combout\;
\inst|ALT_INV_Op1Sel[2]~0_combout\ <= NOT \inst|Op1Sel[2]~0_combout\;
\inst|ALT_INV_Mux5~1_combout\ <= NOT \inst|Mux5~1_combout\;
\inst|ALT_INV_Mux5~0_combout\ <= NOT \inst|Mux5~0_combout\;
\inst|ALT_INV_ALUOP[0]~1_combout\ <= NOT \inst|ALUOP[0]~1_combout\;
\inst|ALT_INV_Mux14~0_combout\ <= NOT \inst|Mux14~0_combout\;
\inst|ALT_INV_ALUOP[1]~0_combout\ <= NOT \inst|ALUOP[1]~0_combout\;
\inst|ALT_INV_Mux13~2_combout\ <= NOT \inst|Mux13~2_combout\;
\inst|ALT_INV_Mux13~1_combout\ <= NOT \inst|Mux13~1_combout\;
\inst_d|instALU|ALT_INV_Mux15~0_combout\ <= NOT \inst_d|instALU|Mux15~0_combout\;
\inst|ALT_INV_Mux12~0_combout\ <= NOT \inst|Mux12~0_combout\;
\inst|ALT_INV_Mux13~0_combout\ <= NOT \inst|Mux13~0_combout\;
\inst|ALT_INV_DPCRLoad~0_combout\ <= NOT \inst|DPCRLoad~0_combout\;
\inst|ALT_INV_Mux22~2_combout\ <= NOT \inst|Mux22~2_combout\;
\inst|ALT_INV_RFLoad~1_combout\ <= NOT \inst|RFLoad~1_combout\;
\inst|ALT_INV_RFLoad~0_combout\ <= NOT \inst|RFLoad~0_combout\;
\inst|ALT_INV_Mux22~1_combout\ <= NOT \inst|Mux22~1_combout\;
\inst|ALT_INV_Mux22~0_combout\ <= NOT \inst|Mux22~0_combout\;
\inst|ALT_INV_Selector3~0_combout\ <= NOT \inst|Selector3~0_combout\;
\inst|ALT_INV_currentState.Decode~q\ <= NOT \inst|currentState.Decode~q\;
\inst|ALT_INV_Mux15~0_combout\ <= NOT \inst|Mux15~0_combout\;
\inst|ALT_INV_Selector0~1_combout\ <= NOT \inst|Selector0~1_combout\;
\inst|ALT_INV_Selector0~0_combout\ <= NOT \inst|Selector0~0_combout\;
\inst|ALT_INV_currentState.Execute~q\ <= NOT \inst|currentState.Execute~q\;
\inst|ALT_INV_currentState.Writeback~q\ <= NOT \inst|currentState.Writeback~q\;
\inst|ALT_INV_Selector2~0_combout\ <= NOT \inst|Selector2~0_combout\;
\inst|ALT_INV_currentState.FetchLower~q\ <= NOT \inst|currentState.FetchLower~q\;
\inst_d|inst1|ALT_INV_OP\(0) <= NOT \inst_d|inst1|OP\(0);
\inst_d|inst1|ALT_INV_OP\(1) <= NOT \inst_d|inst1|OP\(1);
\inst_d|inst1|ALT_INV_OP\(2) <= NOT \inst_d|inst1|OP\(2);
\inst_d|inst1|ALT_INV_OP\(3) <= NOT \inst_d|inst1|OP\(3);
\inst_d|inst1|ALT_INV_OP\(4) <= NOT \inst_d|inst1|OP\(4);
\inst_d|inst1|ALT_INV_OP\(5) <= NOT \inst_d|inst1|OP\(5);
\inst_d|inst1|ALT_INV_AM\(0) <= NOT \inst_d|inst1|AM\(0);
\inst_d|inst1|ALT_INV_AM\(1) <= NOT \inst_d|inst1|AM\(1);
\inst|ALT_INV_currentState.FetchUpper~q\ <= NOT \inst|currentState.FetchUpper~q\;
\inst_d|instALU|ALT_INV_z_flag~q\ <= NOT \inst_d|instALU|z_flag~q\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst_d|inst2|ALT_INV_programCounterOut\(0) <= NOT \inst_d|inst2|programCounterOut\(0);
\inst_d|inst2|ALT_INV_programCounterOut\(1) <= NOT \inst_d|inst2|programCounterOut\(1);
\inst_d|inst2|ALT_INV_programCounterOut\(2) <= NOT \inst_d|inst2|programCounterOut\(2);
\inst_d|inst2|ALT_INV_programCounterOut\(3) <= NOT \inst_d|inst2|programCounterOut\(3);
\inst_d|inst2|ALT_INV_programCounterOut\(4) <= NOT \inst_d|inst2|programCounterOut\(4);
\inst_d|inst2|ALT_INV_programCounterOut\(5) <= NOT \inst_d|inst2|programCounterOut\(5);
\inst_d|inst2|ALT_INV_programCounterOut\(6) <= NOT \inst_d|inst2|programCounterOut\(6);
\inst_d|inst2|ALT_INV_programCounterOut\(7) <= NOT \inst_d|inst2|programCounterOut\(7);
\inst_d|inst2|ALT_INV_programCounterOut\(8) <= NOT \inst_d|inst2|programCounterOut\(8);
\inst_d|inst2|ALT_INV_programCounterOut\(9) <= NOT \inst_d|inst2|programCounterOut\(9);
\inst_d|inst2|ALT_INV_programCounterOut\(10) <= NOT \inst_d|inst2|programCounterOut\(10);
\inst_d|inst2|ALT_INV_programCounterOut\(11) <= NOT \inst_d|inst2|programCounterOut\(11);
\inst_d|inst2|ALT_INV_programCounterOut\(12) <= NOT \inst_d|inst2|programCounterOut\(12);
\inst_d|inst2|ALT_INV_programCounterOut\(13) <= NOT \inst_d|inst2|programCounterOut\(13);
\inst_d|inst2|ALT_INV_programCounterOut\(14) <= NOT \inst_d|inst2|programCounterOut\(14);
\inst_d|inst2|ALT_INV_programCounterOut\(15) <= NOT \inst_d|inst2|programCounterOut\(15);
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\;

\ALUZFlag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|z_flag~q\,
	devoe => ww_devoe,
	o => \ALUZFlag~output_o\);

\IRHalfSel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|currentState.FetchUpper~q\,
	devoe => ww_devoe,
	o => \IRHalfSel~output_o\);

\AM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|AM\(1),
	devoe => ww_devoe,
	o => \AM[1]~output_o\);

\AM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|AM\(0),
	devoe => ww_devoe,
	o => \AM[0]~output_o\);

\OP[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(5),
	devoe => ww_devoe,
	o => \OP[5]~output_o\);

\OP[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(4),
	devoe => ww_devoe,
	o => \OP[4]~output_o\);

\OP[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(3),
	devoe => ww_devoe,
	o => \OP[3]~output_o\);

\OP[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(2),
	devoe => ww_devoe,
	o => \OP[2]~output_o\);

\OP[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(1),
	devoe => ww_devoe,
	o => \OP[1]~output_o\);

\OP[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|OP\(0),
	devoe => ww_devoe,
	o => \OP[0]~output_o\);

\IRLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_Selector2~0_combout\,
	devoe => ww_devoe,
	o => \IRLoad~output_o\);

\PCLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Selector1~0_combout\,
	devoe => ww_devoe,
	o => \PCLoad~output_o\);

\PCMuxSel~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Selector0~2_combout\,
	devoe => ww_devoe,
	o => \PCMuxSel~output_o\);

\DMLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Mux15~1_combout\,
	devoe => ww_devoe,
	o => \DMLoad~output_o\);

\ALUClrZFlag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Selector3~0_combout\,
	devoe => ww_devoe,
	o => \ALUClrZFlag~output_o\);

\RFLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|RFLoad~1_combout\,
	devoe => ww_devoe,
	o => \RFLoad~output_o\);

\Op1Load~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op1Load~0_combout\,
	devoe => ww_devoe,
	o => \Op1Load~output_o\);

\DPCRLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|DPCRLoad~1_combout\,
	devoe => ww_devoe,
	o => \DPCRLoad~output_o\);

\Op2Load~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op1Load~0_combout\,
	devoe => ww_devoe,
	o => \Op2Load~output_o\);

\SOPLoad~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|SOPLoad~0_combout\,
	devoe => ww_devoe,
	o => \SOPLoad~output_o\);

\ALUOP[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|ALT_INV_Mux15~0_combout\,
	devoe => ww_devoe,
	o => \ALUOP[2]~output_o\);

\ALUOP[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALUOP[1]~0_combout\,
	devoe => ww_devoe,
	o => \ALUOP[1]~output_o\);

\ALUOP[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALUOP[0]~1_combout\,
	devoe => ww_devoe,
	o => \ALUOP[0]~output_o\);

\Op1Sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op1Sel[2]~0_combout\,
	devoe => ww_devoe,
	o => \Op1Sel[2]~output_o\);

\Op1Sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op1Sel[1]~1_combout\,
	devoe => ww_devoe,
	o => \Op1Sel[1]~output_o\);

\Op1Sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op1Sel[0]~2_combout\,
	devoe => ww_devoe,
	o => \Op1Sel[0]~output_o\);

\Op2Sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Op2Sel[2]~output_o\);

\Op2Sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|Op2Sel[1]~0_combout\,
	devoe => ww_devoe,
	o => \Op2Sel[1]~output_o\);

\Op2Sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_Op2Sel[0]~1_combout\,
	devoe => ww_devoe,
	o => \Op2Sel[0]~output_o\);

\RFInputSel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|RFInputSel[2]~0_combout\,
	devoe => ww_devoe,
	o => \RFInputSel[2]~output_o\);

\RFInputSel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|ALT_INV_Mux12~0_combout\,
	devoe => ww_devoe,
	o => \RFInputSel[1]~output_o\);

\RFInputSel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_RFInputSel[0]~1_combout\,
	devoe => ww_devoe,
	o => \RFInputSel[0]~output_o\);

\ALU_Result[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux0~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[15]~output_o\);

\ALU_Result[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux1~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[14]~output_o\);

\ALU_Result[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[13]~output_o\);

\ALU_Result[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux3~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[12]~output_o\);

\ALU_Result[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux4~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[11]~output_o\);

\ALU_Result[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux5~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[10]~output_o\);

\ALU_Result[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux6~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[9]~output_o\);

\ALU_Result[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux7~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[8]~output_o\);

\ALU_Result[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux8~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[7]~output_o\);

\ALU_Result[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux9~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[6]~output_o\);

\ALU_Result[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux10~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[5]~output_o\);

\ALU_Result[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux11~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[4]~output_o\);

\ALU_Result[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux12~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[3]~output_o\);

\ALU_Result[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux13~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[2]~output_o\);

\ALU_Result[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux14~1_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[1]~output_o\);

\ALU_Result[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instALU|Mux15~5_combout\,
	devoe => ww_devoe,
	o => \ALU_Result[0]~output_o\);

\conf_addr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(22),
	devoe => ww_devoe,
	o => \conf_addr[3]~output_o\);

\conf_addr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(21),
	devoe => ww_devoe,
	o => \conf_addr[2]~output_o\);

\conf_addr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(20),
	devoe => ww_devoe,
	o => \conf_addr[1]~output_o\);

\conf_addr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(19),
	devoe => ww_devoe,
	o => \conf_addr[0]~output_o\);

\DPCR[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(31),
	devoe => ww_devoe,
	o => \DPCR[31]~output_o\);

\DPCR[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(30),
	devoe => ww_devoe,
	o => \DPCR[30]~output_o\);

\DPCR[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(29),
	devoe => ww_devoe,
	o => \DPCR[29]~output_o\);

\DPCR[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(28),
	devoe => ww_devoe,
	o => \DPCR[28]~output_o\);

\DPCR[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(27),
	devoe => ww_devoe,
	o => \DPCR[27]~output_o\);

\DPCR[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(26),
	devoe => ww_devoe,
	o => \DPCR[26]~output_o\);

\DPCR[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(25),
	devoe => ww_devoe,
	o => \DPCR[25]~output_o\);

\DPCR[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(24),
	devoe => ww_devoe,
	o => \DPCR[24]~output_o\);

\DPCR[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(23),
	devoe => ww_devoe,
	o => \DPCR[23]~output_o\);

\DPCR[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(22),
	devoe => ww_devoe,
	o => \DPCR[22]~output_o\);

\DPCR[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(21),
	devoe => ww_devoe,
	o => \DPCR[21]~output_o\);

\DPCR[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(20),
	devoe => ww_devoe,
	o => \DPCR[20]~output_o\);

\DPCR[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(19),
	devoe => ww_devoe,
	o => \DPCR[19]~output_o\);

\DPCR[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(18),
	devoe => ww_devoe,
	o => \DPCR[18]~output_o\);

\DPCR[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(17),
	devoe => ww_devoe,
	o => \DPCR[17]~output_o\);

\DPCR[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(16),
	devoe => ww_devoe,
	o => \DPCR[16]~output_o\);

\DPCR[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(15),
	devoe => ww_devoe,
	o => \DPCR[15]~output_o\);

\DPCR[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(14),
	devoe => ww_devoe,
	o => \DPCR[14]~output_o\);

\DPCR[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(13),
	devoe => ww_devoe,
	o => \DPCR[13]~output_o\);

\DPCR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(12),
	devoe => ww_devoe,
	o => \DPCR[12]~output_o\);

\DPCR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(11),
	devoe => ww_devoe,
	o => \DPCR[11]~output_o\);

\DPCR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(10),
	devoe => ww_devoe,
	o => \DPCR[10]~output_o\);

\DPCR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(9),
	devoe => ww_devoe,
	o => \DPCR[9]~output_o\);

\DPCR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(8),
	devoe => ww_devoe,
	o => \DPCR[8]~output_o\);

\DPCR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(7),
	devoe => ww_devoe,
	o => \DPCR[7]~output_o\);

\DPCR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(6),
	devoe => ww_devoe,
	o => \DPCR[6]~output_o\);

\DPCR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(5),
	devoe => ww_devoe,
	o => \DPCR[5]~output_o\);

\DPCR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(4),
	devoe => ww_devoe,
	o => \DPCR[4]~output_o\);

\DPCR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(3),
	devoe => ww_devoe,
	o => \DPCR[3]~output_o\);

\DPCR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(2),
	devoe => ww_devoe,
	o => \DPCR[2]~output_o\);

\DPCR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(1),
	devoe => ww_devoe,
	o => \DPCR[1]~output_o\);

\DPCR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|dpcr\(0),
	devoe => ww_devoe,
	o => \DPCR[0]~output_o\);

\DMOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[15]~output_o\);

\DMOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[14]~output_o\);

\DMOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[13]~output_o\);

\DMOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[12]~output_o\);

\DMOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[11]~output_o\);

\DMOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[10]~output_o\);

\DMOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[9]~output_o\);

\DMOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[8]~output_o\);

\DMOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[7]~output_o\);

\DMOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[6]~output_o\);

\DMOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[5]~output_o\);

\DMOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[4]~output_o\);

\DMOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[3]~output_o\);

\DMOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[2]~output_o\);

\DMOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[1]~output_o\);

\DMOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \DMOut[0]~output_o\);

\FSMState[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FSMState[3]~output_o\);

\FSMState[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|state\(2),
	devoe => ww_devoe,
	o => \FSMState[2]~output_o\);

\FSMState[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|state\(1),
	devoe => ww_devoe,
	o => \FSMState[1]~output_o\);

\FSMState[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|ALT_INV_WideOr3~combout\,
	devoe => ww_devoe,
	o => \FSMState[0]~output_o\);

\Func[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(15),
	devoe => ww_devoe,
	o => \Func[15]~output_o\);

\Func[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(14),
	devoe => ww_devoe,
	o => \Func[14]~output_o\);

\Func[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(13),
	devoe => ww_devoe,
	o => \Func[13]~output_o\);

\Func[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(12),
	devoe => ww_devoe,
	o => \Func[12]~output_o\);

\Func[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(11),
	devoe => ww_devoe,
	o => \Func[11]~output_o\);

\Func[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(10),
	devoe => ww_devoe,
	o => \Func[10]~output_o\);

\Func[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(9),
	devoe => ww_devoe,
	o => \Func[9]~output_o\);

\Func[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(8),
	devoe => ww_devoe,
	o => \Func[8]~output_o\);

\Func[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(7),
	devoe => ww_devoe,
	o => \Func[7]~output_o\);

\Func[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(6),
	devoe => ww_devoe,
	o => \Func[6]~output_o\);

\Func[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(5),
	devoe => ww_devoe,
	o => \Func[5]~output_o\);

\Func[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(4),
	devoe => ww_devoe,
	o => \Func[4]~output_o\);

\Func[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(3),
	devoe => ww_devoe,
	o => \Func[3]~output_o\);

\Func[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(2),
	devoe => ww_devoe,
	o => \Func[2]~output_o\);

\Func[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(1),
	devoe => ww_devoe,
	o => \Func[1]~output_o\);

\Func[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|Func\(0),
	devoe => ww_devoe,
	o => \Func[0]~output_o\);

\IR_RX[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RX\(3),
	devoe => ww_devoe,
	o => \IR_RX[3]~output_o\);

\IR_RX[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RX\(2),
	devoe => ww_devoe,
	o => \IR_RX[2]~output_o\);

\IR_RX[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RX\(1),
	devoe => ww_devoe,
	o => \IR_RX[1]~output_o\);

\IR_RX[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RX\(0),
	devoe => ww_devoe,
	o => \IR_RX[0]~output_o\);

\IR_RZ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RZ\(3),
	devoe => ww_devoe,
	o => \IR_RZ[3]~output_o\);

\IR_RZ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RZ\(2),
	devoe => ww_devoe,
	o => \IR_RZ[2]~output_o\);

\IR_RZ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RZ\(1),
	devoe => ww_devoe,
	o => \IR_RZ[1]~output_o\);

\IR_RZ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst1|RZ\(0),
	devoe => ww_devoe,
	o => \IR_RZ[0]~output_o\);

\LED_ALL[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[9]~output_o\);

\LED_ALL[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[8]~output_o\);

\LED_ALL[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[7]~output_o\);

\LED_ALL[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[6]~output_o\);

\LED_ALL[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[5]~output_o\);

\LED_ALL[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[4]~output_o\);

\LED_ALL[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[3]~output_o\);

\LED_ALL[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[2]~output_o\);

\LED_ALL[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[1]~output_o\);

\LED_ALL[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \LED_ALL[0]~output_o\);

\OP_1[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(15),
	devoe => ww_devoe,
	o => \OP_1[15]~output_o\);

\OP_1[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(14),
	devoe => ww_devoe,
	o => \OP_1[14]~output_o\);

\OP_1[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(13),
	devoe => ww_devoe,
	o => \OP_1[13]~output_o\);

\OP_1[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(12),
	devoe => ww_devoe,
	o => \OP_1[12]~output_o\);

\OP_1[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(11),
	devoe => ww_devoe,
	o => \OP_1[11]~output_o\);

\OP_1[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(10),
	devoe => ww_devoe,
	o => \OP_1[10]~output_o\);

\OP_1[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(9),
	devoe => ww_devoe,
	o => \OP_1[9]~output_o\);

\OP_1[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(8),
	devoe => ww_devoe,
	o => \OP_1[8]~output_o\);

\OP_1[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(7),
	devoe => ww_devoe,
	o => \OP_1[7]~output_o\);

\OP_1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(6),
	devoe => ww_devoe,
	o => \OP_1[6]~output_o\);

\OP_1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(5),
	devoe => ww_devoe,
	o => \OP_1[5]~output_o\);

\OP_1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(4),
	devoe => ww_devoe,
	o => \OP_1[4]~output_o\);

\OP_1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(3),
	devoe => ww_devoe,
	o => \OP_1[3]~output_o\);

\OP_1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(2),
	devoe => ww_devoe,
	o => \OP_1[2]~output_o\);

\OP_1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(1),
	devoe => ww_devoe,
	o => \OP_1[1]~output_o\);

\OP_1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP1|Dout\(0),
	devoe => ww_devoe,
	o => \OP_1[0]~output_o\);

\OP_2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(15),
	devoe => ww_devoe,
	o => \OP_2[15]~output_o\);

\OP_2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(14),
	devoe => ww_devoe,
	o => \OP_2[14]~output_o\);

\OP_2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(13),
	devoe => ww_devoe,
	o => \OP_2[13]~output_o\);

\OP_2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(12),
	devoe => ww_devoe,
	o => \OP_2[12]~output_o\);

\OP_2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(11),
	devoe => ww_devoe,
	o => \OP_2[11]~output_o\);

\OP_2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(10),
	devoe => ww_devoe,
	o => \OP_2[10]~output_o\);

\OP_2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(9),
	devoe => ww_devoe,
	o => \OP_2[9]~output_o\);

\OP_2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(8),
	devoe => ww_devoe,
	o => \OP_2[8]~output_o\);

\OP_2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(7),
	devoe => ww_devoe,
	o => \OP_2[7]~output_o\);

\OP_2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(6),
	devoe => ww_devoe,
	o => \OP_2[6]~output_o\);

\OP_2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(5),
	devoe => ww_devoe,
	o => \OP_2[5]~output_o\);

\OP_2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(4),
	devoe => ww_devoe,
	o => \OP_2[4]~output_o\);

\OP_2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(3),
	devoe => ww_devoe,
	o => \OP_2[3]~output_o\);

\OP_2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(2),
	devoe => ww_devoe,
	o => \OP_2[2]~output_o\);

\OP_2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(1),
	devoe => ww_devoe,
	o => \OP_2[1]~output_o\);

\OP_2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|OP2|Dout\(0),
	devoe => ww_devoe,
	o => \OP_2[0]~output_o\);

\PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(15),
	devoe => ww_devoe,
	o => \PC[15]~output_o\);

\PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(14),
	devoe => ww_devoe,
	o => \PC[14]~output_o\);

\PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(13),
	devoe => ww_devoe,
	o => \PC[13]~output_o\);

\PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(12),
	devoe => ww_devoe,
	o => \PC[12]~output_o\);

\PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(11),
	devoe => ww_devoe,
	o => \PC[11]~output_o\);

\PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(10),
	devoe => ww_devoe,
	o => \PC[10]~output_o\);

\PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(9),
	devoe => ww_devoe,
	o => \PC[9]~output_o\);

\PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(8),
	devoe => ww_devoe,
	o => \PC[8]~output_o\);

\PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(7),
	devoe => ww_devoe,
	o => \PC[7]~output_o\);

\PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(6),
	devoe => ww_devoe,
	o => \PC[6]~output_o\);

\PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(5),
	devoe => ww_devoe,
	o => \PC[5]~output_o\);

\PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(4),
	devoe => ww_devoe,
	o => \PC[4]~output_o\);

\PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(3),
	devoe => ww_devoe,
	o => \PC[3]~output_o\);

\PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(2),
	devoe => ww_devoe,
	o => \PC[2]~output_o\);

\PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(1),
	devoe => ww_devoe,
	o => \PC[1]~output_o\);

\PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst2|programCounterOut\(0),
	devoe => ww_devoe,
	o => \PC[0]~output_o\);

\PM_OUT[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[15]~output_o\);

\PM_OUT[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[14]~output_o\);

\PM_OUT[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[13]~output_o\);

\PM_OUT[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[12]~output_o\);

\PM_OUT[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[11]~output_o\);

\PM_OUT[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[10]~output_o\);

\PM_OUT[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[9]~output_o\);

\PM_OUT[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[8]~output_o\);

\PM_OUT[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[7]~output_o\);

\PM_OUT[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[6]~output_o\);

\PM_OUT[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[5]~output_o\);

\PM_OUT[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[4]~output_o\);

\PM_OUT[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[3]~output_o\);

\PM_OUT[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[2]~output_o\);

\PM_OUT[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[1]~output_o\);

\PM_OUT[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	devoe => ww_devoe,
	o => \PM_OUT[0]~output_o\);

\REG_RX[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux16~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[15]~output_o\);

\REG_RX[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux17~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[14]~output_o\);

\REG_RX[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux18~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[13]~output_o\);

\REG_RX[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux19~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[12]~output_o\);

\REG_RX[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux20~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[11]~output_o\);

\REG_RX[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux21~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[10]~output_o\);

\REG_RX[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux22~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[9]~output_o\);

\REG_RX[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux23~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[8]~output_o\);

\REG_RX[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux24~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[7]~output_o\);

\REG_RX[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux25~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[6]~output_o\);

\REG_RX[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux26~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[5]~output_o\);

\REG_RX[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux27~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[4]~output_o\);

\REG_RX[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux28~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[3]~output_o\);

\REG_RX[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux29~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[2]~output_o\);

\REG_RX[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux30~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[1]~output_o\);

\REG_RX[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux31~4_combout\,
	devoe => ww_devoe,
	o => \REG_RX[0]~output_o\);

\REG_RZ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux32~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[15]~output_o\);

\REG_RZ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux33~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[14]~output_o\);

\REG_RZ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux34~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[13]~output_o\);

\REG_RZ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux35~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[12]~output_o\);

\REG_RZ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux36~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[11]~output_o\);

\REG_RZ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux37~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[10]~output_o\);

\REG_RZ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux38~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[9]~output_o\);

\REG_RZ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux39~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[8]~output_o\);

\REG_RZ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux40~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[7]~output_o\);

\REG_RZ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux41~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[6]~output_o\);

\REG_RZ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux42~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[5]~output_o\);

\REG_RZ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux43~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[4]~output_o\);

\REG_RZ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux44~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[3]~output_o\);

\REG_RZ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux45~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[2]~output_o\);

\REG_RZ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux46~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[1]~output_o\);

\REG_RZ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|inst10|Mux47~4_combout\,
	devoe => ww_devoe,
	o => \REG_RZ[0]~output_o\);

\SIP_R[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(15),
	devoe => ww_devoe,
	o => \SIP_R[15]~output_o\);

\SIP_R[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(14),
	devoe => ww_devoe,
	o => \SIP_R[14]~output_o\);

\SIP_R[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(13),
	devoe => ww_devoe,
	o => \SIP_R[13]~output_o\);

\SIP_R[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(12),
	devoe => ww_devoe,
	o => \SIP_R[12]~output_o\);

\SIP_R[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(11),
	devoe => ww_devoe,
	o => \SIP_R[11]~output_o\);

\SIP_R[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(10),
	devoe => ww_devoe,
	o => \SIP_R[10]~output_o\);

\SIP_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(9),
	devoe => ww_devoe,
	o => \SIP_R[9]~output_o\);

\SIP_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(8),
	devoe => ww_devoe,
	o => \SIP_R[8]~output_o\);

\SIP_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(7),
	devoe => ww_devoe,
	o => \SIP_R[7]~output_o\);

\SIP_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(6),
	devoe => ww_devoe,
	o => \SIP_R[6]~output_o\);

\SIP_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(5),
	devoe => ww_devoe,
	o => \SIP_R[5]~output_o\);

\SIP_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(4),
	devoe => ww_devoe,
	o => \SIP_R[4]~output_o\);

\SIP_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(3),
	devoe => ww_devoe,
	o => \SIP_R[3]~output_o\);

\SIP_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(2),
	devoe => ww_devoe,
	o => \SIP_R[2]~output_o\);

\SIP_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(1),
	devoe => ww_devoe,
	o => \SIP_R[1]~output_o\);

\SIP_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sip_r\(0),
	devoe => ww_devoe,
	o => \SIP_R[0]~output_o\);

\SOP[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(15),
	devoe => ww_devoe,
	o => \SOP[15]~output_o\);

\SOP[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(14),
	devoe => ww_devoe,
	o => \SOP[14]~output_o\);

\SOP[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(13),
	devoe => ww_devoe,
	o => \SOP[13]~output_o\);

\SOP[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(12),
	devoe => ww_devoe,
	o => \SOP[12]~output_o\);

\SOP[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(11),
	devoe => ww_devoe,
	o => \SOP[11]~output_o\);

\SOP[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(10),
	devoe => ww_devoe,
	o => \SOP[10]~output_o\);

\SOP[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(9),
	devoe => ww_devoe,
	o => \SOP[9]~output_o\);

\SOP[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(8),
	devoe => ww_devoe,
	o => \SOP[8]~output_o\);

\SOP[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(7),
	devoe => ww_devoe,
	o => \SOP[7]~output_o\);

\SOP[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(6),
	devoe => ww_devoe,
	o => \SOP[6]~output_o\);

\SOP[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(5),
	devoe => ww_devoe,
	o => \SOP[5]~output_o\);

\SOP[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(4),
	devoe => ww_devoe,
	o => \SOP[4]~output_o\);

\SOP[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(3),
	devoe => ww_devoe,
	o => \SOP[3]~output_o\);

\SOP[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(2),
	devoe => ww_devoe,
	o => \SOP[2]~output_o\);

\SOP[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(1),
	devoe => ww_devoe,
	o => \SOP[1]~output_o\);

\SOP[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst_d|instOtherRegisters|sop\(0),
	devoe => ww_devoe,
	o => \SOP[0]~output_o\);

\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

\inst|currentState.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => VCC,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.IDLE~q\);

\inst|nextState.FetchUpper\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|nextState.FetchUpper~combout\ = (!\inst|currentState.IDLE~q\) # (\inst|currentState.Writeback~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_currentState.IDLE~q\,
	combout => \inst|nextState.FetchUpper~combout\);

\inst|currentState.FetchUpper\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst|nextState.FetchUpper~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.FetchUpper~q\);

\inst|currentState.FetchLower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst|currentState.FetchUpper~q\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.FetchLower~q\);

\inst|currentState.Decode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst|currentState.FetchLower~q\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.Decode~q\);

\inst|currentState.Execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst|currentState.Decode~q\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.Execute~q\);

\inst|currentState.Writeback\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst|currentState.Execute~q\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|currentState.Writeback~q\);

\inst_d|inst9|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~61_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(0) ) + ( VCC ) + ( !VCC ))
-- \inst_d|inst9|Add0~62\ = CARRY(( \inst_d|inst2|programCounterOut\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(0),
	cin => GND,
	sumout => \inst_d|inst9|Add0~61_sumout\,
	cout => \inst_d|inst9|Add0~62\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF5557A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 14,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 14,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 14,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|inst2|programCounterOut\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2));

\inst_d|inst|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|inst2|programCounterOut\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3));

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a206~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a142~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a78~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a14~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 14,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 14,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 14,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a222~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a158~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a94~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a30~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 14,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 14,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 14,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 14,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a238~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a174~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a110~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a46~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 14,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\ = (!\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 14,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 14,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\ = (\inst_d|inst2|programCounterOut\(15) & (\inst_d|inst2|programCounterOut\(14) & (\inst_d|inst2|programCounterOut\(13) & \inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 14,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a254~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a190~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a126~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a62~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|inst2|programCounterOut\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0));

\inst_d|inst|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|inst2|programCounterOut\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1));

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w14_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\);

\inst_d|inst1|AM[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|AM\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700038",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 15,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 15,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a63~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a47~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a31~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a15~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 15,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 15,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 15,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 15,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a127~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a111~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a95~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a79~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 15,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 15,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 15,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 15,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a191~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a175~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a159~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a143~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 15,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 15,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 15,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 15,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a255~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a239~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a223~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a207~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w15_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\);

\inst_d|inst1|AM[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|AM\(1));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 9,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 9,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 9,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 9,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 9,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 9,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 9,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 9,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 9,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 9,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a185~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a169~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a153~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a137~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 9,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 9,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 9,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 9,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a249~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a233~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a217~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a201~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w9_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(1));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000008",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 8,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 8,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 8,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a200~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a136~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 8,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 8,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 8,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a216~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a152~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 8,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 8,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 8,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 8,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a232~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a168~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 8,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 8,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 8,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 8,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a248~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a184~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w8_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001469",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 10,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 10,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 10,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a202~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a138~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a74~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a10~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 10,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 10,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 10,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a218~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a154~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a90~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a26~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 10,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 10,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 10,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 10,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a234~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a170~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a106~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a42~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 10,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 10,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 10,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 10,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a250~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a186~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a122~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a58~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w10_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(2));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC54100",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 11,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 11,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a59~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a43~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a27~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a11~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 11,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 11,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 11,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 11,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a123~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a107~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a91~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a75~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 11,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 11,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 11,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 11,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a187~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a171~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a155~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a139~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 11,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 11,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 11,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 11,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a251~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a235~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a219~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a203~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w11_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(3));

\inst|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~7_combout\ = ( \inst_d|inst1|OP\(2) & ( \inst_d|inst1|OP\(3) & ( (\inst_d|inst1|AM\(0) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0))) ) ) ) # ( !\inst_d|inst1|OP\(2) & ( \inst_d|inst1|OP\(3) & ( (\inst_d|inst1|AM\(0) & 
-- (!\inst_d|inst1|AM\(1) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0)))) ) ) ) # ( \inst_d|inst1|OP\(2) & ( !\inst_d|inst1|OP\(3) & ( (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0)) ) ) ) # ( !\inst_d|inst1|OP\(2) & ( !\inst_d|inst1|OP\(3) & ( 
-- (!\inst_d|inst1|OP\(0) & ((!\inst_d|inst1|AM\(0) & (\inst_d|inst1|AM\(1))) # (\inst_d|inst1|AM\(0) & ((\inst_d|inst1|OP\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000111100000000000001000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(0),
	datab => \inst_d|inst1|ALT_INV_AM\(1),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	datae => \inst_d|inst1|ALT_INV_OP\(2),
	dataf => \inst_d|inst1|ALT_INV_OP\(3),
	combout => \inst|Mux22~7_combout\);

\inst|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~8_combout\ = (\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & !\inst_d|inst1|OP\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(3),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	combout => \inst|Mux22~8_combout\);

\inst|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~3_combout\ = ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|AM\(1) & (\inst_d|inst1|AM\(0) & (\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~3_combout\);

\inst|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~9_combout\ = ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|AM\(0) & (\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & !\inst_d|inst1|OP\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~9_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE855149",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 12,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 12,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 12,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a204~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a140~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 12,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 12,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 12,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a220~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a156~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 12,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 12,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 12,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 12,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a236~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a172~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 12,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 12,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 12,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 12,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a252~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a188~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w12_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(4));

\inst|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux8~0_combout\ = ( \inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~9_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~3_combout\ ) ) ) # ( \inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( 
-- \inst|Mux22~8_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( \inst|Mux22~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux22~7_combout\,
	datab => \inst|ALT_INV_Mux22~8_combout\,
	datac => \inst|ALT_INV_Mux22~3_combout\,
	datad => \inst|ALT_INV_Mux22~9_combout\,
	datae => \inst_d|inst1|ALT_INV_OP\(4),
	dataf => \inst_d|inst1|ALT_INV_OP\(5),
	combout => \inst|Mux8~0_combout\);

\inst|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~10_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)) ) ) ) # ( \inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|AM\(1) & (!\inst_d|inst1|AM\(0) & 
-- (!\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|AM\(1) & (\inst_d|inst1|AM\(0) & (\inst_d|inst1|OP\(3)))) # (\inst_d|inst1|AM\(1) & (!\inst_d|inst1|OP\(2) & 
-- ((!\inst_d|inst1|OP\(3)) # (\inst_d|inst1|AM\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000010010000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~10_combout\);

\inst|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux5~1_combout\ = (\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(1) & \inst_d|inst1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(3),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux5~1_combout\);

\inst|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux9~0_combout\ = ( \inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~3_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~9_combout\ ) ) ) # ( \inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( 
-- \inst|Mux5~1_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( \inst|Mux22~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux22~10_combout\,
	datab => \inst|ALT_INV_Mux5~1_combout\,
	datac => \inst|ALT_INV_Mux22~9_combout\,
	datad => \inst|ALT_INV_Mux22~3_combout\,
	datae => \inst_d|inst1|ALT_INV_OP\(4),
	dataf => \inst_d|inst1|ALT_INV_OP\(5),
	combout => \inst|Mux9~0_combout\);

\inst|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector2~1_combout\ = (\inst|currentState.FetchLower~q\ & (!\inst_d|inst1|AM\(1) $ (!\inst_d|inst1|AM\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000001100000011000000110000001100000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst|ALT_INV_currentState.FetchLower~q\,
	combout => \inst|Selector2~1_combout\);

\inst_d|inst1|Func[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w15_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(15));

\inst|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~0_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (((\inst_d|inst1|OP\(2)) # (\inst_d|inst1|OP\(3))) # 
-- (\inst_d|inst1|AM\(0))) # (\inst_d|inst1|AM\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111000000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~0_combout\);

\inst|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~1_combout\ = (!\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & (\inst_d|inst1|OP\(1) & \inst_d|inst1|OP\(0)))) # (\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000010010000000000001001000000000000100100000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(3),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~1_combout\);

\inst|RFLoad~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|RFLoad~0_combout\ = (\inst|currentState.Writeback~q\ & (!\inst_d|inst1|OP\(5) $ (\inst_d|inst1|OP\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100100001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst|ALT_INV_currentState.Writeback~q\,
	combout => \inst|RFLoad~0_combout\);

\inst|RFLoad~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|RFLoad~1_combout\ = (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011100000000001001110000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	combout => \inst|RFLoad~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 7,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 7,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a55~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a39~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a23~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a7~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 7,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 7,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 7,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 7,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a119~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a103~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a87~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a71~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 7,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 7,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 7,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 7,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a183~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a167~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a151~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a135~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 7,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 7,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 7,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 7,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a247~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a231~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a215~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a199~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\);

\inst_d|inst1|RZ[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RZ\(3));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE240592",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 4,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 4,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 4,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a196~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a132~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 4,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 4,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 4,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a212~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a148~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 4,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 4,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 4,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 4,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a228~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a164~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 4,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 4,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 4,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 4,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a244~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a180~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\);

\inst_d|inst1|RZ[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RZ\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE750800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 6,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 6,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 6,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a198~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a134~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 6,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 6,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 6,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a214~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a150~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 6,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 6,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 6,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 6,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a230~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a166~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 6,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 6,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 6,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 6,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a246~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a182~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\);

\inst_d|inst1|RZ[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RZ\(2));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000038",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 5,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 5,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 5,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 5,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 5,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 5,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 5,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 5,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 5,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 5,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a181~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a165~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a149~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a133~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 5,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 5,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 5,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 5,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a245~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a229~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a213~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a197~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\);

\inst_d|inst1|RZ[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RZ\(1));

\inst_d|inst10|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~0_combout\ = (!\inst_d|inst1|RZ\(2) & !\inst_d|inst1|RZ\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(2),
	datab => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Decoder0~0_combout\);

\inst_d|inst10|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~2_combout\ = (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~0_combout\,
	combout => \inst_d|inst10|Decoder0~2_combout\);

\inst_d|inst10|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][15]~q\);

\inst_d|inst10|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~3_combout\ = ( !\inst_d|inst1|RZ\(0) & ( (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(2),
	datad => \inst_d|inst1|ALT_INV_RZ\(1),
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~3_combout\);

\inst_d|inst10|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][15]~q\);

\inst_d|inst10|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(2),
	datad => \inst_d|inst1|ALT_INV_RZ\(1),
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~4_combout\);

\inst_d|inst10|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][15]~q\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67AB30",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 0,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 0,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 0,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a192~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a128~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 0,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 0,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 0,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a208~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a144~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 0,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 0,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 0,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 0,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a224~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a160~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 0,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 0,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 0,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 0,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a240~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a176~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\);

\inst_d|inst1|RX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RX\(0));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE088220",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 1,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 1,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a49~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a33~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a17~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 1,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 1,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 1,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 1,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a113~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a97~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a81~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a65~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 1,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 1,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 1,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 1,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a177~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a161~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a145~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a129~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 1,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 1,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 1,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 1,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a241~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a225~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a209~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a193~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\);

\inst_d|inst1|RX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RX\(1));

\inst_d|inst10|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux16~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][15]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux16~0_combout\);

\inst_d|inst10|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~5_combout\ = (\inst_d|inst1|RZ\(2) & !\inst_d|inst1|RZ\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(2),
	datab => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Decoder0~5_combout\);

\inst_d|inst10|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~6_combout\ = (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~5_combout\,
	combout => \inst_d|inst10|Decoder0~6_combout\);

\inst_d|inst10|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][15]~q\);

\inst_d|inst10|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~7_combout\ = (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~5_combout\,
	combout => \inst_d|inst10|Decoder0~7_combout\);

\inst_d|inst10|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][15]~q\);

\inst_d|inst10|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~8_combout\ = ( !\inst_d|inst1|RZ\(0) & ( (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(2),
	datad => \inst_d|inst1|ALT_INV_RZ\(1),
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~8_combout\);

\inst_d|inst10|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][15]~q\);

\inst_d|inst10|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~9_combout\ = ( \inst_d|inst1|RZ\(0) & ( (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(2),
	datad => \inst_d|inst1|ALT_INV_RZ\(1),
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~9_combout\);

\inst_d|inst10|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][15]~q\);

\inst_d|inst10|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux16~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][15]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux16~1_combout\);

\inst_d|inst10|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~10_combout\ = (\inst_d|inst1|RZ\(3) & !\inst_d|inst1|RZ\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(3),
	datab => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~10_combout\);

\inst_d|inst10|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~11_combout\ = ( \inst_d|inst10|Decoder0~0_combout\ & ( \inst_d|inst10|Decoder0~10_combout\ & ( (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	datae => \inst_d|inst10|ALT_INV_Decoder0~0_combout\,
	dataf => \inst_d|inst10|ALT_INV_Decoder0~10_combout\,
	combout => \inst_d|inst10|Decoder0~11_combout\);

\inst_d|inst10|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][15]~q\);

\inst_d|inst10|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~12_combout\ = (\inst|RFLoad~1_combout\ & (\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~0_combout\,
	combout => \inst_d|inst10|Decoder0~12_combout\);

\inst_d|inst10|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][15]~q\);

\inst_d|inst10|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~13_combout\ = (\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(2) & !\inst_d|inst1|RZ\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(3),
	datab => \inst_d|inst1|ALT_INV_RZ\(2),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~13_combout\);

\inst_d|inst10|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~14_combout\ = ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Decoder0~13_combout\ & ( (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(1),
	dataf => \inst_d|inst10|ALT_INV_Decoder0~13_combout\,
	combout => \inst_d|inst10|Decoder0~14_combout\);

\inst_d|inst10|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][15]~q\);

\inst_d|inst10|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~15_combout\ = (\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(3),
	datab => \inst_d|inst1|ALT_INV_RZ\(2),
	datac => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Decoder0~15_combout\);

\inst_d|inst10|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~16_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst10|Decoder0~15_combout\ & ( (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst10|ALT_INV_Decoder0~15_combout\,
	combout => \inst_d|inst10|Decoder0~16_combout\);

\inst_d|inst10|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][15]~q\);

\inst_d|inst10|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux16~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][15]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux16~2_combout\);

\inst_d|inst10|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~17_combout\ = ( \inst_d|inst10|Decoder0~5_combout\ & ( \inst_d|inst10|Decoder0~10_combout\ & ( (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	datae => \inst_d|inst10|ALT_INV_Decoder0~5_combout\,
	dataf => \inst_d|inst10|ALT_INV_Decoder0~10_combout\,
	combout => \inst_d|inst10|Decoder0~17_combout\);

\inst_d|inst10|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][15]~q\);

\inst_d|inst10|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~18_combout\ = (\inst|RFLoad~1_combout\ & (\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~5_combout\,
	combout => \inst_d|inst10|Decoder0~18_combout\);

\inst_d|inst10|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][15]~q\);

\inst_d|inst10|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~19_combout\ = (\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(2) & !\inst_d|inst1|RZ\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_RZ\(3),
	datab => \inst_d|inst1|ALT_INV_RZ\(2),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~19_combout\);

\inst_d|inst10|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~20_combout\ = ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Decoder0~19_combout\ & ( (\inst|RFLoad~0_combout\ & ((!\inst_d|inst1|OP\(5) & (\inst|Mux22~0_combout\)) # (\inst_d|inst1|OP\(5) & ((\inst|Mux22~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux22~0_combout\,
	datac => \inst|ALT_INV_Mux22~1_combout\,
	datad => \inst|ALT_INV_RFLoad~0_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(1),
	dataf => \inst_d|inst10|ALT_INV_Decoder0~19_combout\,
	combout => \inst_d|inst10|Decoder0~20_combout\);

\inst_d|inst10|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][15]~q\);

\inst_d|inst10|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~21_combout\ = ( \inst_d|inst1|RZ\(0) & ( (\inst|RFLoad~1_combout\ & (\inst_d|inst1|RZ\(3) & (\inst_d|inst1|RZ\(2) & \inst_d|inst1|RZ\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(2),
	datad => \inst_d|inst1|ALT_INV_RZ\(1),
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	combout => \inst_d|inst10|Decoder0~21_combout\);

\inst_d|inst10|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][15]~q\);

\inst_d|inst10|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux16~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][15]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][15]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux16~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700800",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 2,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 2,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 2,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a194~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a130~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 2,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 2,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 2,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a210~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a146~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 2,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 2,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 2,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 2,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a226~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a162~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 2,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 2,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 2,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 2,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a242~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a178~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\);

\inst_d|inst1|RX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RX\(2));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 3,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 3,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a51~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a35~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a19~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 3,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 3,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 3,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 3,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a115~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a99~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a83~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a67~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 3,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 3,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 3,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 3,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a179~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a163~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a147~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a131~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 3,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 3,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 3,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 3,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a243~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a227~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a211~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a195~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\);

\inst_d|inst1|RX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|RX\(3));

\inst_d|inst10|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux16~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux16~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux16~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux16~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux16~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux16~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux16~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux16~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux16~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux16~4_combout\);

\inst_d|inst8|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux0~0_combout\ = ( \inst_d|inst10|Mux16~4_combout\ & ( \inst_d|inst10|Mux32~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(15)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux16~4_combout\ & ( \inst_d|inst10|Mux32~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(15))))) ) ) ) # ( \inst_d|inst10|Mux16~4_combout\ & ( 
-- !\inst_d|inst10|Mux32~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(15)))) ) ) ) # ( !\inst_d|inst10|Mux16~4_combout\ & ( !\inst_d|inst10|Mux32~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(15),
	datae => \inst_d|inst10|ALT_INV_Mux16~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux32~4_combout\,
	combout => \inst_d|inst8|Mux0~0_combout\);

\inst_d|OP2|Dout[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|OP2|Dout[10]~0_combout\ = (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\ & !\inst|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011101010111010101110101011101010111010101110101011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	combout => \inst_d|OP2|Dout[10]~0_combout\);

\inst|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~2_combout\ = (\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(2),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~2_combout\);

\inst|Op1Load~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op1Load~0_combout\ = ( \inst|Mux22~2_combout\ & ( (\inst|currentState.Decode~q\ & ((!\inst_d|inst1|OP\(5)) # ((!\inst_d|inst1|OP\(4)) # (\inst_d|inst1|OP\(3))))) ) ) # ( !\inst|Mux22~2_combout\ & ( \inst|currentState.Decode~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001110111100000000111111110000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst|ALT_INV_currentState.Decode~q\,
	datae => \inst|ALT_INV_Mux22~2_combout\,
	combout => \inst|Op1Load~0_combout\);

\inst_d|OP2|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(15));

\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|OP2|Dout\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2));

\inst|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux15~0_combout\ = ( \inst_d|inst1|OP\(0) & ( (\inst_d|inst1|OP\(4) & (\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & !\inst_d|inst1|OP\(1)))) ) ) # ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) 
-- & \inst_d|inst1|OP\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000010000000000000000100000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(4),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux15~0_combout\);

\inst_d|inst1|Func[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w14_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(14));

\inst_d|inst1|Func[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(13));

\inst_d|inst10|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][13]~q\);

\inst_d|inst10|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][13]~q\);

\inst_d|inst10|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][13]~q\);

\inst_d|inst10|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux34~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][13]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux34~0_combout\);

\inst_d|inst10|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][13]~q\);

\inst_d|inst10|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][13]~q\);

\inst_d|inst10|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][13]~q\);

\inst_d|inst10|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][13]~q\);

\inst_d|inst10|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux34~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][13]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux34~1_combout\);

\inst_d|inst10|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][13]~q\);

\inst_d|inst10|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][13]~q\);

\inst_d|inst10|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][13]~q\);

\inst_d|inst10|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][13]~q\);

\inst_d|inst10|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux34~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][13]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux34~2_combout\);

\inst_d|inst10|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][13]~q\);

\inst_d|inst10|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][13]~q\);

\inst_d|inst10|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][13]~q\);

\inst_d|inst10|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][13]~q\);

\inst_d|inst10|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux34~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][13]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][13]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux34~3_combout\);

\inst_d|inst10|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux34~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux34~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux34~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux34~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux34~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux34~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux34~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux34~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux34~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux34~4_combout\);

\inst|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux5~0_combout\ = (!\inst_d|inst1|OP\(5) & \inst_d|inst1|OP\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	combout => \inst|Mux5~0_combout\);

\inst|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux6~0_combout\ = (!\inst_d|inst1|OP\(3) & ((!\inst_d|inst1|AM\(1)) # (!\inst_d|inst1|AM\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000111000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	combout => \inst|Mux6~0_combout\);

\inst|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux6~1_combout\ = ( \inst|Mux6~0_combout\ & ( (!\inst_d|inst1|OP\(5) & (((\inst_d|inst1|OP\(4) & \inst|Mux22~3_combout\)) # (\inst|Mux22~2_combout\))) ) ) # ( !\inst|Mux6~0_combout\ & ( (!\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & 
-- ((\inst|Mux22~3_combout\) # (\inst|Mux22~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010000010100010101000000010001000100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst|ALT_INV_Mux22~2_combout\,
	datad => \inst|ALT_INV_Mux22~3_combout\,
	datae => \inst|ALT_INV_Mux6~0_combout\,
	combout => \inst|Mux6~1_combout\);

\inst|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux6~2_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(5) & !\inst_d|inst1|OP\(3)) ) ) ) # ( \inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|AM\(1) & (\inst_d|inst1|AM\(0) & 
-- (!\inst_d|inst1|OP\(5) & !\inst_d|inst1|OP\(3)))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|AM\(0) & ((!\inst_d|inst1|AM\(1) & (!\inst_d|inst1|OP\(5) & !\inst_d|inst1|OP\(3))) # (\inst_d|inst1|AM\(1) & 
-- ((\inst_d|inst1|OP\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010001001000000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(5),
	datad => \inst_d|inst1|ALT_INV_OP\(3),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux6~2_combout\);

\inst|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux6~3_combout\ = (!\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(2) & \inst|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(4),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst|ALT_INV_Mux6~2_combout\,
	combout => \inst|Mux6~3_combout\);

\inst|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~4_combout\ = ( \inst_d|inst1|OP\(2) & ( \inst_d|inst1|OP\(3) & ( (\inst_d|inst1|AM\(0) & (!\inst_d|inst1|OP\(0) & !\inst_d|inst1|OP\(1))) ) ) ) # ( !\inst_d|inst1|OP\(2) & ( \inst_d|inst1|OP\(3) & ( (\inst_d|inst1|AM\(0) & 
-- (!\inst_d|inst1|AM\(1) & (!\inst_d|inst1|OP\(0) & !\inst_d|inst1|OP\(1)))) ) ) ) # ( \inst_d|inst1|OP\(2) & ( !\inst_d|inst1|OP\(3) & ( (!\inst_d|inst1|OP\(0) & !\inst_d|inst1|OP\(1)) ) ) ) # ( !\inst_d|inst1|OP\(2) & ( !\inst_d|inst1|OP\(3) & ( 
-- (!\inst_d|inst1|AM\(1) & ((!\inst_d|inst1|OP\(0) & (\inst_d|inst1|AM\(0))) # (\inst_d|inst1|OP\(0) & ((\inst_d|inst1|OP\(1)))))) # (\inst_d|inst1|AM\(1) & (((\inst_d|inst1|OP\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111111111100000000000001000000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(0),
	datab => \inst_d|inst1|ALT_INV_AM\(1),
	datac => \inst_d|inst1|ALT_INV_OP\(0),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(2),
	dataf => \inst_d|inst1|ALT_INV_OP\(3),
	combout => \inst|Mux22~4_combout\);

\inst|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~5_combout\ = ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(1) & (((\inst_d|inst1|AM\(0) & \inst_d|inst1|OP\(3))) # (\inst_d|inst1|OP\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000000000000000000011111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~5_combout\);

\inst|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~6_combout\ = ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & ((\inst_d|inst1|OP\(1)) # (\inst_d|inst1|AM\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000000000000000000000010000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux22~6_combout\);

\inst|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux7~0_combout\ = ( \inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~6_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( \inst_d|inst1|OP\(5) & ( \inst|Mux22~3_combout\ ) ) ) # ( \inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( 
-- \inst|Mux22~5_combout\ ) ) ) # ( !\inst_d|inst1|OP\(4) & ( !\inst_d|inst1|OP\(5) & ( \inst|Mux22~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux22~4_combout\,
	datab => \inst|ALT_INV_Mux22~5_combout\,
	datac => \inst|ALT_INV_Mux22~3_combout\,
	datad => \inst|ALT_INV_Mux22~6_combout\,
	datae => \inst_d|inst1|ALT_INV_OP\(4),
	dataf => \inst_d|inst1|ALT_INV_OP\(5),
	combout => \inst|Mux7~0_combout\);

\inst_d|OP1|Dout[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|OP1|Dout[13]~0_combout\ = ( \inst|Mux6~3_combout\ & ( \inst|Mux7~0_combout\ & ( (\inst|Mux5~0_combout\ & (\inst|Mux5~1_combout\ & \inst|currentState.Decode~q\)) ) ) ) # ( !\inst|Mux6~3_combout\ & ( \inst|Mux7~0_combout\ & ( (\inst|Mux5~0_combout\ 
-- & (\inst|Mux5~1_combout\ & \inst|currentState.Decode~q\)) ) ) ) # ( \inst|Mux6~3_combout\ & ( !\inst|Mux7~0_combout\ & ( \inst|currentState.Decode~q\ ) ) ) # ( !\inst|Mux6~3_combout\ & ( !\inst|Mux7~0_combout\ & ( (\inst|currentState.Decode~q\ & 
-- (((\inst|Mux5~0_combout\ & \inst|Mux5~1_combout\)) # (\inst|Mux6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001111000011110000111100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux5~0_combout\,
	datab => \inst|ALT_INV_Mux5~1_combout\,
	datac => \inst|ALT_INV_currentState.Decode~q\,
	datad => \inst|ALT_INV_Mux6~1_combout\,
	datae => \inst|ALT_INV_Mux6~3_combout\,
	dataf => \inst|ALT_INV_Mux7~0_combout\,
	combout => \inst_d|OP1|Dout[13]~0_combout\);

\inst|Op1Sel[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op1Sel[2]~0_combout\ = (\inst|Mux5~0_combout\ & (\inst|Mux5~1_combout\ & \inst|currentState.Decode~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux5~0_combout\,
	datab => \inst|ALT_INV_Mux5~1_combout\,
	datac => \inst|ALT_INV_currentState.Decode~q\,
	combout => \inst|Op1Sel[2]~0_combout\);

\inst_d|OP1|Dout[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|OP1|Dout[13]~1_combout\ = (\inst|currentState.Decode~q\ & (!\inst|Op1Sel[2]~0_combout\ & ((\inst|Mux6~3_combout\) # (\inst|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100000001000100010000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Op1Sel[2]~0_combout\,
	datac => \inst|ALT_INV_Mux6~1_combout\,
	datad => \inst|ALT_INV_Mux6~3_combout\,
	combout => \inst_d|OP1|Dout[13]~1_combout\);

\inst_d|inst7|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux2~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux34~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(13) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(13) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux18~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux34~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(13),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst10|ALT_INV_Mux18~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux2~0_combout\);

\inst_d|OP1|Dout[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|OP1|Dout[13]~2_combout\ = ( \inst|Mux7~0_combout\ & ( (!\inst|currentState.Decode~q\ & (!\inst|Op1Sel[2]~0_combout\)) # (\inst|currentState.Decode~q\ & (\inst|Op1Sel[2]~0_combout\ & (!\inst|Mux6~1_combout\ & !\inst|Mux6~3_combout\))) ) ) # ( 
-- !\inst|Mux7~0_combout\ & ( (!\inst|Op1Sel[2]~0_combout\ & ((!\inst|currentState.Decode~q\) # ((!\inst|Mux6~1_combout\ & !\inst|Mux6~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100010001000100110001000100011001000100010001001100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Op1Sel[2]~0_combout\,
	datac => \inst|ALT_INV_Mux6~1_combout\,
	datad => \inst|ALT_INV_Mux6~3_combout\,
	datae => \inst|ALT_INV_Mux7~0_combout\,
	combout => \inst_d|OP1|Dout[13]~2_combout\);

\inst_d|OP1|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(13));

\inst_d|inst1|Func[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(0));

\inst_d|inst10|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][0]~q\);

\inst_d|inst10|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][0]~q\);

\inst_d|inst10|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][0]~q\);

\inst_d|inst10|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux31~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][0]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux31~0_combout\);

\inst_d|inst10|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][0]~q\);

\inst_d|inst10|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][0]~q\);

\inst_d|inst10|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][0]~q\);

\inst_d|inst10|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][0]~q\);

\inst_d|inst10|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux31~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][0]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux31~1_combout\);

\inst_d|inst10|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][0]~q\);

\inst_d|inst10|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][0]~q\);

\inst_d|inst10|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][0]~q\);

\inst_d|inst10|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][0]~q\);

\inst_d|inst10|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux31~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][0]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux31~2_combout\);

\inst_d|inst10|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][0]~q\);

\inst_d|inst10|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][0]~q\);

\inst_d|inst10|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][0]~q\);

\inst_d|inst10|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][0]~q\);

\inst_d|inst10|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux31~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][0]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][0]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux31~3_combout\);

\inst_d|inst10|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux31~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux31~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux31~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux31~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux31~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux31~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux31~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux31~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux31~4_combout\);

\inst_d|inst8|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux15~0_combout\ = ( \inst_d|inst10|Mux31~4_combout\ & ( \inst_d|inst10|Mux47~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(0)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux31~4_combout\ & ( \inst_d|inst10|Mux47~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(0))))) ) ) ) # ( \inst_d|inst10|Mux31~4_combout\ & ( 
-- !\inst_d|inst10|Mux47~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(0)))) ) ) ) # ( !\inst_d|inst10|Mux31~4_combout\ & ( !\inst_d|inst10|Mux47~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(0),
	datae => \inst_d|inst10|ALT_INV_Mux31~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux47~4_combout\,
	combout => \inst_d|inst8|Mux15~0_combout\);

\inst_d|OP2|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(0));

\inst_d|inst1|Func[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(1));

\inst_d|inst10|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][1]~q\);

\inst_d|inst10|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][1]~q\);

\inst_d|inst10|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][1]~q\);

\inst_d|inst10|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux46~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][1]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux46~0_combout\);

\inst_d|inst10|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][1]~q\);

\inst_d|inst10|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][1]~q\);

\inst_d|inst10|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][1]~q\);

\inst_d|inst10|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][1]~q\);

\inst_d|inst10|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux46~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][1]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux46~1_combout\);

\inst_d|inst10|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][1]~q\);

\inst_d|inst10|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][1]~q\);

\inst_d|inst10|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][1]~q\);

\inst_d|inst10|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][1]~q\);

\inst_d|inst10|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux46~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][1]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux46~2_combout\);

\inst_d|inst10|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][1]~q\);

\inst_d|inst10|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][1]~q\);

\inst_d|inst10|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][1]~q\);

\inst_d|inst10|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][1]~q\);

\inst_d|inst10|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux46~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][1]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][1]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux46~3_combout\);

\inst_d|inst10|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux46~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux46~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux46~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux46~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux46~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux46~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux46~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux46~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux46~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux46~4_combout\);

\inst_d|inst7|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux14~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux46~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(1) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(1) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux30~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux46~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(1),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(1),
	datad => \inst_d|inst10|ALT_INV_Mux30~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux14~0_combout\);

\inst_d|OP1|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(1));

\inst_d|inst1|Func[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(2));

\inst_d|inst10|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][2]~q\);

\inst_d|inst10|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][2]~q\);

\inst_d|inst10|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][2]~q\);

\inst_d|inst10|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux45~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][2]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux45~0_combout\);

\inst_d|inst10|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][2]~q\);

\inst_d|inst10|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][2]~q\);

\inst_d|inst10|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][2]~q\);

\inst_d|inst10|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][2]~q\);

\inst_d|inst10|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux45~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][2]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux45~1_combout\);

\inst_d|inst10|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][2]~q\);

\inst_d|inst10|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][2]~q\);

\inst_d|inst10|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][2]~q\);

\inst_d|inst10|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][2]~q\);

\inst_d|inst10|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux45~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][2]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux45~2_combout\);

\inst_d|inst10|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][2]~q\);

\inst_d|inst10|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][2]~q\);

\inst_d|inst10|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][2]~q\);

\inst_d|inst10|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][2]~q\);

\inst_d|inst10|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux45~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][2]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][2]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux45~3_combout\);

\inst_d|inst10|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux45~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux45~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux45~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux45~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux45~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux45~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux45~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux45~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux45~4_combout\);

\inst_d|inst7|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux13~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux45~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(2) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(2) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux29~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux45~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(2),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(2),
	datad => \inst_d|inst10|ALT_INV_Mux29~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux13~0_combout\);

\inst_d|OP1|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(2));

\inst_d|inst1|Func[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(3));

\inst_d|inst10|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][3]~q\);

\inst_d|inst10|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][3]~q\);

\inst_d|inst10|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][3]~q\);

\inst_d|inst10|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux44~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][3]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux44~0_combout\);

\inst_d|inst10|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][3]~q\);

\inst_d|inst10|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][3]~q\);

\inst_d|inst10|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][3]~q\);

\inst_d|inst10|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][3]~q\);

\inst_d|inst10|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux44~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][3]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux44~1_combout\);

\inst_d|inst10|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][3]~q\);

\inst_d|inst10|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][3]~q\);

\inst_d|inst10|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][3]~q\);

\inst_d|inst10|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][3]~q\);

\inst_d|inst10|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux44~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][3]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux44~2_combout\);

\inst_d|inst10|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][3]~q\);

\inst_d|inst10|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][3]~q\);

\inst_d|inst10|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][3]~q\);

\inst_d|inst10|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][3]~q\);

\inst_d|inst10|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux44~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][3]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][3]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux44~3_combout\);

\inst_d|inst10|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux44~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux44~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux44~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux44~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux44~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux44~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux44~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux44~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux44~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux44~4_combout\);

\inst_d|inst7|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux12~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux44~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(3) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(3) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux28~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux44~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(3),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(3),
	datad => \inst_d|inst10|ALT_INV_Mux28~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux12~0_combout\);

\inst_d|OP1|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux12~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(3));

\inst_d|inst1|Func[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(4));

\inst_d|inst10|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][4]~q\);

\inst_d|inst10|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][4]~q\);

\inst_d|inst10|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][4]~q\);

\inst_d|inst10|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux43~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][4]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux43~0_combout\);

\inst_d|inst10|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][4]~q\);

\inst_d|inst10|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][4]~q\);

\inst_d|inst10|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][4]~q\);

\inst_d|inst10|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][4]~q\);

\inst_d|inst10|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux43~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][4]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux43~1_combout\);

\inst_d|inst10|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][4]~q\);

\inst_d|inst10|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][4]~q\);

\inst_d|inst10|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][4]~q\);

\inst_d|inst10|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][4]~q\);

\inst_d|inst10|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux43~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][4]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux43~2_combout\);

\inst_d|inst10|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][4]~q\);

\inst_d|inst10|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][4]~q\);

\inst_d|inst10|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][4]~q\);

\inst_d|inst10|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][4]~q\);

\inst_d|inst10|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux43~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][4]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][4]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux43~3_combout\);

\inst_d|inst10|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux43~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux43~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux43~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux43~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux43~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux43~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux43~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux43~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux43~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux43~4_combout\);

\inst_d|inst7|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux11~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux43~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(4) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(4) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux27~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux43~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(4),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(4),
	datad => \inst_d|inst10|ALT_INV_Mux27~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux11~0_combout\);

\inst_d|OP1|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(4));

\inst_d|inst1|Func[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(5));

\inst_d|inst10|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][5]~q\);

\inst_d|inst10|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][5]~q\);

\inst_d|inst10|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][5]~q\);

\inst_d|inst10|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux42~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][5]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux42~0_combout\);

\inst_d|inst10|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][5]~q\);

\inst_d|inst10|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][5]~q\);

\inst_d|inst10|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][5]~q\);

\inst_d|inst10|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][5]~q\);

\inst_d|inst10|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux42~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][5]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux42~1_combout\);

\inst_d|inst10|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][5]~q\);

\inst_d|inst10|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][5]~q\);

\inst_d|inst10|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][5]~q\);

\inst_d|inst10|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][5]~q\);

\inst_d|inst10|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux42~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][5]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux42~2_combout\);

\inst_d|inst10|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][5]~q\);

\inst_d|inst10|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][5]~q\);

\inst_d|inst10|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][5]~q\);

\inst_d|inst10|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][5]~q\);

\inst_d|inst10|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux42~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][5]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][5]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux42~3_combout\);

\inst_d|inst10|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux42~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux42~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux42~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux42~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux42~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux42~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux42~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux42~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux42~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux42~4_combout\);

\inst_d|inst7|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux10~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux42~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(5) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(5) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux26~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux42~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(5),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(5),
	datad => \inst_d|inst10|ALT_INV_Mux26~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux10~0_combout\);

\inst_d|OP1|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(5));

\inst_d|inst1|Func[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(6));

\inst_d|inst10|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][6]~q\);

\inst_d|inst10|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][6]~q\);

\inst_d|inst10|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][6]~q\);

\inst_d|inst10|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux41~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][6]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux41~0_combout\);

\inst_d|inst10|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][6]~q\);

\inst_d|inst10|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][6]~q\);

\inst_d|inst10|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][6]~q\);

\inst_d|inst10|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][6]~q\);

\inst_d|inst10|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux41~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][6]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux41~1_combout\);

\inst_d|inst10|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][6]~q\);

\inst_d|inst10|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][6]~q\);

\inst_d|inst10|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][6]~q\);

\inst_d|inst10|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][6]~q\);

\inst_d|inst10|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux41~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][6]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux41~2_combout\);

\inst_d|inst10|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][6]~q\);

\inst_d|inst10|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][6]~q\);

\inst_d|inst10|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][6]~q\);

\inst_d|inst10|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][6]~q\);

\inst_d|inst10|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux41~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][6]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][6]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux41~3_combout\);

\inst_d|inst10|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux41~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux41~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux41~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux41~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux41~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux41~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux41~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux41~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux41~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux41~4_combout\);

\inst_d|inst7|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux9~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux41~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(6) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(6) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux25~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux41~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(6),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(6),
	datad => \inst_d|inst10|ALT_INV_Mux25~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux9~0_combout\);

\inst_d|OP1|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(6));

\inst_d|inst1|Func[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(7));

\inst_d|inst10|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][7]~q\);

\inst_d|inst10|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][7]~q\);

\inst_d|inst10|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][7]~q\);

\inst_d|inst10|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux40~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][7]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux40~0_combout\);

\inst_d|inst10|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][7]~q\);

\inst_d|inst10|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][7]~q\);

\inst_d|inst10|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][7]~q\);

\inst_d|inst10|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][7]~q\);

\inst_d|inst10|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux40~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][7]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux40~1_combout\);

\inst_d|inst10|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][7]~q\);

\inst_d|inst10|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][7]~q\);

\inst_d|inst10|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][7]~q\);

\inst_d|inst10|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][7]~q\);

\inst_d|inst10|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux40~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][7]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux40~2_combout\);

\inst_d|inst10|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][7]~q\);

\inst_d|inst10|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][7]~q\);

\inst_d|inst10|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][7]~q\);

\inst_d|inst10|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][7]~q\);

\inst_d|inst10|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux40~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][7]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][7]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux40~3_combout\);

\inst_d|inst10|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux40~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux40~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux40~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux40~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux40~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux40~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux40~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux40~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux40~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux40~4_combout\);

\inst_d|inst7|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux8~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux40~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(7) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(7) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux24~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux40~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(7),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(7),
	datad => \inst_d|inst10|ALT_INV_Mux24~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux8~0_combout\);

\inst_d|OP1|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(7));

\inst_d|inst1|Func[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w8_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(8));

\inst_d|inst10|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][8]~q\);

\inst_d|inst10|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][8]~q\);

\inst_d|inst10|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][8]~q\);

\inst_d|inst10|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux39~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][8]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux39~0_combout\);

\inst_d|inst10|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][8]~q\);

\inst_d|inst10|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][8]~q\);

\inst_d|inst10|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][8]~q\);

\inst_d|inst10|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][8]~q\);

\inst_d|inst10|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux39~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][8]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux39~1_combout\);

\inst_d|inst10|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][8]~q\);

\inst_d|inst10|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][8]~q\);

\inst_d|inst10|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][8]~q\);

\inst_d|inst10|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][8]~q\);

\inst_d|inst10|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux39~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][8]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux39~2_combout\);

\inst_d|inst10|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][8]~q\);

\inst_d|inst10|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][8]~q\);

\inst_d|inst10|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][8]~q\);

\inst_d|inst10|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][8]~q\);

\inst_d|inst10|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux39~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][8]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][8]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux39~3_combout\);

\inst_d|inst10|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux39~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux39~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux39~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux39~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux39~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux39~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux39~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux39~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux39~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux39~4_combout\);

\inst_d|inst7|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux7~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux39~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(8) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(8) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux23~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux39~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(8),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(8),
	datad => \inst_d|inst10|ALT_INV_Mux23~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux7~0_combout\);

\inst_d|OP1|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(8));

\inst_d|inst1|Func[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w9_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(9));

\inst_d|inst10|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][9]~q\);

\inst_d|inst10|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][9]~q\);

\inst_d|inst10|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][9]~q\);

\inst_d|inst10|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux38~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][9]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux38~0_combout\);

\inst_d|inst10|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][9]~q\);

\inst_d|inst10|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][9]~q\);

\inst_d|inst10|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][9]~q\);

\inst_d|inst10|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][9]~q\);

\inst_d|inst10|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux38~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][9]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux38~1_combout\);

\inst_d|inst10|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][9]~q\);

\inst_d|inst10|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][9]~q\);

\inst_d|inst10|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][9]~q\);

\inst_d|inst10|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][9]~q\);

\inst_d|inst10|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux38~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][9]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux38~2_combout\);

\inst_d|inst10|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][9]~q\);

\inst_d|inst10|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][9]~q\);

\inst_d|inst10|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][9]~q\);

\inst_d|inst10|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][9]~q\);

\inst_d|inst10|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux38~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][9]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][9]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux38~3_combout\);

\inst_d|inst10|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux38~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux38~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux38~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux38~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux38~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux38~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux38~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux38~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux38~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux38~4_combout\);

\inst_d|inst7|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux6~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux38~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(9) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(9) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux22~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux38~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(9),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(9),
	datad => \inst_d|inst10|ALT_INV_Mux22~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux6~0_combout\);

\inst_d|OP1|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(9));

\inst_d|inst1|Func[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w10_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(10));

\inst_d|inst10|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][10]~q\);

\inst_d|inst10|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][10]~q\);

\inst_d|inst10|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][10]~q\);

\inst_d|inst10|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux37~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][10]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux37~0_combout\);

\inst_d|inst10|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][10]~q\);

\inst_d|inst10|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][10]~q\);

\inst_d|inst10|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][10]~q\);

\inst_d|inst10|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][10]~q\);

\inst_d|inst10|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux37~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][10]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux37~1_combout\);

\inst_d|inst10|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][10]~q\);

\inst_d|inst10|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][10]~q\);

\inst_d|inst10|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][10]~q\);

\inst_d|inst10|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][10]~q\);

\inst_d|inst10|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux37~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][10]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux37~2_combout\);

\inst_d|inst10|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][10]~q\);

\inst_d|inst10|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][10]~q\);

\inst_d|inst10|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][10]~q\);

\inst_d|inst10|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][10]~q\);

\inst_d|inst10|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux37~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][10]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][10]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux37~3_combout\);

\inst_d|inst10|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux37~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux37~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux37~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux37~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux37~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux37~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux37~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux37~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux37~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux37~4_combout\);

\inst_d|inst7|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux5~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux37~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(10) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(10) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux21~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux37~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(10),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(10),
	datad => \inst_d|inst10|ALT_INV_Mux21~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux5~0_combout\);

\inst_d|OP1|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(10));

\inst_d|inst1|Func[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w11_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(11));

\inst_d|inst10|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][11]~q\);

\inst_d|inst10|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][11]~q\);

\inst_d|inst10|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][11]~q\);

\inst_d|inst10|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux36~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][11]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux36~0_combout\);

\inst_d|inst10|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][11]~q\);

\inst_d|inst10|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][11]~q\);

\inst_d|inst10|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][11]~q\);

\inst_d|inst10|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][11]~q\);

\inst_d|inst10|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux36~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][11]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux36~1_combout\);

\inst_d|inst10|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][11]~q\);

\inst_d|inst10|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][11]~q\);

\inst_d|inst10|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][11]~q\);

\inst_d|inst10|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][11]~q\);

\inst_d|inst10|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux36~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][11]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux36~2_combout\);

\inst_d|inst10|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][11]~q\);

\inst_d|inst10|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][11]~q\);

\inst_d|inst10|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][11]~q\);

\inst_d|inst10|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][11]~q\);

\inst_d|inst10|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux36~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][11]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][11]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux36~3_combout\);

\inst_d|inst10|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux36~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux36~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux36~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux36~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux36~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux36~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux36~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux36~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux36~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux36~4_combout\);

\inst_d|inst7|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux4~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux36~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(11) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(11) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux20~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux36~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(11),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(11),
	datad => \inst_d|inst10|ALT_INV_Mux20~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux4~0_combout\);

\inst_d|OP1|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(11));

\inst_d|inst1|Func[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w12_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|Func\(12));

\inst_d|inst10|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][12]~q\);

\inst_d|inst10|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][12]~q\);

\inst_d|inst10|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][12]~q\);

\inst_d|inst10|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux35~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][12]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux35~0_combout\);

\inst_d|inst10|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][12]~q\);

\inst_d|inst10|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][12]~q\);

\inst_d|inst10|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][12]~q\);

\inst_d|inst10|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][12]~q\);

\inst_d|inst10|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux35~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][12]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux35~1_combout\);

\inst_d|inst10|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][12]~q\);

\inst_d|inst10|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][12]~q\);

\inst_d|inst10|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][12]~q\);

\inst_d|inst10|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][12]~q\);

\inst_d|inst10|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux35~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][12]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux35~2_combout\);

\inst_d|inst10|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][12]~q\);

\inst_d|inst10|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][12]~q\);

\inst_d|inst10|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][12]~q\);

\inst_d|inst10|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][12]~q\);

\inst_d|inst10|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux35~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][12]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][12]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux35~3_combout\);

\inst_d|inst10|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux35~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux35~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux35~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux35~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux35~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux35~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux35~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux35~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux35~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux35~4_combout\);

\inst_d|inst7|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux3~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux35~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(12) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(12) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux19~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux35~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(12),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	datad => \inst_d|inst10|ALT_INV_Mux19~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux3~0_combout\);

\inst_d|OP1|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(12));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 12,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3) = ( !\inst_d|OP2|Dout\(14) & ( \inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & \inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\ = (\inst_d|OP2|Dout\(15) & (!\inst_d|OP2|Dout\(14) & \inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 12,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3) = ( \inst_d|OP2|Dout\(14) & ( !\inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & \inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\ = (\inst_d|OP2|Dout\(15) & (\inst_d|OP2|Dout\(14) & !\inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 12,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3) = ( \inst_d|OP2|Dout\(14) & ( \inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & \inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\ = (\inst_d|OP2|Dout\(15) & (\inst_d|OP2|Dout\(14) & \inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 12,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|OP2|Dout\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0));

\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_clk~input_o\,
	d => \inst_d|OP2|Dout\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1));

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a124~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a108~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a92~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a76~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3) = ( \inst_d|OP2|Dout\(14) & ( !\inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & !\inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\ = (!\inst_d|OP2|Dout\(15) & (\inst_d|OP2|Dout\(14) & !\inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 12,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3) = ( \inst_d|OP2|Dout\(14) & ( \inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & !\inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\ = (!\inst_d|OP2|Dout\(15) & (\inst_d|OP2|Dout\(14) & \inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 12,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3) = ( !\inst_d|OP2|Dout\(14) & ( !\inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & !\inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3) = (!\inst_d|OP2|Dout\(15) & (!\inst_d|OP2|Dout\(14) & !\inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3) = ( !\inst_d|OP2|Dout\(14) & ( \inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & !\inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\ = (!\inst_d|OP2|Dout\(15) & (!\inst_d|OP2|Dout\(14) & \inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 12,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a60~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

\inst|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux13~1_combout\ = (!\inst_d|inst1|OP\(0) & (\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(4) $ (\inst_d|inst1|OP\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000010000010000000001000001000000000100000100000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(3),
	combout => \inst|Mux13~1_combout\);

\inst|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux13~2_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( 
-- !\inst_d|inst1|OP\(5) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(5)) # ((\inst_d|inst1|OP\(4) & (\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101010000000000000000010101010101010101000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux13~2_combout\);

\inst|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux13~3_combout\ = (\inst|Mux13~2_combout\ & (((\inst|Mux13~1_combout\) # (\inst_d|inst1|OP\(1))) # (\inst_d|inst1|OP\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000111111100000000011111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst|ALT_INV_Mux13~1_combout\,
	datad => \inst|ALT_INV_Mux13~2_combout\,
	combout => \inst|Mux13~3_combout\);

\inst|DPCRLoad~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|DPCRLoad~0_combout\ = (\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(3),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|DPCRLoad~0_combout\);

\inst|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux12~0_combout\ = (!\inst_d|inst1|OP\(0) & (!\inst_d|inst1|OP\(1) & ((\inst_d|inst1|OP\(3)) # (\inst_d|inst1|OP\(2))))) # (\inst_d|inst1|OP\(0) & (\inst_d|inst1|OP\(1) & (!\inst_d|inst1|OP\(2) & !\inst_d|inst1|OP\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000110001000100000011000100010000001100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(3),
	combout => \inst|Mux12~0_combout\);

\inst_d|instALU|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~0_combout\ = ( \inst|Mux12~0_combout\ & ( (\inst|currentState.Execute~q\ & ((!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(4))) # (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & \inst|DPCRLoad~0_combout\)))) ) ) # ( 
-- !\inst|Mux12~0_combout\ & ( (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & (\inst|currentState.Execute~q\ & \inst|DPCRLoad~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000010000000100100000000000000010000100000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst|ALT_INV_DPCRLoad~0_combout\,
	datae => \inst|ALT_INV_Mux12~0_combout\,
	combout => \inst_d|instALU|Mux15~0_combout\);

\inst_d|instALU|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~1_combout\ = (!\inst|Mux13~3_combout\ & \inst_d|instALU|Mux15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux13~3_combout\,
	datab => \inst_d|instALU|ALT_INV_Mux15~0_combout\,
	combout => \inst_d|instALU|Mux15~1_combout\);

\inst|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux14~0_combout\ = ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & \inst_d|inst1|OP\(1)))) ) ) # ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|OP\(2) & (!\inst_d|inst1|OP\(1) & 
-- ((!\inst_d|inst1|OP\(4)) # (\inst_d|inst1|OP\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000000000000001000000000001011000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(4),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux14~0_combout\);

\inst_d|instALU|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~2_combout\ = (\inst_d|instALU|Mux15~0_combout\ & (((!\inst_d|inst1|OP\(5) & \inst|Mux14~0_combout\)) # (\inst|Mux13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111011000000000011101100000000001110110000000000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_Mux13~3_combout\,
	datac => \inst|ALT_INV_Mux14~0_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~0_combout\,
	combout => \inst_d|instALU|Mux15~2_combout\);

\inst_d|instALU|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~66_cout\ = CARRY(( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & \inst|Mux14~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst|ALT_INV_Mux14~0_combout\,
	cin => GND,
	cout => \inst_d|instALU|Add0~66_cout\);

\inst_d|instALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~61_sumout\ = SUM(( !\inst_d|OP1|Dout\(0) $ ((((!\inst|currentState.Execute~q\) # (!\inst|Mux14~0_combout\)) # (\inst_d|inst1|OP\(5)))) ) + ( \inst_d|OP2|Dout\(0) ) + ( \inst_d|instALU|Add0~66_cout\ ))
-- \inst_d|instALU|Add0~62\ = CARRY(( !\inst_d|OP1|Dout\(0) $ ((((!\inst|currentState.Execute~q\) # (!\inst|Mux14~0_combout\)) # (\inst_d|inst1|OP\(5)))) ) + ( \inst_d|OP2|Dout\(0) ) + ( \inst_d|instALU|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(0),
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst|ALT_INV_Mux14~0_combout\,
	dataf => \inst_d|OP2|ALT_INV_Dout\(0),
	cin => \inst_d|instALU|Add0~66_cout\,
	sumout => \inst_d|instALU|Add0~61_sumout\,
	cout => \inst_d|instALU|Add0~62\);

\inst_d|instALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~57_sumout\ = SUM(( !\inst_d|OP1|Dout\(1) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(1) ) + ( \inst_d|instALU|Add0~62\ ))
-- \inst_d|instALU|Add0~58\ = CARRY(( !\inst_d|OP1|Dout\(1) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(1) ) + ( \inst_d|instALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(1),
	dataf => \inst_d|OP2|ALT_INV_Dout\(1),
	cin => \inst_d|instALU|Add0~62\,
	sumout => \inst_d|instALU|Add0~57_sumout\,
	cout => \inst_d|instALU|Add0~58\);

\inst_d|instALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~53_sumout\ = SUM(( !\inst_d|OP1|Dout\(2) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(2) ) + ( \inst_d|instALU|Add0~58\ ))
-- \inst_d|instALU|Add0~54\ = CARRY(( !\inst_d|OP1|Dout\(2) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(2) ) + ( \inst_d|instALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(2),
	dataf => \inst_d|OP2|ALT_INV_Dout\(2),
	cin => \inst_d|instALU|Add0~58\,
	sumout => \inst_d|instALU|Add0~53_sumout\,
	cout => \inst_d|instALU|Add0~54\);

\inst_d|instALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~49_sumout\ = SUM(( !\inst_d|OP1|Dout\(3) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(3) ) + ( \inst_d|instALU|Add0~54\ ))
-- \inst_d|instALU|Add0~50\ = CARRY(( !\inst_d|OP1|Dout\(3) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(3) ) + ( \inst_d|instALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(3),
	dataf => \inst_d|OP2|ALT_INV_Dout\(3),
	cin => \inst_d|instALU|Add0~54\,
	sumout => \inst_d|instALU|Add0~49_sumout\,
	cout => \inst_d|instALU|Add0~50\);

\inst_d|instALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~45_sumout\ = SUM(( !\inst_d|OP1|Dout\(4) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(4) ) + ( \inst_d|instALU|Add0~50\ ))
-- \inst_d|instALU|Add0~46\ = CARRY(( !\inst_d|OP1|Dout\(4) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(4) ) + ( \inst_d|instALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(4),
	dataf => \inst_d|OP2|ALT_INV_Dout\(4),
	cin => \inst_d|instALU|Add0~50\,
	sumout => \inst_d|instALU|Add0~45_sumout\,
	cout => \inst_d|instALU|Add0~46\);

\inst_d|instALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~41_sumout\ = SUM(( !\inst_d|OP1|Dout\(5) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(5) ) + ( \inst_d|instALU|Add0~46\ ))
-- \inst_d|instALU|Add0~42\ = CARRY(( !\inst_d|OP1|Dout\(5) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(5) ) + ( \inst_d|instALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(5),
	dataf => \inst_d|OP2|ALT_INV_Dout\(5),
	cin => \inst_d|instALU|Add0~46\,
	sumout => \inst_d|instALU|Add0~41_sumout\,
	cout => \inst_d|instALU|Add0~42\);

\inst_d|instALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~37_sumout\ = SUM(( !\inst_d|OP1|Dout\(6) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(6) ) + ( \inst_d|instALU|Add0~42\ ))
-- \inst_d|instALU|Add0~38\ = CARRY(( !\inst_d|OP1|Dout\(6) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(6) ) + ( \inst_d|instALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(6),
	dataf => \inst_d|OP2|ALT_INV_Dout\(6),
	cin => \inst_d|instALU|Add0~42\,
	sumout => \inst_d|instALU|Add0~37_sumout\,
	cout => \inst_d|instALU|Add0~38\);

\inst_d|instALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~33_sumout\ = SUM(( !\inst_d|OP1|Dout\(7) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(7) ) + ( \inst_d|instALU|Add0~38\ ))
-- \inst_d|instALU|Add0~34\ = CARRY(( !\inst_d|OP1|Dout\(7) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(7) ) + ( \inst_d|instALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(7),
	dataf => \inst_d|OP2|ALT_INV_Dout\(7),
	cin => \inst_d|instALU|Add0~38\,
	sumout => \inst_d|instALU|Add0~33_sumout\,
	cout => \inst_d|instALU|Add0~34\);

\inst_d|instALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~29_sumout\ = SUM(( !\inst_d|OP1|Dout\(8) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(8) ) + ( \inst_d|instALU|Add0~34\ ))
-- \inst_d|instALU|Add0~30\ = CARRY(( !\inst_d|OP1|Dout\(8) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(8) ) + ( \inst_d|instALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(8),
	dataf => \inst_d|OP2|ALT_INV_Dout\(8),
	cin => \inst_d|instALU|Add0~34\,
	sumout => \inst_d|instALU|Add0~29_sumout\,
	cout => \inst_d|instALU|Add0~30\);

\inst_d|instALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~25_sumout\ = SUM(( !\inst_d|OP1|Dout\(9) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(9) ) + ( \inst_d|instALU|Add0~30\ ))
-- \inst_d|instALU|Add0~26\ = CARRY(( !\inst_d|OP1|Dout\(9) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(9) ) + ( \inst_d|instALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(9),
	dataf => \inst_d|OP2|ALT_INV_Dout\(9),
	cin => \inst_d|instALU|Add0~30\,
	sumout => \inst_d|instALU|Add0~25_sumout\,
	cout => \inst_d|instALU|Add0~26\);

\inst_d|instALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~21_sumout\ = SUM(( !\inst_d|OP1|Dout\(10) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(10) ) + ( \inst_d|instALU|Add0~26\ ))
-- \inst_d|instALU|Add0~22\ = CARRY(( !\inst_d|OP1|Dout\(10) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(10) ) + ( \inst_d|instALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(10),
	dataf => \inst_d|OP2|ALT_INV_Dout\(10),
	cin => \inst_d|instALU|Add0~26\,
	sumout => \inst_d|instALU|Add0~21_sumout\,
	cout => \inst_d|instALU|Add0~22\);

\inst_d|instALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~17_sumout\ = SUM(( !\inst_d|OP1|Dout\(11) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(11) ) + ( \inst_d|instALU|Add0~22\ ))
-- \inst_d|instALU|Add0~18\ = CARRY(( !\inst_d|OP1|Dout\(11) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(11) ) + ( \inst_d|instALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(11),
	dataf => \inst_d|OP2|ALT_INV_Dout\(11),
	cin => \inst_d|instALU|Add0~22\,
	sumout => \inst_d|instALU|Add0~17_sumout\,
	cout => \inst_d|instALU|Add0~18\);

\inst_d|instALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~13_sumout\ = SUM(( !\inst_d|OP1|Dout\(12) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(12) ) + ( \inst_d|instALU|Add0~18\ ))
-- \inst_d|instALU|Add0~14\ = CARRY(( !\inst_d|OP1|Dout\(12) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(12) ) + ( \inst_d|instALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(12),
	dataf => \inst_d|OP2|ALT_INV_Dout\(12),
	cin => \inst_d|instALU|Add0~18\,
	sumout => \inst_d|instALU|Add0~13_sumout\,
	cout => \inst_d|instALU|Add0~14\);

\inst|ALUOP[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|ALUOP[0]~1_combout\ = (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & \inst|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux14~0_combout\,
	combout => \inst|ALUOP[0]~1_combout\);

\inst_d|instALU|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~3_combout\ = ( \inst|Mux13~2_combout\ & ( \inst|Mux14~0_combout\ & ( (\inst|currentState.Execute~q\ & (((!\inst_d|inst1|OP\(1) & !\inst|Mux13~1_combout\)) # (\inst_d|inst1|OP\(5)))) ) ) ) # ( !\inst|Mux13~2_combout\ & ( 
-- \inst|Mux14~0_combout\ & ( (!\inst_d|inst1|OP\(5) & \inst|currentState.Execute~q\) ) ) ) # ( \inst|Mux13~2_combout\ & ( !\inst|Mux14~0_combout\ & ( (\inst|currentState.Execute~q\ & (((\inst|Mux13~1_combout\) # (\inst_d|inst1|OP\(1))) # 
-- (\inst_d|inst1|OP\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000111100001010000010100000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst|ALT_INV_Mux13~1_combout\,
	datae => \inst|ALT_INV_Mux13~2_combout\,
	dataf => \inst|ALT_INV_Mux14~0_combout\,
	combout => \inst_d|instALU|Mux15~3_combout\);

\inst_d|instALU|prev_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux3~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(12));

\inst_d|instALU|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux3~0_combout\ = ( \inst_d|instALU|prev_result\(12) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(12)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(12) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(12) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(12) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(12) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(12),
	datac => \inst_d|OP2|ALT_INV_Dout\(12),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(12),
	combout => \inst_d|instALU|Mux3~0_combout\);

\inst_d|instALU|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux3~1_combout\ = ( \inst_d|instALU|Add0~13_sumout\ & ( \inst_d|instALU|Mux3~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(12) & (\inst_d|OP2|Dout\(12) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(12) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(12))))) ) ) ) # ( !\inst_d|instALU|Add0~13_sumout\ & ( \inst_d|instALU|Mux3~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(12) & (\inst_d|OP2|Dout\(12) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(12) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(12)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~13_sumout\ & ( !\inst_d|instALU|Mux3~0_combout\ & ( (!\inst_d|OP1|Dout\(12) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(12))))) # (\inst_d|OP1|Dout\(12) & (((\inst_d|OP2|Dout\(12) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~13_sumout\ & ( !\inst_d|instALU|Mux3~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(12) & (\inst_d|OP2|Dout\(12) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(12) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(12)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(12),
	datab => \inst_d|OP2|ALT_INV_Dout\(12),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~13_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux3~0_combout\,
	combout => \inst_d|instALU|Mux3~1_combout\);

\inst|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux19~0_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(3) & \inst_d|inst1|OP\(2))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (\inst_d|inst1|AM\(1) & 
-- (!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(3) & !\inst_d|inst1|OP\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux19~0_combout\);

\inst|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux20~0_combout\ = ( !\inst_d|inst1|OP\(0) & ( ((!\inst_d|inst1|AM\(0)) # ((\inst_d|inst1|OP\(1)) # (\inst_d|inst1|OP\(2)))) # (\inst_d|inst1|AM\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111000000000000000011011111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_AM\(0),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(1),
	datae => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux20~0_combout\);

\inst|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux20~1_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(3) & \inst_d|inst1|OP\(2)))) ) ) ) # ( \inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( 
-- (!\inst_d|inst1|OP\(3) & ((!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(4) & !\inst_d|inst1|OP\(2))) # (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & \inst_d|inst1|OP\(2))))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( 
-- (!\inst_d|inst1|OP\(3) & ((!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(4) & !\inst_d|inst1|OP\(2))) # (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & \inst_d|inst1|OP\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010000100000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux20~1_combout\);

\inst|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux20~2_combout\ = (!\inst|Mux20~0_combout\ & \inst|Mux20~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux20~0_combout\,
	datab => \inst|ALT_INV_Mux20~1_combout\,
	combout => \inst|Mux20~2_combout\);

\inst|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux21~0_combout\ = ( \inst_d|inst1|OP\(1) & ( \inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(5) $ (\inst_d|inst1|OP\(2)))) ) ) ) # ( !\inst_d|inst1|OP\(1) & ( !\inst_d|inst1|OP\(0) & ( (!\inst_d|inst1|OP\(2) & 
-- (((\inst_d|inst1|AM\(1) & !\inst_d|inst1|OP\(5))) # (\inst_d|inst1|OP\(3)))) # (\inst_d|inst1|OP\(2) & (((!\inst_d|inst1|OP\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111001100000000000000000000000000000000001100000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_AM\(1),
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst_d|inst1|ALT_INV_OP\(3),
	datad => \inst_d|inst1|ALT_INV_OP\(2),
	datae => \inst_d|inst1|ALT_INV_OP\(1),
	dataf => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux21~0_combout\);

\inst_d|inst10|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux0~2_combout\ = ( \inst|Mux21~0_combout\ & ( (\inst|currentState.Writeback~q\ & (!\inst|Mux22~11_combout\ & (!\inst|Mux19~0_combout\ & !\inst|Mux20~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux22~11_combout\,
	datac => \inst|ALT_INV_Mux19~0_combout\,
	datad => \inst|ALT_INV_Mux20~2_combout\,
	datae => \inst|ALT_INV_Mux21~0_combout\,
	combout => \inst_d|inst10|Mux0~2_combout\);

\inst_d|inst10|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux12~1_combout\ = ( \inst|Mux20~1_combout\ & ( \inst|Mux21~0_combout\ & ( (\inst|currentState.Writeback~q\ & (\inst|Mux22~11_combout\ & !\inst|Mux20~0_combout\)) ) ) ) # ( \inst|Mux20~1_combout\ & ( !\inst|Mux21~0_combout\ & ( 
-- (\inst|currentState.Writeback~q\ & (!\inst|Mux20~0_combout\ & ((!\inst|Mux19~0_combout\) # (\inst|Mux22~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100010000000000000000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux22~11_combout\,
	datac => \inst|ALT_INV_Mux19~0_combout\,
	datad => \inst|ALT_INV_Mux20~0_combout\,
	datae => \inst|ALT_INV_Mux20~1_combout\,
	dataf => \inst|ALT_INV_Mux21~0_combout\,
	combout => \inst_d|inst10|Mux12~1_combout\);

\SIP[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(12),
	o => \SIP[12]~input_o\);

\inst_d|instOtherRegisters|sip_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[12]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(12));

\inst_d|inst10|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux0~1_combout\ = ( \inst|Mux20~1_combout\ & ( (\inst|currentState.Writeback~q\ & (!\inst|Mux22~11_combout\ & (\inst|Mux19~0_combout\ & !\inst|Mux20~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux22~11_combout\,
	datac => \inst|ALT_INV_Mux19~0_combout\,
	datad => \inst|ALT_INV_Mux20~0_combout\,
	datae => \inst|ALT_INV_Mux20~1_combout\,
	combout => \inst_d|inst10|Mux0~1_combout\);

\inst_d|inst10|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux3~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(12) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux3~1_combout\ & (((!\inst_d|OP1|Dout\(12)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux3~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(12)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(12) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux3~1_combout\ & (((!\inst_d|OP1|Dout\(12)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux3~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(12)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(12) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux3~1_combout\ & (((!\inst_d|OP1|Dout\(12)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux3~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(12)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux3~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(12),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(12),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux3~1_combout\);

\inst_d|inst10|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux3~0_combout\ = ( \inst_d|inst10|Mux3~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux3~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux3~1_combout\,
	combout => \inst_d|inst10|Mux3~0_combout\);

\inst_d|inst10|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Decoder0~1_combout\ = (\inst|RFLoad~1_combout\ & (!\inst_d|inst1|RZ\(3) & (!\inst_d|inst1|RZ\(0) & \inst_d|inst10|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~1_combout\,
	datab => \inst_d|inst1|ALT_INV_RZ\(3),
	datac => \inst_d|inst1|ALT_INV_RZ\(0),
	datad => \inst_d|inst10|ALT_INV_Decoder0~0_combout\,
	combout => \inst_d|inst10|Decoder0~1_combout\);

\inst_d|inst10|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][12]~q\);

\inst_d|inst10|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux19~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][12]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux19~0_combout\);

\inst_d|inst10|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux19~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][12]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux19~1_combout\);

\inst_d|inst10|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux19~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][12]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux19~2_combout\);

\inst_d|inst10|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux19~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][12]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][12]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][12]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][12]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][12]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][12]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux19~3_combout\);

\inst_d|inst10|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux19~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux19~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux19~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux19~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux19~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux19~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux19~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux19~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux19~4_combout\);

\inst_d|inst8|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux3~0_combout\ = ( \inst_d|inst10|Mux19~4_combout\ & ( \inst_d|inst10|Mux35~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(12)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux19~4_combout\ & ( \inst_d|inst10|Mux35~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(12))))) ) ) ) # ( \inst_d|inst10|Mux19~4_combout\ & ( 
-- !\inst_d|inst10|Mux35~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(12)))) ) ) ) # ( !\inst_d|inst10|Mux19~4_combout\ & ( !\inst_d|inst10|Mux35~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(12),
	datae => \inst_d|inst10|ALT_INV_Mux19~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux35~4_combout\,
	combout => \inst_d|inst8|Mux3~0_combout\);

\inst_d|OP2|Dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux3~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(12));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 11,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 11,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 11,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 11,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a123~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a107~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a91~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a75~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 11,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 11,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 11,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a59~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux4~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(11));

\inst_d|instALU|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux4~0_combout\ = ( \inst_d|instALU|prev_result\(11) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(11)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(11) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(11) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(11) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(11) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(11),
	datac => \inst_d|OP2|ALT_INV_Dout\(11),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(11),
	combout => \inst_d|instALU|Mux4~0_combout\);

\inst_d|instALU|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux4~1_combout\ = ( \inst_d|instALU|Add0~17_sumout\ & ( \inst_d|instALU|Mux4~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(11) & (\inst_d|OP2|Dout\(11) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(11) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(11))))) ) ) ) # ( !\inst_d|instALU|Add0~17_sumout\ & ( \inst_d|instALU|Mux4~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(11) & (\inst_d|OP2|Dout\(11) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(11) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(11)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~17_sumout\ & ( !\inst_d|instALU|Mux4~0_combout\ & ( (!\inst_d|OP1|Dout\(11) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(11))))) # (\inst_d|OP1|Dout\(11) & (((\inst_d|OP2|Dout\(11) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~17_sumout\ & ( !\inst_d|instALU|Mux4~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(11) & (\inst_d|OP2|Dout\(11) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(11) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(11),
	datab => \inst_d|OP2|ALT_INV_Dout\(11),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~17_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux4~0_combout\,
	combout => \inst_d|instALU|Mux4~1_combout\);

\SIP[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(11),
	o => \SIP[11]~input_o\);

\inst_d|instOtherRegisters|sip_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[11]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(11));

\inst_d|inst10|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux4~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(11) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux4~1_combout\ & (((!\inst_d|OP1|Dout\(11)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux4~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(11)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(11) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux4~1_combout\ & (((!\inst_d|OP1|Dout\(11)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux4~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(11)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(11) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux4~1_combout\ & (((!\inst_d|OP1|Dout\(11)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux4~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(11)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux4~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(11),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(11),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux4~1_combout\);

\inst_d|inst10|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux4~0_combout\ = ( \inst_d|inst10|Mux4~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux4~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux4~1_combout\,
	combout => \inst_d|inst10|Mux4~0_combout\);

\inst_d|inst10|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][11]~q\);

\inst_d|inst10|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux20~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][11]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux20~0_combout\);

\inst_d|inst10|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux20~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][11]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux20~1_combout\);

\inst_d|inst10|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux20~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][11]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux20~2_combout\);

\inst_d|inst10|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux20~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][11]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][11]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][11]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][11]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][11]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][11]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux20~3_combout\);

\inst_d|inst10|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux20~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux20~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux20~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux20~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux20~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux20~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux20~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux20~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux20~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux20~4_combout\);

\inst_d|inst8|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux4~0_combout\ = ( \inst_d|inst10|Mux20~4_combout\ & ( \inst_d|inst10|Mux36~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(11)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux20~4_combout\ & ( \inst_d|inst10|Mux36~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(11))))) ) ) ) # ( \inst_d|inst10|Mux20~4_combout\ & ( 
-- !\inst_d|inst10|Mux36~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(11)))) ) ) ) # ( !\inst_d|inst10|Mux20~4_combout\ & ( !\inst_d|inst10|Mux36~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(11),
	datae => \inst_d|inst10|ALT_INV_Mux20~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux36~4_combout\,
	combout => \inst_d|inst8|Mux4~0_combout\);

\inst_d|OP2|Dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux4~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(11));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 10,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 10,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 10,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 10,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a122~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a106~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a90~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a74~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 10,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 10,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 10,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a58~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux5~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(10));

\inst_d|instALU|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux5~0_combout\ = ( \inst_d|instALU|prev_result\(10) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(10)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(10) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(10) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(10) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(10) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(10),
	datac => \inst_d|OP2|ALT_INV_Dout\(10),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(10),
	combout => \inst_d|instALU|Mux5~0_combout\);

\inst_d|instALU|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux5~1_combout\ = ( \inst_d|instALU|Add0~21_sumout\ & ( \inst_d|instALU|Mux5~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(10) & (\inst_d|OP2|Dout\(10) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(10) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(10))))) ) ) ) # ( !\inst_d|instALU|Add0~21_sumout\ & ( \inst_d|instALU|Mux5~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(10) & (\inst_d|OP2|Dout\(10) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(10) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(10)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~21_sumout\ & ( !\inst_d|instALU|Mux5~0_combout\ & ( (!\inst_d|OP1|Dout\(10) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(10))))) # (\inst_d|OP1|Dout\(10) & (((\inst_d|OP2|Dout\(10) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~21_sumout\ & ( !\inst_d|instALU|Mux5~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(10) & (\inst_d|OP2|Dout\(10) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(10) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(10),
	datab => \inst_d|OP2|ALT_INV_Dout\(10),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~21_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux5~0_combout\,
	combout => \inst_d|instALU|Mux5~1_combout\);

\SIP[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(10),
	o => \SIP[10]~input_o\);

\inst_d|instOtherRegisters|sip_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[10]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(10));

\inst_d|inst10|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux5~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(10) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux5~1_combout\ & (((!\inst_d|OP1|Dout\(10)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux5~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(10)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(10) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux5~1_combout\ & (((!\inst_d|OP1|Dout\(10)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux5~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(10)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(10) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux5~1_combout\ & (((!\inst_d|OP1|Dout\(10)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux5~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(10)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux5~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(10),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(10),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux5~1_combout\);

\inst_d|inst10|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux5~0_combout\ = ( \inst_d|inst10|Mux5~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux5~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux5~1_combout\,
	combout => \inst_d|inst10|Mux5~0_combout\);

\inst_d|inst10|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][10]~q\);

\inst_d|inst10|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux21~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][10]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux21~0_combout\);

\inst_d|inst10|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux21~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][10]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux21~1_combout\);

\inst_d|inst10|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux21~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][10]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux21~2_combout\);

\inst_d|inst10|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux21~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][10]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][10]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][10]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][10]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][10]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][10]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux21~3_combout\);

\inst_d|inst10|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux21~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux21~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux21~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux21~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux21~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux21~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux21~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux21~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux21~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux21~4_combout\);

\inst_d|inst8|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux5~0_combout\ = ( \inst_d|inst10|Mux21~4_combout\ & ( \inst_d|inst10|Mux37~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(10)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux21~4_combout\ & ( \inst_d|inst10|Mux37~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(10))))) ) ) ) # ( \inst_d|inst10|Mux21~4_combout\ & ( 
-- !\inst_d|inst10|Mux37~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(10)))) ) ) ) # ( !\inst_d|inst10|Mux21~4_combout\ & ( !\inst_d|inst10|Mux37~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(10),
	datae => \inst_d|inst10|ALT_INV_Mux21~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux37~4_combout\,
	combout => \inst_d|inst8|Mux5~0_combout\);

\inst_d|OP2|Dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux5~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(10));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 9,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 9,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 9,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 9,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a121~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a105~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a89~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a73~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 9,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 9,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 9,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a41~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a57~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux6~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(9));

\inst_d|instALU|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux6~0_combout\ = ( \inst_d|instALU|prev_result\(9) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(9)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(9) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(9) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(9) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(9) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(9),
	datac => \inst_d|OP2|ALT_INV_Dout\(9),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(9),
	combout => \inst_d|instALU|Mux6~0_combout\);

\inst_d|instALU|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux6~1_combout\ = ( \inst_d|instALU|Add0~25_sumout\ & ( \inst_d|instALU|Mux6~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(9) & (\inst_d|OP2|Dout\(9) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(9) 
-- & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(9))))) ) ) ) # ( !\inst_d|instALU|Add0~25_sumout\ & ( \inst_d|instALU|Mux6~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(9) & (\inst_d|OP2|Dout\(9) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(9) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(9)))))) ) ) ) # ( \inst_d|instALU|Add0~25_sumout\ & 
-- ( !\inst_d|instALU|Mux6~0_combout\ & ( (!\inst_d|OP1|Dout\(9) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(9))))) # (\inst_d|OP1|Dout\(9) & (((\inst_d|OP2|Dout\(9) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~25_sumout\ & ( !\inst_d|instALU|Mux6~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(9) & (\inst_d|OP2|Dout\(9) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(9) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(9),
	datab => \inst_d|OP2|ALT_INV_Dout\(9),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~25_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux6~0_combout\,
	combout => \inst_d|instALU|Mux6~1_combout\);

\SIP[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(9),
	o => \SIP[9]~input_o\);

\inst_d|instOtherRegisters|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[9]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(9));

\inst_d|inst10|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux6~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(9) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux6~1_combout\ & (((!\inst_d|OP1|Dout\(9)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux6~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(9)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(9) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux6~1_combout\ & (((!\inst_d|OP1|Dout\(9)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux6~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(9)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(9) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux6~1_combout\ & (((!\inst_d|OP1|Dout\(9)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux6~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(9)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux6~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(9),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(9),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux6~1_combout\);

\inst_d|inst10|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux6~0_combout\ = ( \inst_d|inst10|Mux6~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux6~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux6~1_combout\,
	combout => \inst_d|inst10|Mux6~0_combout\);

\inst_d|inst10|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][9]~q\);

\inst_d|inst10|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux22~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][9]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux22~0_combout\);

\inst_d|inst10|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux22~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][9]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux22~1_combout\);

\inst_d|inst10|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux22~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][9]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux22~2_combout\);

\inst_d|inst10|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux22~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][9]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][9]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][9]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][9]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][9]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][9]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux22~3_combout\);

\inst_d|inst10|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux22~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux22~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux22~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux22~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux22~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux22~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux22~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux22~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux22~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux22~4_combout\);

\inst_d|inst8|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux6~0_combout\ = ( \inst_d|inst10|Mux22~4_combout\ & ( \inst_d|inst10|Mux38~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(9)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux22~4_combout\ & ( \inst_d|inst10|Mux38~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(9))))) ) ) ) # ( \inst_d|inst10|Mux22~4_combout\ & ( 
-- !\inst_d|inst10|Mux38~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(9)))) ) ) ) # ( !\inst_d|inst10|Mux22~4_combout\ & ( !\inst_d|inst10|Mux38~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(9),
	datae => \inst_d|inst10|ALT_INV_Mux22~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux38~4_combout\,
	combout => \inst_d|inst8|Mux6~0_combout\);

\inst_d|OP2|Dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux6~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(9));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 8,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 8,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 8,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 8,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a120~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a104~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a88~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a72~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 8,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 8,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 8,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux7~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(8));

\inst_d|instALU|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux7~0_combout\ = ( \inst_d|instALU|prev_result\(8) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(8)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(8) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(8) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(8) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(8) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(8),
	datac => \inst_d|OP2|ALT_INV_Dout\(8),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(8),
	combout => \inst_d|instALU|Mux7~0_combout\);

\inst_d|instALU|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux7~1_combout\ = ( \inst_d|instALU|Add0~29_sumout\ & ( \inst_d|instALU|Mux7~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(8) & (\inst_d|OP2|Dout\(8) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(8) 
-- & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(8))))) ) ) ) # ( !\inst_d|instALU|Add0~29_sumout\ & ( \inst_d|instALU|Mux7~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(8) & (\inst_d|OP2|Dout\(8) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(8) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(8)))))) ) ) ) # ( \inst_d|instALU|Add0~29_sumout\ & 
-- ( !\inst_d|instALU|Mux7~0_combout\ & ( (!\inst_d|OP1|Dout\(8) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(8))))) # (\inst_d|OP1|Dout\(8) & (((\inst_d|OP2|Dout\(8) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~29_sumout\ & ( !\inst_d|instALU|Mux7~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(8) & (\inst_d|OP2|Dout\(8) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(8) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(8),
	datab => \inst_d|OP2|ALT_INV_Dout\(8),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~29_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux7~0_combout\,
	combout => \inst_d|instALU|Mux7~1_combout\);

\SIP[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(8),
	o => \SIP[8]~input_o\);

\inst_d|instOtherRegisters|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[8]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(8));

\inst_d|inst10|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux7~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(8) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux7~1_combout\ & (((!\inst_d|OP1|Dout\(8)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux7~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(8)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(8) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux7~1_combout\ & (((!\inst_d|OP1|Dout\(8)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux7~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(8)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(8) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux7~1_combout\ & (((!\inst_d|OP1|Dout\(8)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux7~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(8)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux7~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(8),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(8),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux7~1_combout\);

\inst_d|inst10|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux7~0_combout\ = ( \inst_d|inst10|Mux7~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux7~1_combout\,
	combout => \inst_d|inst10|Mux7~0_combout\);

\inst_d|inst10|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][8]~q\);

\inst_d|inst10|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux23~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][8]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux23~0_combout\);

\inst_d|inst10|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux23~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][8]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux23~1_combout\);

\inst_d|inst10|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux23~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][8]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux23~2_combout\);

\inst_d|inst10|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux23~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][8]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][8]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][8]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][8]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][8]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][8]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux23~3_combout\);

\inst_d|inst10|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux23~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux23~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux23~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux23~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux23~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux23~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux23~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux23~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux23~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux23~4_combout\);

\inst_d|inst8|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux7~0_combout\ = ( \inst_d|inst10|Mux23~4_combout\ & ( \inst_d|inst10|Mux39~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(8)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux23~4_combout\ & ( \inst_d|inst10|Mux39~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(8))))) ) ) ) # ( \inst_d|inst10|Mux23~4_combout\ & ( 
-- !\inst_d|inst10|Mux39~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(8)))) ) ) ) # ( !\inst_d|inst10|Mux23~4_combout\ & ( !\inst_d|inst10|Mux39~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(8),
	datae => \inst_d|inst10|ALT_INV_Mux23~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux39~4_combout\,
	combout => \inst_d|inst8|Mux7~0_combout\);

\inst_d|OP2|Dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux7~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(8));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 7,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 7,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 7,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 7,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a119~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a103~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a87~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a71~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 7,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 7,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 7,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a39~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a55~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux8~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(7));

\inst_d|instALU|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux8~0_combout\ = ( \inst_d|instALU|prev_result\(7) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(7)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(7) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(7) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(7) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(7) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(7),
	datac => \inst_d|OP2|ALT_INV_Dout\(7),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(7),
	combout => \inst_d|instALU|Mux8~0_combout\);

\inst_d|instALU|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux8~1_combout\ = ( \inst_d|instALU|Add0~33_sumout\ & ( \inst_d|instALU|Mux8~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(7) & (\inst_d|OP2|Dout\(7) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(7) 
-- & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(7))))) ) ) ) # ( !\inst_d|instALU|Add0~33_sumout\ & ( \inst_d|instALU|Mux8~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(7) & (\inst_d|OP2|Dout\(7) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(7) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(7)))))) ) ) ) # ( \inst_d|instALU|Add0~33_sumout\ & 
-- ( !\inst_d|instALU|Mux8~0_combout\ & ( (!\inst_d|OP1|Dout\(7) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(7))))) # (\inst_d|OP1|Dout\(7) & (((\inst_d|OP2|Dout\(7) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~33_sumout\ & ( !\inst_d|instALU|Mux8~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(7) & (\inst_d|OP2|Dout\(7) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(7) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(7),
	datab => \inst_d|OP2|ALT_INV_Dout\(7),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~33_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux8~0_combout\,
	combout => \inst_d|instALU|Mux8~1_combout\);

\SIP[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(7),
	o => \SIP[7]~input_o\);

\inst_d|instOtherRegisters|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[7]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(7));

\inst_d|inst10|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux8~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(7) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux8~1_combout\ & (((!\inst_d|OP1|Dout\(7)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux8~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(7)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(7) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux8~1_combout\ & (((!\inst_d|OP1|Dout\(7)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux8~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(7)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(7) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux8~1_combout\ & (((!\inst_d|OP1|Dout\(7)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux8~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(7)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux8~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(7),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(7),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux8~1_combout\);

\inst_d|inst10|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux8~0_combout\ = ( \inst_d|inst10|Mux8~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux8~1_combout\,
	combout => \inst_d|inst10|Mux8~0_combout\);

\inst_d|inst10|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][7]~q\);

\inst_d|inst10|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux24~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][7]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux24~0_combout\);

\inst_d|inst10|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux24~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][7]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux24~1_combout\);

\inst_d|inst10|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux24~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][7]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux24~2_combout\);

\inst_d|inst10|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux24~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][7]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][7]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][7]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][7]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][7]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][7]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux24~3_combout\);

\inst_d|inst10|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux24~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux24~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux24~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux24~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux24~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux24~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux24~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux24~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux24~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux24~4_combout\);

\inst_d|inst8|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux8~0_combout\ = ( \inst_d|inst10|Mux24~4_combout\ & ( \inst_d|inst10|Mux40~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(7)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux24~4_combout\ & ( \inst_d|inst10|Mux40~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(7))))) ) ) ) # ( \inst_d|inst10|Mux24~4_combout\ & ( 
-- !\inst_d|inst10|Mux40~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(7)))) ) ) ) # ( !\inst_d|inst10|Mux24~4_combout\ & ( !\inst_d|inst10|Mux40~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(7),
	datae => \inst_d|inst10|ALT_INV_Mux24~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux40~4_combout\,
	combout => \inst_d|inst8|Mux8~0_combout\);

\inst_d|OP2|Dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux8~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(7));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 6,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 6,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 6,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 6,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a118~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a102~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a86~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a70~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 6,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 6,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 6,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a38~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a54~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux9~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(6));

\inst_d|instALU|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux9~0_combout\ = ( \inst_d|instALU|prev_result\(6) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(6)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(6) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(6) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(6) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(6) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(6),
	datac => \inst_d|OP2|ALT_INV_Dout\(6),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(6),
	combout => \inst_d|instALU|Mux9~0_combout\);

\inst_d|instALU|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux9~1_combout\ = ( \inst_d|instALU|Add0~37_sumout\ & ( \inst_d|instALU|Mux9~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(6) & (\inst_d|OP2|Dout\(6) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(6) 
-- & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(6))))) ) ) ) # ( !\inst_d|instALU|Add0~37_sumout\ & ( \inst_d|instALU|Mux9~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(6) & (\inst_d|OP2|Dout\(6) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(6) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(6)))))) ) ) ) # ( \inst_d|instALU|Add0~37_sumout\ & 
-- ( !\inst_d|instALU|Mux9~0_combout\ & ( (!\inst_d|OP1|Dout\(6) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(6))))) # (\inst_d|OP1|Dout\(6) & (((\inst_d|OP2|Dout\(6) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~37_sumout\ & ( !\inst_d|instALU|Mux9~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(6) & (\inst_d|OP2|Dout\(6) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(6) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(6),
	datab => \inst_d|OP2|ALT_INV_Dout\(6),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~37_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux9~0_combout\,
	combout => \inst_d|instALU|Mux9~1_combout\);

\SIP[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(6),
	o => \SIP[6]~input_o\);

\inst_d|instOtherRegisters|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[6]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(6));

\inst_d|inst10|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux9~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(6) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux9~1_combout\ & (((!\inst_d|OP1|Dout\(6)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux9~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(6)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(6) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux9~1_combout\ & (((!\inst_d|OP1|Dout\(6)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux9~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(6)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(6) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux9~1_combout\ & (((!\inst_d|OP1|Dout\(6)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux9~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(6)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux9~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(6),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(6),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux9~1_combout\);

\inst_d|inst10|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux9~0_combout\ = ( \inst_d|inst10|Mux9~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux9~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux9~1_combout\,
	combout => \inst_d|inst10|Mux9~0_combout\);

\inst_d|inst10|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][6]~q\);

\inst_d|inst10|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux25~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][6]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux25~0_combout\);

\inst_d|inst10|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux25~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][6]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux25~1_combout\);

\inst_d|inst10|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux25~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][6]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux25~2_combout\);

\inst_d|inst10|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux25~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][6]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][6]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][6]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][6]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][6]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][6]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux25~3_combout\);

\inst_d|inst10|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux25~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux25~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux25~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux25~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux25~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux25~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux25~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux25~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux25~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux25~4_combout\);

\inst_d|inst8|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux9~0_combout\ = ( \inst_d|inst10|Mux25~4_combout\ & ( \inst_d|inst10|Mux41~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(6)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux25~4_combout\ & ( \inst_d|inst10|Mux41~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(6))))) ) ) ) # ( \inst_d|inst10|Mux25~4_combout\ & ( 
-- !\inst_d|inst10|Mux41~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(6)))) ) ) ) # ( !\inst_d|inst10|Mux25~4_combout\ & ( !\inst_d|inst10|Mux41~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(6),
	datae => \inst_d|inst10|ALT_INV_Mux25~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux41~4_combout\,
	combout => \inst_d|inst8|Mux9~0_combout\);

\inst_d|OP2|Dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(6));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 5,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 5,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 5,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 5,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a117~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a101~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a85~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a69~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 5,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 5,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 5,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a37~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a53~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux10~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(5));

\inst_d|instALU|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux10~0_combout\ = ( \inst_d|instALU|prev_result\(5) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(5)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(5) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(5) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(5) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(5) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(5),
	datac => \inst_d|OP2|ALT_INV_Dout\(5),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(5),
	combout => \inst_d|instALU|Mux10~0_combout\);

\inst_d|instALU|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux10~1_combout\ = ( \inst_d|instALU|Add0~41_sumout\ & ( \inst_d|instALU|Mux10~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(5) & (\inst_d|OP2|Dout\(5) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(5) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(5))))) ) ) ) # ( !\inst_d|instALU|Add0~41_sumout\ & ( \inst_d|instALU|Mux10~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(5) & (\inst_d|OP2|Dout\(5) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(5) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(5)))))) ) ) ) # ( \inst_d|instALU|Add0~41_sumout\ & 
-- ( !\inst_d|instALU|Mux10~0_combout\ & ( (!\inst_d|OP1|Dout\(5) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(5))))) # (\inst_d|OP1|Dout\(5) & (((\inst_d|OP2|Dout\(5) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~41_sumout\ & ( !\inst_d|instALU|Mux10~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(5) & (\inst_d|OP2|Dout\(5) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(5) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(5),
	datab => \inst_d|OP2|ALT_INV_Dout\(5),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~41_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux10~0_combout\,
	combout => \inst_d|instALU|Mux10~1_combout\);

\SIP[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(5),
	o => \SIP[5]~input_o\);

\inst_d|instOtherRegisters|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[5]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(5));

\inst_d|inst10|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux10~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(5) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux10~1_combout\ & (((!\inst_d|OP1|Dout\(5)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux10~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(5)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(5) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux10~1_combout\ & (((!\inst_d|OP1|Dout\(5)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux10~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(5)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(5) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux10~1_combout\ & (((!\inst_d|OP1|Dout\(5)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux10~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(5)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux10~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(5),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(5),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux10~1_combout\);

\inst_d|inst10|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux10~0_combout\ = ( \inst_d|inst10|Mux10~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux10~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux10~1_combout\,
	combout => \inst_d|inst10|Mux10~0_combout\);

\inst_d|inst10|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][5]~q\);

\inst_d|inst10|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux26~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][5]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux26~0_combout\);

\inst_d|inst10|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux26~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][5]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux26~1_combout\);

\inst_d|inst10|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux26~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][5]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux26~2_combout\);

\inst_d|inst10|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux26~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][5]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][5]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][5]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][5]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][5]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][5]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux26~3_combout\);

\inst_d|inst10|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux26~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux26~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux26~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux26~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux26~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux26~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux26~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux26~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux26~4_combout\);

\inst_d|inst8|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux10~0_combout\ = ( \inst_d|inst10|Mux26~4_combout\ & ( \inst_d|inst10|Mux42~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(5)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux26~4_combout\ & ( \inst_d|inst10|Mux42~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(5))))) ) ) ) # ( \inst_d|inst10|Mux26~4_combout\ & ( 
-- !\inst_d|inst10|Mux42~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(5)))) ) ) ) # ( !\inst_d|inst10|Mux26~4_combout\ & ( !\inst_d|inst10|Mux42~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(5),
	datae => \inst_d|inst10|ALT_INV_Mux26~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux42~4_combout\,
	combout => \inst_d|inst8|Mux10~0_combout\);

\inst_d|OP2|Dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux10~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(5));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 4,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 4,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 4,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 4,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a116~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a100~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a84~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a68~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 4,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 4,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 4,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a36~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a52~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux11~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(4));

\inst_d|instALU|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux11~0_combout\ = ( \inst_d|instALU|prev_result\(4) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(4)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(4) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(4) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(4) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(4) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(4),
	datac => \inst_d|OP2|ALT_INV_Dout\(4),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(4),
	combout => \inst_d|instALU|Mux11~0_combout\);

\inst_d|instALU|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux11~1_combout\ = ( \inst_d|instALU|Add0~45_sumout\ & ( \inst_d|instALU|Mux11~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(4) & (\inst_d|OP2|Dout\(4) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(4) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(4))))) ) ) ) # ( !\inst_d|instALU|Add0~45_sumout\ & ( \inst_d|instALU|Mux11~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(4) & (\inst_d|OP2|Dout\(4) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(4) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(4)))))) ) ) ) # ( \inst_d|instALU|Add0~45_sumout\ & 
-- ( !\inst_d|instALU|Mux11~0_combout\ & ( (!\inst_d|OP1|Dout\(4) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(4))))) # (\inst_d|OP1|Dout\(4) & (((\inst_d|OP2|Dout\(4) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~45_sumout\ & ( !\inst_d|instALU|Mux11~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(4) & (\inst_d|OP2|Dout\(4) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(4) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(4),
	datab => \inst_d|OP2|ALT_INV_Dout\(4),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~45_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux11~0_combout\,
	combout => \inst_d|instALU|Mux11~1_combout\);

\SIP[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(4),
	o => \SIP[4]~input_o\);

\inst_d|instOtherRegisters|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[4]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(4));

\inst_d|inst10|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux11~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(4) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux11~1_combout\ & (((!\inst_d|OP1|Dout\(4)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux11~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(4)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(4) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux11~1_combout\ & (((!\inst_d|OP1|Dout\(4)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux11~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(4)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(4) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux11~1_combout\ & (((!\inst_d|OP1|Dout\(4)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux11~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(4)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux11~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(4),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(4),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux11~1_combout\);

\inst_d|inst10|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux11~0_combout\ = ( \inst_d|inst10|Mux11~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux11~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux11~1_combout\,
	combout => \inst_d|inst10|Mux11~0_combout\);

\inst_d|inst10|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][4]~q\);

\inst_d|inst10|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux27~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][4]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux27~0_combout\);

\inst_d|inst10|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux27~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][4]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux27~1_combout\);

\inst_d|inst10|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux27~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][4]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux27~2_combout\);

\inst_d|inst10|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux27~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][4]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][4]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][4]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][4]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][4]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][4]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux27~3_combout\);

\inst_d|inst10|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux27~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux27~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux27~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux27~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux27~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux27~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux27~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux27~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux27~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux27~4_combout\);

\inst_d|inst8|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux11~0_combout\ = ( \inst_d|inst10|Mux27~4_combout\ & ( \inst_d|inst10|Mux43~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(4)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux27~4_combout\ & ( \inst_d|inst10|Mux43~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(4))))) ) ) ) # ( \inst_d|inst10|Mux27~4_combout\ & ( 
-- !\inst_d|inst10|Mux43~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(4)))) ) ) ) # ( !\inst_d|inst10|Mux27~4_combout\ & ( !\inst_d|inst10|Mux43~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(4),
	datae => \inst_d|inst10|ALT_INV_Mux27~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux43~4_combout\,
	combout => \inst_d|inst8|Mux11~0_combout\);

\inst_d|OP2|Dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux11~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(4));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 3,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 3,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 3,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 3,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a115~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a99~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a83~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a67~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 3,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 3,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 3,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a35~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a51~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux12~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(3));

\inst_d|instALU|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux12~0_combout\ = ( \inst_d|instALU|prev_result\(3) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(3)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(3) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(3) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(3) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(3) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(3),
	datac => \inst_d|OP2|ALT_INV_Dout\(3),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(3),
	combout => \inst_d|instALU|Mux12~0_combout\);

\inst_d|instALU|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux12~1_combout\ = ( \inst_d|instALU|Add0~49_sumout\ & ( \inst_d|instALU|Mux12~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(3) & (\inst_d|OP2|Dout\(3) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(3) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(3))))) ) ) ) # ( !\inst_d|instALU|Add0~49_sumout\ & ( \inst_d|instALU|Mux12~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(3) & (\inst_d|OP2|Dout\(3) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(3) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(3)))))) ) ) ) # ( \inst_d|instALU|Add0~49_sumout\ & 
-- ( !\inst_d|instALU|Mux12~0_combout\ & ( (!\inst_d|OP1|Dout\(3) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(3))))) # (\inst_d|OP1|Dout\(3) & (((\inst_d|OP2|Dout\(3) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~49_sumout\ & ( !\inst_d|instALU|Mux12~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(3) & (\inst_d|OP2|Dout\(3) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(3) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(3),
	datab => \inst_d|OP2|ALT_INV_Dout\(3),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~49_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux12~0_combout\,
	combout => \inst_d|instALU|Mux12~1_combout\);

\SIP[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(3),
	o => \SIP[3]~input_o\);

\inst_d|instOtherRegisters|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[3]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(3));

\inst_d|inst10|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux12~3_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(3) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux12~1_combout\ & (((!\inst_d|OP1|Dout\(3)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux12~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(3)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(3) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux12~1_combout\ & (((!\inst_d|OP1|Dout\(3)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux12~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(3)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(3) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux12~1_combout\ & (((!\inst_d|OP1|Dout\(3)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux12~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(3)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux12~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(3),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(3),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux12~3_combout\);

\inst_d|inst10|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux12~2_combout\ = ( \inst_d|inst10|Mux12~3_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux12~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux12~3_combout\,
	combout => \inst_d|inst10|Mux12~2_combout\);

\inst_d|inst10|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux12~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][3]~q\);

\inst_d|inst10|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux28~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][3]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux28~0_combout\);

\inst_d|inst10|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux28~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][3]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux28~1_combout\);

\inst_d|inst10|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux28~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][3]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux28~2_combout\);

\inst_d|inst10|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux28~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][3]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][3]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][3]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][3]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][3]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][3]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux28~3_combout\);

\inst_d|inst10|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux28~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux28~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux28~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux28~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux28~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux28~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux28~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux28~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux28~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux28~4_combout\);

\inst_d|inst8|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux12~0_combout\ = ( \inst_d|inst10|Mux28~4_combout\ & ( \inst_d|inst10|Mux44~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(3)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux28~4_combout\ & ( \inst_d|inst10|Mux44~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(3))))) ) ) ) # ( \inst_d|inst10|Mux28~4_combout\ & ( 
-- !\inst_d|inst10|Mux44~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(3)))) ) ) ) # ( !\inst_d|inst10|Mux28~4_combout\ & ( !\inst_d|inst10|Mux44~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(3),
	datae => \inst_d|inst10|ALT_INV_Mux28~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux44~4_combout\,
	combout => \inst_d|inst8|Mux12~0_combout\);

\inst_d|OP2|Dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux12~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(3));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 2,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 2,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 2,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 2,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a114~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a98~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a82~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a66~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 2,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 2,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 2,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a50~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux13~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(2));

\inst_d|instALU|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux13~0_combout\ = ( \inst_d|instALU|prev_result\(2) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(2)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(2) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(2) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(2) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(2) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(2),
	datac => \inst_d|OP2|ALT_INV_Dout\(2),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(2),
	combout => \inst_d|instALU|Mux13~0_combout\);

\inst_d|instALU|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux13~1_combout\ = ( \inst_d|instALU|Add0~53_sumout\ & ( \inst_d|instALU|Mux13~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(2) & (\inst_d|OP2|Dout\(2) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(2) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(2))))) ) ) ) # ( !\inst_d|instALU|Add0~53_sumout\ & ( \inst_d|instALU|Mux13~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(2) & (\inst_d|OP2|Dout\(2) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(2) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(2)))))) ) ) ) # ( \inst_d|instALU|Add0~53_sumout\ & 
-- ( !\inst_d|instALU|Mux13~0_combout\ & ( (!\inst_d|OP1|Dout\(2) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(2))))) # (\inst_d|OP1|Dout\(2) & (((\inst_d|OP2|Dout\(2) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~53_sumout\ & ( !\inst_d|instALU|Mux13~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(2) & (\inst_d|OP2|Dout\(2) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(2) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(2),
	datab => \inst_d|OP2|ALT_INV_Dout\(2),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~53_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux13~0_combout\,
	combout => \inst_d|instALU|Mux13~1_combout\);

\SIP[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(2),
	o => \SIP[2]~input_o\);

\inst_d|instOtherRegisters|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[2]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(2));

\inst_d|inst10|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux13~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(2) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux13~1_combout\ & (((!\inst_d|OP1|Dout\(2)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux13~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(2)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(2) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux13~1_combout\ & (((!\inst_d|OP1|Dout\(2)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux13~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(2)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(2) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux13~1_combout\ & (((!\inst_d|OP1|Dout\(2)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux13~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(2)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux13~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(2),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(2),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux13~1_combout\);

\inst_d|inst10|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux13~0_combout\ = ( \inst_d|inst10|Mux13~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux13~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux13~1_combout\,
	combout => \inst_d|inst10|Mux13~0_combout\);

\inst_d|inst10|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][2]~q\);

\inst_d|inst10|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux29~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][2]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux29~0_combout\);

\inst_d|inst10|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux29~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][2]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux29~1_combout\);

\inst_d|inst10|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux29~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][2]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux29~2_combout\);

\inst_d|inst10|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux29~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][2]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][2]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][2]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][2]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][2]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][2]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux29~3_combout\);

\inst_d|inst10|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux29~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux29~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux29~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux29~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux29~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux29~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux29~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux29~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux29~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux29~4_combout\);

\inst_d|inst8|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux13~0_combout\ = ( \inst_d|inst10|Mux29~4_combout\ & ( \inst_d|inst10|Mux45~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(2)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux29~4_combout\ & ( \inst_d|inst10|Mux45~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(2))))) ) ) ) # ( \inst_d|inst10|Mux29~4_combout\ & ( 
-- !\inst_d|inst10|Mux45~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(2)))) ) ) ) # ( !\inst_d|inst10|Mux29~4_combout\ & ( !\inst_d|inst10|Mux45~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(2),
	datae => \inst_d|inst10|ALT_INV_Mux29~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux45~4_combout\,
	combout => \inst_d|inst8|Mux13~0_combout\);

\inst_d|OP2|Dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux13~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(2));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 1,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 1,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 1,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 1,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a113~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a97~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a81~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a65~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 1,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 1,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 1,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a49~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux14~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(1));

\inst_d|instALU|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux14~0_combout\ = ( \inst_d|instALU|prev_result\(1) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(1)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(1) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(1) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(1) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(1) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(1),
	datac => \inst_d|OP2|ALT_INV_Dout\(1),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(1),
	combout => \inst_d|instALU|Mux14~0_combout\);

\inst_d|instALU|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux14~1_combout\ = ( \inst_d|instALU|Add0~57_sumout\ & ( \inst_d|instALU|Mux14~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(1) & (\inst_d|OP2|Dout\(1) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(1) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(1))))) ) ) ) # ( !\inst_d|instALU|Add0~57_sumout\ & ( \inst_d|instALU|Mux14~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(1) & (\inst_d|OP2|Dout\(1) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(1) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(1)))))) ) ) ) # ( \inst_d|instALU|Add0~57_sumout\ & 
-- ( !\inst_d|instALU|Mux14~0_combout\ & ( (!\inst_d|OP1|Dout\(1) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(1))))) # (\inst_d|OP1|Dout\(1) & (((\inst_d|OP2|Dout\(1) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~57_sumout\ & ( !\inst_d|instALU|Mux14~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(1) & (\inst_d|OP2|Dout\(1) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(1) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(1),
	datab => \inst_d|OP2|ALT_INV_Dout\(1),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~57_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux14~0_combout\,
	combout => \inst_d|instALU|Mux14~1_combout\);

\SIP[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(1),
	o => \SIP[1]~input_o\);

\inst_d|instOtherRegisters|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[1]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(1));

\inst_d|inst10|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux14~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(1) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux14~1_combout\ & (((!\inst_d|OP1|Dout\(1)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux14~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(1)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(1) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux14~1_combout\ & (((!\inst_d|OP1|Dout\(1)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux14~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(1)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(1) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux14~1_combout\ & (((!\inst_d|OP1|Dout\(1)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux14~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(1)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux14~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(1),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(1),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux14~1_combout\);

\inst_d|inst10|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux14~0_combout\ = ( \inst_d|inst10|Mux14~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux14~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux14~1_combout\,
	combout => \inst_d|inst10|Mux14~0_combout\);

\inst_d|inst10|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][1]~q\);

\inst_d|inst10|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux30~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][1]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux30~0_combout\);

\inst_d|inst10|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux30~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][1]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux30~1_combout\);

\inst_d|inst10|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux30~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][1]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux30~2_combout\);

\inst_d|inst10|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux30~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][1]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][1]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][1]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][1]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][1]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][1]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux30~3_combout\);

\inst_d|inst10|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux30~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux30~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux30~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux30~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux30~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux30~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux30~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux30~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux30~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux30~4_combout\);

\inst_d|inst8|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux14~0_combout\ = ( \inst_d|inst10|Mux30~4_combout\ & ( \inst_d|inst10|Mux46~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(1)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux30~4_combout\ & ( \inst_d|inst10|Mux46~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(1))))) ) ) ) # ( \inst_d|inst10|Mux30~4_combout\ & ( 
-- !\inst_d|inst10|Mux46~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(1)))) ) ) ) # ( !\inst_d|inst10|Mux30~4_combout\ & ( !\inst_d|inst10|Mux46~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(1),
	datae => \inst_d|inst10|ALT_INV_Mux30~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux46~4_combout\,
	combout => \inst_d|inst8|Mux14~0_combout\);

\inst_d|OP2|Dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux14~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(1));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 13,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 13,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 13,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 13,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a125~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a109~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a93~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a77~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 13,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 13,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 13,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a45~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a61~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

\inst_d|instALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~9_sumout\ = SUM(( !\inst_d|OP1|Dout\(13) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(13) ) + ( \inst_d|instALU|Add0~14\ ))
-- \inst_d|instALU|Add0~10\ = CARRY(( !\inst_d|OP1|Dout\(13) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(13) ) + ( \inst_d|instALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(13),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	cin => \inst_d|instALU|Add0~14\,
	sumout => \inst_d|instALU|Add0~9_sumout\,
	cout => \inst_d|instALU|Add0~10\);

\inst_d|instALU|prev_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux2~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(13));

\inst_d|instALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux2~0_combout\ = ( \inst_d|instALU|prev_result\(13) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(13)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(13) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(13) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(13) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(13) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(13),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(13),
	combout => \inst_d|instALU|Mux2~0_combout\);

\inst_d|instALU|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux2~1_combout\ = ( \inst_d|instALU|Add0~9_sumout\ & ( \inst_d|instALU|Mux2~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(13) & (\inst_d|OP2|Dout\(13) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(13) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(13))))) ) ) ) # ( !\inst_d|instALU|Add0~9_sumout\ & ( \inst_d|instALU|Mux2~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(13) & (\inst_d|OP2|Dout\(13) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(13) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(13)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~9_sumout\ & ( !\inst_d|instALU|Mux2~0_combout\ & ( (!\inst_d|OP1|Dout\(13) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(13))))) # (\inst_d|OP1|Dout\(13) & (((\inst_d|OP2|Dout\(13) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~9_sumout\ & ( !\inst_d|instALU|Mux2~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(13) & (\inst_d|OP2|Dout\(13) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(13) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(13),
	datab => \inst_d|OP2|ALT_INV_Dout\(13),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~9_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux2~0_combout\,
	combout => \inst_d|instALU|Mux2~1_combout\);

\SIP[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(13),
	o => \SIP[13]~input_o\);

\inst_d|instOtherRegisters|sip_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[13]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(13));

\inst_d|inst10|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux2~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(13) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux2~1_combout\ & (((!\inst_d|OP1|Dout\(13)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux2~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(13)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(13) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux2~1_combout\ & (((!\inst_d|OP1|Dout\(13)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux2~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(13)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(13) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux2~1_combout\ & (((!\inst_d|OP1|Dout\(13)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux2~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(13)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux2~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(13),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(13),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux2~1_combout\);

\inst_d|inst10|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux2~0_combout\ = ( \inst_d|inst10|Mux2~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux2~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux2~1_combout\,
	combout => \inst_d|inst10|Mux2~0_combout\);

\inst_d|inst10|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][13]~q\);

\inst_d|inst10|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux18~0_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[3][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[2][13]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[1][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux18~0_combout\);

\inst_d|inst10|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux18~1_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[7][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[6][13]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[5][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux18~1_combout\);

\inst_d|inst10|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux18~2_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[11][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[10][13]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[9][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux18~2_combout\);

\inst_d|inst10|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux18~3_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[15][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[14][13]~q\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[13][13]~q\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|regs[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][13]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][13]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][13]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][13]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux18~3_combout\);

\inst_d|inst10|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux18~4_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux18~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux18~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux18~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|Mux18~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux18~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux18~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux18~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux18~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux18~4_combout\);

\inst_d|inst8|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux2~0_combout\ = ( \inst_d|inst10|Mux18~4_combout\ & ( \inst_d|inst10|Mux34~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(13)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux18~4_combout\ & ( \inst_d|inst10|Mux34~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(13))))) ) ) ) # ( \inst_d|inst10|Mux18~4_combout\ & ( 
-- !\inst_d|inst10|Mux34~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(13)))) ) ) ) # ( !\inst_d|inst10|Mux18~4_combout\ & ( !\inst_d|inst10|Mux34~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(13),
	datae => \inst_d|inst10|ALT_INV_Mux18~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux34~4_combout\,
	combout => \inst_d|inst8|Mux2~0_combout\);

\inst_d|OP2|Dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux2~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(13));

\inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\ = (\inst_d|OP2|Dout\(15) & (!\inst_d|OP2|Dout\(14) & !\inst_d|OP2|Dout\(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP2|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\);

\inst_d|inst10|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[4][14]~q\);

\inst_d|inst10|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[8][14]~q\);

\inst_d|inst10|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[12][14]~q\);

\inst_d|inst10|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux33~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][14]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux33~0_combout\);

\inst_d|inst10|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[1][14]~q\);

\inst_d|inst10|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[5][14]~q\);

\inst_d|inst10|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[9][14]~q\);

\inst_d|inst10|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[13][14]~q\);

\inst_d|inst10|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux33~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][14]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux33~1_combout\);

\inst_d|inst10|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[2][14]~q\);

\inst_d|inst10|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[6][14]~q\);

\inst_d|inst10|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[10][14]~q\);

\inst_d|inst10|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[14][14]~q\);

\inst_d|inst10|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux33~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][14]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux33~2_combout\);

\inst_d|inst10|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[3][14]~q\);

\inst_d|inst10|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[7][14]~q\);

\inst_d|inst10|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[11][14]~q\);

\inst_d|inst10|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[15][14]~q\);

\inst_d|inst10|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux33~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][14]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][14]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux33~3_combout\);

\inst_d|inst10|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux33~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux33~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux33~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux33~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux33~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux33~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux33~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux33~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux33~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux33~4_combout\);

\inst_d|inst7|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux1~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux33~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(14) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(14) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux17~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux33~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datad => \inst_d|inst10|ALT_INV_Mux17~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux1~0_combout\);

\inst_d|OP1|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(14));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 14,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 14,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 14,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 14,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a126~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a110~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a94~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a78~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 14,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 14,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 14,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a46~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a62~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

\inst_d|instALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~5_sumout\ = SUM(( !\inst_d|OP1|Dout\(14) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(14) ) + ( \inst_d|instALU|Add0~10\ ))
-- \inst_d|instALU|Add0~6\ = CARRY(( !\inst_d|OP1|Dout\(14) $ (((!\inst|Mux14~0_combout\) # ((!\inst|currentState.Execute~q\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(14) ) + ( \inst_d|instALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Mux14~0_combout\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst_d|OP1|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(14),
	cin => \inst_d|instALU|Add0~10\,
	sumout => \inst_d|instALU|Add0~5_sumout\,
	cout => \inst_d|instALU|Add0~6\);

\inst_d|instALU|prev_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux1~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(14));

\inst_d|instALU|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux1~0_combout\ = ( \inst_d|instALU|prev_result\(14) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(14)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(14) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(14) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(14) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(14) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(14),
	datac => \inst_d|OP2|ALT_INV_Dout\(14),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(14),
	combout => \inst_d|instALU|Mux1~0_combout\);

\inst_d|instALU|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux1~1_combout\ = ( \inst_d|instALU|Add0~5_sumout\ & ( \inst_d|instALU|Mux1~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(14) & (\inst_d|OP2|Dout\(14) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(14) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(14))))) ) ) ) # ( !\inst_d|instALU|Add0~5_sumout\ & ( \inst_d|instALU|Mux1~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(14) & (\inst_d|OP2|Dout\(14) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(14) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(14)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~5_sumout\ & ( !\inst_d|instALU|Mux1~0_combout\ & ( (!\inst_d|OP1|Dout\(14) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(14))))) # (\inst_d|OP1|Dout\(14) & (((\inst_d|OP2|Dout\(14) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~5_sumout\ & ( !\inst_d|instALU|Mux1~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(14) & (\inst_d|OP2|Dout\(14) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(14) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(14),
	datab => \inst_d|OP2|ALT_INV_Dout\(14),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~5_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux1~0_combout\,
	combout => \inst_d|instALU|Mux1~1_combout\);

\SIP[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(14),
	o => \SIP[14]~input_o\);

\inst_d|instOtherRegisters|sip_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[14]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(14));

\inst_d|inst10|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux1~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(14) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux1~1_combout\ & (((!\inst_d|OP1|Dout\(14)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux1~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(14)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(14) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux1~1_combout\ & (((!\inst_d|OP1|Dout\(14)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux1~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(14)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(14) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux1~1_combout\ & (((!\inst_d|OP1|Dout\(14)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux1~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(14)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux1~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(14),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(14),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux1~1_combout\);

\inst_d|inst10|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux1~0_combout\ = ( \inst_d|inst10|Mux1~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux1~1_combout\,
	combout => \inst_d|inst10|Mux1~0_combout\);

\inst_d|inst10|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][14]~q\);

\inst_d|inst10|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux17~0_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[12][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[8][14]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[4][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux17~0_combout\);

\inst_d|inst10|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux17~1_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[13][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[9][14]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[5][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[1][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux17~1_combout\);

\inst_d|inst10|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux17~2_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[14][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[10][14]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[6][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[2][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux17~2_combout\);

\inst_d|inst10|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux17~3_combout\ = ( \inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[15][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( \inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[11][14]~q\ ) ) ) # ( \inst_d|inst1|RX\(2) & ( 
-- !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[7][14]~q\ ) ) ) # ( !\inst_d|inst1|RX\(2) & ( !\inst_d|inst1|RX\(3) & ( \inst_d|inst10|regs[3][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][14]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][14]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][14]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][14]~q\,
	datae => \inst_d|inst1|ALT_INV_RX\(2),
	dataf => \inst_d|inst1|ALT_INV_RX\(3),
	combout => \inst_d|inst10|Mux17~3_combout\);

\inst_d|inst10|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux17~4_combout\ = ( \inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux17~3_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( \inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux17~2_combout\ ) ) ) # ( \inst_d|inst1|RX\(0) & ( 
-- !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux17~1_combout\ ) ) ) # ( !\inst_d|inst1|RX\(0) & ( !\inst_d|inst1|RX\(1) & ( \inst_d|inst10|Mux17~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux17~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux17~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux17~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux17~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RX\(0),
	dataf => \inst_d|inst1|ALT_INV_RX\(1),
	combout => \inst_d|inst10|Mux17~4_combout\);

\inst_d|inst8|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst8|Mux1~0_combout\ = ( \inst_d|inst10|Mux17~4_combout\ & ( \inst_d|inst10|Mux33~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(14)))) ) ) ) # ( 
-- !\inst_d|inst10|Mux17~4_combout\ & ( \inst_d|inst10|Mux33~4_combout\ & ( (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & ((!\inst|Mux9~0_combout\) # (\inst_d|inst1|Func\(14))))) ) ) ) # ( \inst_d|inst10|Mux17~4_combout\ & ( 
-- !\inst_d|inst10|Mux33~4_combout\ & ( (!\inst|currentState.Decode~q\) # ((!\inst|Mux8~0_combout\) # ((\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(14)))) ) ) ) # ( !\inst_d|inst10|Mux17~4_combout\ & ( !\inst_d|inst10|Mux33~4_combout\ & ( 
-- (\inst|currentState.Decode~q\ & (\inst|Mux8~0_combout\ & (\inst|Mux9~0_combout\ & \inst_d|inst1|Func\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111011101110111100010000000100011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	datac => \inst|ALT_INV_Mux9~0_combout\,
	datad => \inst_d|inst1|ALT_INV_Func\(14),
	datae => \inst_d|inst10|ALT_INV_Mux17~4_combout\,
	dataf => \inst_d|inst10|ALT_INV_Mux33~4_combout\,
	combout => \inst_d|inst8|Mux1~0_combout\);

\inst_d|OP2|Dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst8|Mux1~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP2|Dout[10]~0_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP2|Dout\(14));

\inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3) = ( !\inst_d|OP2|Dout\(14) & ( !\inst_d|OP2|Dout\(13) & ( (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & (\inst|Mux15~0_combout\ & \inst_d|OP2|Dout\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	datad => \inst_d|OP2|ALT_INV_Dout\(15),
	datae => \inst_d|OP2|ALT_INV_Dout\(14),
	dataf => \inst_d|OP2|ALT_INV_Dout\(13),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3));

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 0,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 0,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 0,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 0,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a112~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a96~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a80~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a64~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 0,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 0,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 0,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a32~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a48~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

\inst_d|instALU|prev_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux15~5_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(0));

\inst_d|instALU|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~4_combout\ = ( \inst_d|instALU|prev_result\(0) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(0)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(0) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(0) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(0) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(0) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(0),
	datac => \inst_d|OP2|ALT_INV_Dout\(0),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(0),
	combout => \inst_d|instALU|Mux15~4_combout\);

\inst_d|instALU|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux15~5_combout\ = ( \inst_d|instALU|Add0~61_sumout\ & ( \inst_d|instALU|Mux15~4_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(0) & (\inst_d|OP2|Dout\(0) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(0) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(0))))) ) ) ) # ( !\inst_d|instALU|Add0~61_sumout\ & ( \inst_d|instALU|Mux15~4_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(0) & (\inst_d|OP2|Dout\(0) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(0) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(0)))))) ) ) ) # ( \inst_d|instALU|Add0~61_sumout\ & 
-- ( !\inst_d|instALU|Mux15~4_combout\ & ( (!\inst_d|OP1|Dout\(0) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(0))))) # (\inst_d|OP1|Dout\(0) & (((\inst_d|OP2|Dout\(0) & \inst_d|instALU|Mux15~1_combout\)) # 
-- (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~61_sumout\ & ( !\inst_d|instALU|Mux15~4_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(0) & (\inst_d|OP2|Dout\(0) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(0) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(0),
	datab => \inst_d|OP2|ALT_INV_Dout\(0),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~61_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux15~4_combout\,
	combout => \inst_d|instALU|Mux15~5_combout\);

\SIP[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(0),
	o => \SIP[0]~input_o\);

\inst_d|instOtherRegisters|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[0]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(0));

\inst_d|inst10|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux15~1_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(0) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux15~5_combout\ & (((!\inst_d|OP1|Dout\(0)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux15~5_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(0)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(0) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux15~5_combout\ & (((!\inst_d|OP1|Dout\(0)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux15~5_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(0)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(0) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux15~5_combout\ & (((!\inst_d|OP1|Dout\(0)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux15~5_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(0)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux15~5_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(0),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(0),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux15~1_combout\);

\inst_d|inst10|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux15~0_combout\ = ( \inst_d|inst10|Mux15~1_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux15~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux15~1_combout\,
	combout => \inst_d|inst10|Mux15~0_combout\);

\inst_d|inst10|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][0]~q\);

\inst_d|inst10|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux47~0_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[12][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[8][0]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[4][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[4][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[8][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[12][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux47~0_combout\);

\inst_d|inst10|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux47~1_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[13][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[9][0]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[5][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[1][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[1][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[9][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[13][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux47~1_combout\);

\inst_d|inst10|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux47~2_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[14][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[10][0]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[6][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[2][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[2][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[6][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[14][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux47~2_combout\);

\inst_d|inst10|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux47~3_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[15][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[11][0]~q\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[7][0]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|regs[3][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[3][0]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[7][0]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[11][0]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][0]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux47~3_combout\);

\inst_d|inst10|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux47~4_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux47~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux47~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux47~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|Mux47~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux47~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux47~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux47~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux47~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux47~4_combout\);

\inst_d|inst7|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux15~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux47~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(0) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(0) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux31~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux47~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(0),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(0),
	datad => \inst_d|inst10|ALT_INV_Mux31~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux15~0_combout\);

\inst_d|OP1|Dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux15~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(0));

\inst|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector0~0_combout\ = ( \inst|currentState.Execute~q\ & ( (!\inst_d|inst1|OP\(2) & (((\inst_d|inst1|OP\(3))))) # (\inst_d|inst1|OP\(2) & (\inst_d|instALU|z_flag~q\ & ((\inst|currentState.Writeback~q\)))) ) ) # ( !\inst|currentState.Execute~q\ & ( 
-- (\inst_d|instALU|z_flag~q\ & (\inst_d|inst1|OP\(2) & \inst|currentState.Writeback~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101001100000011010100000000000001010011000000110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_z_flag~q\,
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst|ALT_INV_currentState.Writeback~q\,
	datae => \inst|ALT_INV_currentState.Execute~q\,
	combout => \inst|Selector0~0_combout\);

\inst|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector0~1_combout\ = (!\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(4) & (!\inst_d|inst1|OP\(1) & !\inst_d|inst1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst_d|inst1|ALT_INV_OP\(1),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Selector0~1_combout\);

\inst|Selector0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector0~2_combout\ = (\inst|Selector0~0_combout\ & \inst|Selector0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Selector0~0_combout\,
	datab => \inst|ALT_INV_Selector0~1_combout\,
	combout => \inst|Selector0~2_combout\);

\inst|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector2~0_combout\ = (!\inst|currentState.FetchUpper~q\ & ((!\inst|currentState.FetchLower~q\) # (!\inst_d|inst1|AM\(1) $ (\inst_d|inst1|AM\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000010101010101000001010101010100000101010101010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.FetchUpper~q\,
	datab => \inst_d|inst1|ALT_INV_AM\(1),
	datac => \inst_d|inst1|ALT_INV_AM\(0),
	datad => \inst|ALT_INV_currentState.FetchLower~q\,
	combout => \inst|Selector2~0_combout\);

\inst|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector1~0_combout\ = (!\inst|Selector2~0_combout\) # ((\inst|Selector0~0_combout\ & \inst|Selector0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Selector2~0_combout\,
	datab => \inst|ALT_INV_Selector0~0_combout\,
	datac => \inst|ALT_INV_Selector0~1_combout\,
	combout => \inst|Selector1~0_combout\);

\inst_d|inst2|programCounterOut[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~61_sumout\,
	asdata => \inst_d|OP1|Dout\(0),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(0));

\inst_d|inst9|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~57_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(1) ) + ( GND ) + ( \inst_d|inst9|Add0~62\ ))
-- \inst_d|inst9|Add0~58\ = CARRY(( \inst_d|inst2|programCounterOut\(1) ) + ( GND ) + ( \inst_d|inst9|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(1),
	cin => \inst_d|inst9|Add0~62\,
	sumout => \inst_d|inst9|Add0~57_sumout\,
	cout => \inst_d|inst9|Add0~58\);

\inst_d|inst2|programCounterOut[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~57_sumout\,
	asdata => \inst_d|OP1|Dout\(1),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(1));

\inst_d|inst9|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~53_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(2) ) + ( GND ) + ( \inst_d|inst9|Add0~58\ ))
-- \inst_d|inst9|Add0~54\ = CARRY(( \inst_d|inst2|programCounterOut\(2) ) + ( GND ) + ( \inst_d|inst9|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(2),
	cin => \inst_d|inst9|Add0~58\,
	sumout => \inst_d|inst9|Add0~53_sumout\,
	cout => \inst_d|inst9|Add0~54\);

\inst_d|inst2|programCounterOut[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~53_sumout\,
	asdata => \inst_d|OP1|Dout\(2),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(2));

\inst_d|inst9|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~49_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(3) ) + ( GND ) + ( \inst_d|inst9|Add0~54\ ))
-- \inst_d|inst9|Add0~50\ = CARRY(( \inst_d|inst2|programCounterOut\(3) ) + ( GND ) + ( \inst_d|inst9|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(3),
	cin => \inst_d|inst9|Add0~54\,
	sumout => \inst_d|inst9|Add0~49_sumout\,
	cout => \inst_d|inst9|Add0~50\);

\inst_d|inst2|programCounterOut[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~49_sumout\,
	asdata => \inst_d|OP1|Dout\(3),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(3));

\inst_d|inst9|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~45_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(4) ) + ( GND ) + ( \inst_d|inst9|Add0~50\ ))
-- \inst_d|inst9|Add0~46\ = CARRY(( \inst_d|inst2|programCounterOut\(4) ) + ( GND ) + ( \inst_d|inst9|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(4),
	cin => \inst_d|inst9|Add0~50\,
	sumout => \inst_d|inst9|Add0~45_sumout\,
	cout => \inst_d|inst9|Add0~46\);

\inst_d|inst2|programCounterOut[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~45_sumout\,
	asdata => \inst_d|OP1|Dout\(4),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(4));

\inst_d|inst9|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~41_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(5) ) + ( GND ) + ( \inst_d|inst9|Add0~46\ ))
-- \inst_d|inst9|Add0~42\ = CARRY(( \inst_d|inst2|programCounterOut\(5) ) + ( GND ) + ( \inst_d|inst9|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(5),
	cin => \inst_d|inst9|Add0~46\,
	sumout => \inst_d|inst9|Add0~41_sumout\,
	cout => \inst_d|inst9|Add0~42\);

\inst_d|inst2|programCounterOut[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~41_sumout\,
	asdata => \inst_d|OP1|Dout\(5),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(5));

\inst_d|inst9|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~37_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(6) ) + ( GND ) + ( \inst_d|inst9|Add0~42\ ))
-- \inst_d|inst9|Add0~38\ = CARRY(( \inst_d|inst2|programCounterOut\(6) ) + ( GND ) + ( \inst_d|inst9|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(6),
	cin => \inst_d|inst9|Add0~42\,
	sumout => \inst_d|inst9|Add0~37_sumout\,
	cout => \inst_d|inst9|Add0~38\);

\inst_d|inst2|programCounterOut[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~37_sumout\,
	asdata => \inst_d|OP1|Dout\(6),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(6));

\inst_d|inst9|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~33_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(7) ) + ( GND ) + ( \inst_d|inst9|Add0~38\ ))
-- \inst_d|inst9|Add0~34\ = CARRY(( \inst_d|inst2|programCounterOut\(7) ) + ( GND ) + ( \inst_d|inst9|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(7),
	cin => \inst_d|inst9|Add0~38\,
	sumout => \inst_d|inst9|Add0~33_sumout\,
	cout => \inst_d|inst9|Add0~34\);

\inst_d|inst2|programCounterOut[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~33_sumout\,
	asdata => \inst_d|OP1|Dout\(7),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(7));

\inst_d|inst9|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~29_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(8) ) + ( GND ) + ( \inst_d|inst9|Add0~34\ ))
-- \inst_d|inst9|Add0~30\ = CARRY(( \inst_d|inst2|programCounterOut\(8) ) + ( GND ) + ( \inst_d|inst9|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(8),
	cin => \inst_d|inst9|Add0~34\,
	sumout => \inst_d|inst9|Add0~29_sumout\,
	cout => \inst_d|inst9|Add0~30\);

\inst_d|inst2|programCounterOut[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~29_sumout\,
	asdata => \inst_d|OP1|Dout\(8),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(8));

\inst_d|inst9|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~25_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(9) ) + ( GND ) + ( \inst_d|inst9|Add0~30\ ))
-- \inst_d|inst9|Add0~26\ = CARRY(( \inst_d|inst2|programCounterOut\(9) ) + ( GND ) + ( \inst_d|inst9|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(9),
	cin => \inst_d|inst9|Add0~30\,
	sumout => \inst_d|inst9|Add0~25_sumout\,
	cout => \inst_d|inst9|Add0~26\);

\inst_d|inst2|programCounterOut[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~25_sumout\,
	asdata => \inst_d|OP1|Dout\(9),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(9));

\inst_d|inst9|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~21_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(10) ) + ( GND ) + ( \inst_d|inst9|Add0~26\ ))
-- \inst_d|inst9|Add0~22\ = CARRY(( \inst_d|inst2|programCounterOut\(10) ) + ( GND ) + ( \inst_d|inst9|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(10),
	cin => \inst_d|inst9|Add0~26\,
	sumout => \inst_d|inst9|Add0~21_sumout\,
	cout => \inst_d|inst9|Add0~22\);

\inst_d|inst2|programCounterOut[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~21_sumout\,
	asdata => \inst_d|OP1|Dout\(10),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(10));

\inst_d|inst9|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~17_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(11) ) + ( GND ) + ( \inst_d|inst9|Add0~22\ ))
-- \inst_d|inst9|Add0~18\ = CARRY(( \inst_d|inst2|programCounterOut\(11) ) + ( GND ) + ( \inst_d|inst9|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(11),
	cin => \inst_d|inst9|Add0~22\,
	sumout => \inst_d|inst9|Add0~17_sumout\,
	cout => \inst_d|inst9|Add0~18\);

\inst_d|inst2|programCounterOut[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~17_sumout\,
	asdata => \inst_d|OP1|Dout\(11),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(11));

\inst_d|inst9|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~13_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(12) ) + ( GND ) + ( \inst_d|inst9|Add0~18\ ))
-- \inst_d|inst9|Add0~14\ = CARRY(( \inst_d|inst2|programCounterOut\(12) ) + ( GND ) + ( \inst_d|inst9|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	cin => \inst_d|inst9|Add0~18\,
	sumout => \inst_d|inst9|Add0~13_sumout\,
	cout => \inst_d|inst9|Add0~14\);

\inst_d|inst2|programCounterOut[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~13_sumout\,
	asdata => \inst_d|OP1|Dout\(12),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(12));

\inst_d|inst9|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~9_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(13) ) + ( GND ) + ( \inst_d|inst9|Add0~14\ ))
-- \inst_d|inst9|Add0~10\ = CARRY(( \inst_d|inst2|programCounterOut\(13) ) + ( GND ) + ( \inst_d|inst9|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	cin => \inst_d|inst9|Add0~14\,
	sumout => \inst_d|inst9|Add0~9_sumout\,
	cout => \inst_d|inst9|Add0~10\);

\inst_d|inst2|programCounterOut[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~9_sumout\,
	asdata => \inst_d|OP1|Dout\(13),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(13));

\inst_d|inst9|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~5_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(14) ) + ( GND ) + ( \inst_d|inst9|Add0~10\ ))
-- \inst_d|inst9|Add0~6\ = CARRY(( \inst_d|inst2|programCounterOut\(14) ) + ( GND ) + ( \inst_d|inst9|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	cin => \inst_d|inst9|Add0~10\,
	sumout => \inst_d|inst9|Add0~5_sumout\,
	cout => \inst_d|inst9|Add0~6\);

\inst_d|inst2|programCounterOut[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~5_sumout\,
	asdata => \inst_d|OP1|Dout\(14),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(14));

\inst_d|inst9|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst9|Add0~1_sumout\ = SUM(( \inst_d|inst2|programCounterOut\(15) ) + ( GND ) + ( \inst_d|inst9|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	cin => \inst_d|inst9|Add0~6\,
	sumout => \inst_d|inst9|Add0~1_sumout\);

\inst_d|inst2|programCounterOut[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst9|Add0~1_sumout\,
	asdata => \inst_d|OP1|Dout\(15),
	clrn => \ALT_INV_reset~input_o\,
	sload => \inst|Selector0~2_combout\,
	ena => \inst|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst2|programCounterOut\(15));

\inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3) = (!\inst_d|inst2|programCounterOut\(15) & (!\inst_d|inst2|programCounterOut\(14) & (!\inst_d|inst2|programCounterOut\(13) & !\inst_d|inst2|programCounterOut\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datab => \inst_d|inst2|ALT_INV_programCounterOut\(14),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(13),
	datad => \inst_d|inst2|ALT_INV_programCounterOut\(12),
	combout => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3));

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE450109",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1065w\(3),
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1082w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 13,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1092w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 13,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1102w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a61~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a45~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a29~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a13~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 13,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1112w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 13,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1122w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 13,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1132w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 13,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1142w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a125~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a109~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a93~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a77~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 13,
	port_a_last_address => 36863,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1152w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 36864,
	port_a_first_bit_number => 13,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1163w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 13,
	port_a_last_address => 45055,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1173w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 45056,
	port_a_first_bit_number => 13,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1183w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a189~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a173~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a157~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a141~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 13,
	port_a_last_address => 53247,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1193w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 53248,
	port_a_first_bit_number => 13,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1203w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 13,
	port_a_last_address => 61439,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1213w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PROGRAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|PM_ROM:inst|altsyncram:altsyncram_component|altsyncram_te24:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 61440,
	port_a_first_bit_number => 13,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst|altsyncram_component|auto_generated|rden_decode|w_anode1223w[3]~0_combout\,
	portaaddr => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a253~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a237~portadataout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a221~portadataout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|ram_block1a205~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\);

\inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\ = ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~3_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~2_combout\ ) ) ) # ( \inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~1_combout\ ) ) ) # ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(2) & ( !\inst_d|inst|altsyncram_component|auto_generated|address_reg_a\(3) & ( 
-- \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~0_combout\,
	datab => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~1_combout\,
	datac => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~2_combout\,
	datad => \inst_d|inst|altsyncram_component|auto_generated|mux2|ALT_INV_l4_w13_n0_mux_dataout~3_combout\,
	datae => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst_d|inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\);

\inst_d|inst1|OP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst|altsyncram_component|auto_generated|mux2|l4_w13_n0_mux_dataout~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|currentState.FetchUpper~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst1|OP\(5));

\inst|Mux22~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux22~11_combout\ = !\inst_d|inst1|OP\(5) $ (!\inst_d|inst1|OP\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	combout => \inst|Mux22~11_combout\);

\inst_d|inst10|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux0~0_combout\ = ( \inst|Mux21~0_combout\ & ( (\inst|currentState.Writeback~q\ & (!\inst|Mux22~11_combout\ & (\inst|Mux19~0_combout\ & !\inst|Mux20~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux22~11_combout\,
	datac => \inst|ALT_INV_Mux19~0_combout\,
	datad => \inst|ALT_INV_Mux20~2_combout\,
	datae => \inst|ALT_INV_Mux21~0_combout\,
	combout => \inst_d|inst10|Mux0~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 32768,
	port_a_first_bit_number => 15,
	port_a_last_address => 40959,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode870w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode962w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 40960,
	port_a_first_bit_number => 15,
	port_a_last_address => 49151,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode880w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode973w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 49152,
	port_a_first_bit_number => 15,
	port_a_last_address => 57343,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode890w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode984w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 57344,
	port_a_first_bit_number => 15,
	port_a_last_address => 65535,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode900w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode995w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a127~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a111~portadataout\ ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a95~portadataout\ ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a79~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 15,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode850w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode940w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 15,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode860w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode823w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|rden_decode|w_anode911w\(3),
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "MEMORY.mif",
	init_file_layout => "port_a",
	logical_ram_name => "Datapath:inst_d|DM_RAM:inst5|altsyncram:altsyncram_component|altsyncram_ha24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 15,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w\(3),
	portare => VCC,
	clk0 => \ALT_INV_clk~input_o\,
	ena0 => \inst_d|inst5|altsyncram_component|auto_generated|decode3|w_anode840w[3]~0_combout\,
	portadatain => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( \inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ 
-- & ( (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\)))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\)))) ) ) ) # ( 
-- !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a47~portadataout\)) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|ram_block1a63~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	datae => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

\SIP[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SIP(15),
	o => \SIP[15]~input_o\);

\inst_d|instOtherRegisters|sip_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \SIP[15]~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sip_r\(15));

\inst_d|inst10|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux0~4_combout\ = ( !\inst_d|instOtherRegisters|sip_r\(15) & ( \inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux0~1_combout\ & (((!\inst_d|OP1|Dout\(15)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux0~1_combout\ & 
-- (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(15)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( \inst_d|instOtherRegisters|sip_r\(15) & ( !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux0~1_combout\ & (((!\inst_d|OP1|Dout\(15)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux0~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(15)) # (!\inst_d|inst10|Mux12~1_combout\)))) ) ) ) # ( !\inst_d|instOtherRegisters|sip_r\(15) & ( 
-- !\inst_d|inst10|Mux0~1_combout\ & ( (!\inst_d|instALU|Mux0~1_combout\ & (((!\inst_d|OP1|Dout\(15)) # (!\inst_d|inst10|Mux12~1_combout\)))) # (\inst_d|instALU|Mux0~1_combout\ & (!\inst_d|inst10|Mux0~2_combout\ & ((!\inst_d|OP1|Dout\(15)) # 
-- (!\inst_d|inst10|Mux12~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011100000111011101110000011101110111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux0~1_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux0~2_combout\,
	datac => \inst_d|OP1|ALT_INV_Dout\(15),
	datad => \inst_d|inst10|ALT_INV_Mux12~1_combout\,
	datae => \inst_d|instOtherRegisters|ALT_INV_sip_r\(15),
	dataf => \inst_d|inst10|ALT_INV_Mux0~1_combout\,
	combout => \inst_d|inst10|Mux0~4_combout\);

\inst_d|inst10|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux0~3_combout\ = ( \inst_d|inst10|Mux0~4_combout\ & ( (\inst_d|inst10|Mux0~0_combout\ & ((!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\))) # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\)))) ) ) # ( !\inst_d|inst10|Mux0~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000010100010111111111111111110000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux0~0_combout\,
	datab => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datad => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	datae => \inst_d|inst10|ALT_INV_Mux0~4_combout\,
	combout => \inst_d|inst10|Mux0~3_combout\);

\inst_d|inst10|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst10|Mux0~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst_d|inst10|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|inst10|regs[0][15]~q\);

\inst_d|inst10|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux32~0_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[3][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[2][15]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[1][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[0][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[1][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[2][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[3][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux32~0_combout\);

\inst_d|inst10|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux32~1_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[7][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[6][15]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[5][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[4][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[5][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[6][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[7][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux32~1_combout\);

\inst_d|inst10|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux32~2_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[11][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[10][15]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[9][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[8][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[9][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[10][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[11][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux32~2_combout\);

\inst_d|inst10|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux32~3_combout\ = ( \inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[15][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( \inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[14][15]~q\ ) ) ) # ( \inst_d|inst1|RZ\(0) & ( 
-- !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[13][15]~q\ ) ) ) # ( !\inst_d|inst1|RZ\(0) & ( !\inst_d|inst1|RZ\(1) & ( \inst_d|inst10|regs[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_regs[12][15]~q\,
	datab => \inst_d|inst10|ALT_INV_regs[13][15]~q\,
	datac => \inst_d|inst10|ALT_INV_regs[14][15]~q\,
	datad => \inst_d|inst10|ALT_INV_regs[15][15]~q\,
	datae => \inst_d|inst1|ALT_INV_RZ\(0),
	dataf => \inst_d|inst1|ALT_INV_RZ\(1),
	combout => \inst_d|inst10|Mux32~3_combout\);

\inst_d|inst10|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux32~4_combout\ = ( \inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux32~3_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( \inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux32~2_combout\ ) ) ) # ( \inst_d|inst1|RZ\(2) & ( 
-- !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux32~1_combout\ ) ) ) # ( !\inst_d|inst1|RZ\(2) & ( !\inst_d|inst1|RZ\(3) & ( \inst_d|inst10|Mux32~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux32~0_combout\,
	datab => \inst_d|inst10|ALT_INV_Mux32~1_combout\,
	datac => \inst_d|inst10|ALT_INV_Mux32~2_combout\,
	datad => \inst_d|inst10|ALT_INV_Mux32~3_combout\,
	datae => \inst_d|inst1|ALT_INV_RZ\(2),
	dataf => \inst_d|inst1|ALT_INV_RZ\(3),
	combout => \inst_d|inst10|Mux32~4_combout\);

\inst_d|inst7|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst7|Mux0~0_combout\ = ( \inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux32~4_combout\ ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( \inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst1|Func\(15) ) ) ) # ( 
-- \inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst2|programCounterOut\(15) ) ) ) # ( !\inst_d|OP1|Dout[13]~0_combout\ & ( !\inst_d|OP1|Dout[13]~1_combout\ & ( \inst_d|inst10|Mux16~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst10|ALT_INV_Mux32~4_combout\,
	datab => \inst_d|inst1|ALT_INV_Func\(15),
	datac => \inst_d|inst2|ALT_INV_programCounterOut\(15),
	datad => \inst_d|inst10|ALT_INV_Mux16~4_combout\,
	datae => \inst_d|OP1|ALT_INV_Dout[13]~0_combout\,
	dataf => \inst_d|OP1|ALT_INV_Dout[13]~1_combout\,
	combout => \inst_d|inst7|Mux0~0_combout\);

\inst_d|OP1|Dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|inst7|Mux0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \inst_d|OP1|Dout[13]~2_combout\,
	ena => \inst|Op1Load~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|OP1|Dout\(15));

\inst_d|instALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Add0~1_sumout\ = SUM(( !\inst_d|OP1|Dout\(15) $ (((!\inst|currentState.Execute~q\) # ((!\inst|Mux14~0_combout\) # (\inst_d|inst1|OP\(5))))) ) + ( \inst_d|OP2|Dout\(15) ) + ( \inst_d|instALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Execute~q\,
	datab => \inst_d|inst1|ALT_INV_OP\(5),
	datac => \inst|ALT_INV_Mux14~0_combout\,
	datad => \inst_d|OP1|ALT_INV_Dout\(15),
	dataf => \inst_d|OP2|ALT_INV_Dout\(15),
	cin => \inst_d|instALU|Add0~6\,
	sumout => \inst_d|instALU|Add0~1_sumout\);

\inst_d|instALU|prev_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|Mux0~1_combout\,
	ena => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|prev_result\(15));

\inst_d|instALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux0~0_combout\ = ( \inst_d|instALU|prev_result\(15) & ( (!\inst|ALUOP[0]~1_combout\ & (((!\inst_d|instALU|Mux15~3_combout\)) # (\inst_d|OP1|Dout\(15)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(15) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) ) # ( !\inst_d|instALU|prev_result\(15) & ( (!\inst|ALUOP[0]~1_combout\ & (\inst_d|OP1|Dout\(15) & ((\inst_d|instALU|Mux15~3_combout\)))) # (\inst|ALUOP[0]~1_combout\ & (((\inst_d|OP2|Dout\(15) & 
-- !\inst_d|instALU|Mux15~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101001000101010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datab => \inst_d|OP1|ALT_INV_Dout\(15),
	datac => \inst_d|OP2|ALT_INV_Dout\(15),
	datad => \inst_d|instALU|ALT_INV_Mux15~3_combout\,
	datae => \inst_d|instALU|ALT_INV_prev_result\(15),
	combout => \inst_d|instALU|Mux0~0_combout\);

\inst_d|instALU|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|Mux0~1_combout\ = ( \inst_d|instALU|Add0~1_sumout\ & ( \inst_d|instALU|Mux0~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\) # ((!\inst_d|OP1|Dout\(15) & (\inst_d|OP2|Dout\(15) & \inst_d|instALU|Mux15~2_combout\)) # 
-- (\inst_d|OP1|Dout\(15) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(15))))) ) ) ) # ( !\inst_d|instALU|Add0~1_sumout\ & ( \inst_d|instALU|Mux0~0_combout\ & ( (!\inst_d|instALU|Mux15~1_combout\ & (((!\inst_d|instALU|Mux15~2_combout\)))) # 
-- (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(15) & (\inst_d|OP2|Dout\(15) & \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(15) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(15)))))) ) ) ) # ( 
-- \inst_d|instALU|Add0~1_sumout\ & ( !\inst_d|instALU|Mux0~0_combout\ & ( (!\inst_d|OP1|Dout\(15) & (\inst_d|instALU|Mux15~2_combout\ & ((!\inst_d|instALU|Mux15~1_combout\) # (\inst_d|OP2|Dout\(15))))) # (\inst_d|OP1|Dout\(15) & (((\inst_d|OP2|Dout\(15) & 
-- \inst_d|instALU|Mux15~1_combout\)) # (\inst_d|instALU|Mux15~2_combout\))) ) ) ) # ( !\inst_d|instALU|Add0~1_sumout\ & ( !\inst_d|instALU|Mux0~0_combout\ & ( (\inst_d|instALU|Mux15~1_combout\ & ((!\inst_d|OP1|Dout\(15) & (\inst_d|OP2|Dout\(15) & 
-- \inst_d|instALU|Mux15~2_combout\)) # (\inst_d|OP1|Dout\(15) & ((\inst_d|instALU|Mux15~2_combout\) # (\inst_d|OP2|Dout\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000011111011111110001000001111111000111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|OP1|ALT_INV_Dout\(15),
	datab => \inst_d|OP2|ALT_INV_Dout\(15),
	datac => \inst_d|instALU|ALT_INV_Mux15~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~2_combout\,
	datae => \inst_d|instALU|ALT_INV_Add0~1_sumout\,
	dataf => \inst_d|instALU|ALT_INV_Mux0~0_combout\,
	combout => \inst_d|instALU|Mux0~1_combout\);

\inst|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Selector3~0_combout\ = ( \inst|currentState.Decode~q\ & ( (\inst|Selector0~1_combout\ & ((!\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2))) # (\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & \inst|currentState.Writeback~q\)))) ) ) # ( 
-- !\inst|currentState.Decode~q\ & ( (\inst_d|inst1|OP\(3) & (\inst_d|inst1|OP\(2) & (\inst|currentState.Writeback~q\ & \inst|Selector0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000001000100100000000000000010000000010001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(3),
	datab => \inst_d|inst1|ALT_INV_OP\(2),
	datac => \inst|ALT_INV_currentState.Writeback~q\,
	datad => \inst|ALT_INV_Selector0~1_combout\,
	datae => \inst|ALT_INV_currentState.Decode~q\,
	combout => \inst|Selector3~0_combout\);

\inst|ALUOP[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|ALUOP[1]~0_combout\ = ( \inst|Mux13~2_combout\ & ( (!\inst|currentState.Execute~q\) # ((!\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(1) & !\inst|Mux13~1_combout\))) ) ) # ( !\inst|Mux13~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001111000011111111111111111111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst|ALT_INV_currentState.Execute~q\,
	datad => \inst|ALT_INV_Mux13~1_combout\,
	datae => \inst|ALT_INV_Mux13~2_combout\,
	combout => \inst|ALUOP[1]~0_combout\);

\inst_d|instALU|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~0_combout\ = ( !\inst_d|instALU|Mux15~0_combout\ & ( (\inst_d|instALU|z_flag~q\ & (!\inst|Selector3~0_combout\ & (\inst|ALUOP[1]~0_combout\ & !\inst|ALUOP[0]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_z_flag~q\,
	datab => \inst|ALT_INV_Selector3~0_combout\,
	datac => \inst|ALT_INV_ALUOP[1]~0_combout\,
	datad => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datae => \inst_d|instALU|ALT_INV_Mux15~0_combout\,
	combout => \inst_d|instALU|z_flag~0_combout\);

\inst_d|instALU|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~1_combout\ = (!\inst_d|instALU|Mux2~1_combout\ & (!\inst_d|instALU|Mux3~1_combout\ & !\inst_d|instALU|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux2~1_combout\,
	datab => \inst_d|instALU|ALT_INV_Mux3~1_combout\,
	datac => \inst_d|instALU|ALT_INV_Mux4~1_combout\,
	combout => \inst_d|instALU|z_flag~1_combout\);

\inst_d|instALU|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~2_combout\ = (!\inst|Selector3~0_combout\ & ((!\inst|ALUOP[1]~0_combout\) # ((\inst_d|instALU|Mux15~0_combout\) # (\inst|ALUOP[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010101010100010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_Selector3~0_combout\,
	datab => \inst|ALT_INV_ALUOP[1]~0_combout\,
	datac => \inst|ALT_INV_ALUOP[0]~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux15~0_combout\,
	combout => \inst_d|instALU|z_flag~2_combout\);

\inst_d|instALU|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~3_combout\ = ( !\inst_d|instALU|Mux10~1_combout\ & ( \inst_d|instALU|z_flag~2_combout\ & ( (!\inst_d|instALU|Mux6~1_combout\ & (!\inst_d|instALU|Mux7~1_combout\ & (!\inst_d|instALU|Mux8~1_combout\ & 
-- !\inst_d|instALU|Mux9~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux6~1_combout\,
	datab => \inst_d|instALU|ALT_INV_Mux7~1_combout\,
	datac => \inst_d|instALU|ALT_INV_Mux8~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux9~1_combout\,
	datae => \inst_d|instALU|ALT_INV_Mux10~1_combout\,
	dataf => \inst_d|instALU|ALT_INV_z_flag~2_combout\,
	combout => \inst_d|instALU|z_flag~3_combout\);

\inst_d|instALU|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~4_combout\ = ( !\inst_d|instALU|Mux14~1_combout\ & ( !\inst_d|instALU|Mux15~5_combout\ & ( (!\inst_d|instALU|Mux5~1_combout\ & (!\inst_d|instALU|Mux11~1_combout\ & (!\inst_d|instALU|Mux12~1_combout\ & 
-- !\inst_d|instALU|Mux13~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux5~1_combout\,
	datab => \inst_d|instALU|ALT_INV_Mux11~1_combout\,
	datac => \inst_d|instALU|ALT_INV_Mux12~1_combout\,
	datad => \inst_d|instALU|ALT_INV_Mux13~1_combout\,
	datae => \inst_d|instALU|ALT_INV_Mux14~1_combout\,
	dataf => \inst_d|instALU|ALT_INV_Mux15~5_combout\,
	combout => \inst_d|instALU|z_flag~4_combout\);

\inst_d|instALU|z_flag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|instALU|z_flag~5_combout\ = ( \inst_d|instALU|z_flag~3_combout\ & ( \inst_d|instALU|z_flag~4_combout\ & ( ((!\inst_d|instALU|Mux0~1_combout\ & (!\inst_d|instALU|Mux1~1_combout\ & \inst_d|instALU|z_flag~1_combout\))) # 
-- (\inst_d|instALU|z_flag~0_combout\) ) ) ) # ( !\inst_d|instALU|z_flag~3_combout\ & ( \inst_d|instALU|z_flag~4_combout\ & ( \inst_d|instALU|z_flag~0_combout\ ) ) ) # ( \inst_d|instALU|z_flag~3_combout\ & ( !\inst_d|instALU|z_flag~4_combout\ & ( 
-- \inst_d|instALU|z_flag~0_combout\ ) ) ) # ( !\inst_d|instALU|z_flag~3_combout\ & ( !\inst_d|instALU|z_flag~4_combout\ & ( \inst_d|instALU|z_flag~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|instALU|ALT_INV_Mux0~1_combout\,
	datab => \inst_d|instALU|ALT_INV_Mux1~1_combout\,
	datac => \inst_d|instALU|ALT_INV_z_flag~0_combout\,
	datad => \inst_d|instALU|ALT_INV_z_flag~1_combout\,
	datae => \inst_d|instALU|ALT_INV_z_flag~3_combout\,
	dataf => \inst_d|instALU|ALT_INV_z_flag~4_combout\,
	combout => \inst_d|instALU|z_flag~5_combout\);

\inst_d|instALU|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|instALU|z_flag~5_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instALU|z_flag~q\);

\inst|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux15~1_combout\ = (!\inst_d|inst1|OP\(5) & (\inst|currentState.Execute~q\ & \inst|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_Mux15~0_combout\,
	combout => \inst|Mux15~1_combout\);

\inst|DPCRLoad~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|DPCRLoad~1_combout\ = (\inst_d|inst1|OP\(5) & (!\inst_d|inst1|OP\(4) & (\inst|currentState.Writeback~q\ & \inst|DPCRLoad~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(4),
	datac => \inst|ALT_INV_currentState.Writeback~q\,
	datad => \inst|ALT_INV_DPCRLoad~0_combout\,
	combout => \inst|DPCRLoad~1_combout\);

\inst|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Mux13~0_combout\ = (\inst_d|inst1|OP\(4) & (\inst_d|inst1|OP\(3) & (!\inst_d|inst1|OP\(2) & !\inst_d|inst1|OP\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(4),
	datab => \inst_d|inst1|ALT_INV_OP\(3),
	datac => \inst_d|inst1|ALT_INV_OP\(2),
	datad => \inst_d|inst1|ALT_INV_OP\(0),
	combout => \inst|Mux13~0_combout\);

\inst|SOPLoad~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|SOPLoad~0_combout\ = (\inst_d|inst1|OP\(5) & (\inst_d|inst1|OP\(1) & (\inst|currentState.Writeback~q\ & \inst|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst1|ALT_INV_OP\(5),
	datab => \inst_d|inst1|ALT_INV_OP\(1),
	datac => \inst|ALT_INV_currentState.Writeback~q\,
	datad => \inst|ALT_INV_Mux13~0_combout\,
	combout => \inst|SOPLoad~0_combout\);

\inst|Op1Sel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op1Sel[1]~1_combout\ = (\inst|currentState.Decode~q\ & ((\inst|Mux6~3_combout\) # (\inst|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux6~1_combout\,
	datac => \inst|ALT_INV_Mux6~3_combout\,
	combout => \inst|Op1Sel[1]~1_combout\);

\inst|Op1Sel[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op1Sel[0]~2_combout\ = (\inst|currentState.Decode~q\ & \inst|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux7~0_combout\,
	combout => \inst|Op1Sel[0]~2_combout\);

\inst|Op2Sel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op2Sel[1]~0_combout\ = (\inst|currentState.Decode~q\ & \inst|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux8~0_combout\,
	combout => \inst|Op2Sel[1]~0_combout\);

\inst|Op2Sel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|Op2Sel[0]~1_combout\ = (!\inst|currentState.Decode~q\) # (!\inst|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Decode~q\,
	datab => \inst|ALT_INV_Mux9~0_combout\,
	combout => \inst|Op2Sel[0]~1_combout\);

\inst|RFInputSel[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|RFInputSel[2]~0_combout\ = (\inst|RFLoad~0_combout\ & \inst|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_RFLoad~0_combout\,
	datab => \inst|ALT_INV_Mux19~0_combout\,
	combout => \inst|RFInputSel[2]~0_combout\);

\inst_d|inst10|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst10|Mux12~0_combout\ = (\inst|currentState.Writeback~q\ & (!\inst|Mux20~0_combout\ & \inst|Mux20~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux20~0_combout\,
	datac => \inst|ALT_INV_Mux20~1_combout\,
	combout => \inst_d|inst10|Mux12~0_combout\);

\inst|RFInputSel[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|RFInputSel[0]~1_combout\ = (!\inst|currentState.Writeback~q\) # ((!\inst|Mux21~0_combout\) # (\inst|Mux22~11_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_Mux22~11_combout\,
	datac => \inst|ALT_INV_Mux21~0_combout\,
	combout => \inst|RFInputSel[0]~1_combout\);

\inst_d|instOtherRegisters|dpcr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(6),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(22));

\inst_d|instOtherRegisters|dpcr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(5),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(21));

\inst_d|instOtherRegisters|dpcr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(4),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(20));

\inst_d|instOtherRegisters|dpcr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(3),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(19));

\inst_d|instOtherRegisters|dpcr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(15),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(31));

\inst_d|instOtherRegisters|dpcr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(14),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(30));

\inst_d|instOtherRegisters|dpcr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(13),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(29));

\inst_d|instOtherRegisters|dpcr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(12),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(28));

\inst_d|instOtherRegisters|dpcr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(11),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(27));

\inst_d|instOtherRegisters|dpcr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(10),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(26));

\inst_d|instOtherRegisters|dpcr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(9),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(25));

\inst_d|instOtherRegisters|dpcr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(8),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(24));

\inst_d|instOtherRegisters|dpcr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(7),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(23));

\inst_d|instOtherRegisters|dpcr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(2),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(18));

\inst_d|instOtherRegisters|dpcr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(1),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(17));

\inst_d|instOtherRegisters|dpcr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(0),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(16));

\inst_d|instOtherRegisters|dpcr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(15),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(15));

\inst_d|instOtherRegisters|dpcr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(14),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(14));

\inst_d|instOtherRegisters|dpcr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(13),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(13));

\inst_d|instOtherRegisters|dpcr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(12),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(12));

\inst_d|instOtherRegisters|dpcr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(11),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(11));

\inst_d|instOtherRegisters|dpcr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(10),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(10));

\inst_d|instOtherRegisters|dpcr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(9),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(9));

\inst_d|instOtherRegisters|dpcr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(8),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(8));

\inst_d|instOtherRegisters|dpcr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(7),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(7));

\inst_d|instOtherRegisters|dpcr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(6),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(6));

\inst_d|instOtherRegisters|dpcr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(5),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(5));

\inst_d|instOtherRegisters|dpcr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(4),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(4));

\inst_d|instOtherRegisters|dpcr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(3),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(3));

\inst_d|instOtherRegisters|dpcr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(2),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(2));

\inst_d|instOtherRegisters|dpcr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(1),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(1));

\inst_d|instOtherRegisters|dpcr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP2|Dout\(0),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|DPCRLoad~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|dpcr\(0));

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\))) 
-- # (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = (!\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\))) # 
-- (\inst_d|inst5|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst_d|inst5|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	datac => \inst_d|inst5|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	combout => \inst_d|inst5|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

\inst|state[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|state\(2) = (\inst|currentState.Execute~q\) # (\inst|currentState.Writeback~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.Writeback~q\,
	datab => \inst|ALT_INV_currentState.Execute~q\,
	combout => \inst|state\(2));

\inst|state[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|state\(1) = (\inst|currentState.Decode~q\) # (\inst|currentState.FetchLower~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.FetchLower~q\,
	datab => \inst|ALT_INV_currentState.Decode~q\,
	combout => \inst|state\(1));

\inst|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|WideOr3~combout\ = ((!\inst|currentState.IDLE~q\) # (\inst|currentState.Execute~q\)) # (\inst|currentState.FetchLower~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011111110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|ALT_INV_currentState.FetchLower~q\,
	datab => \inst|ALT_INV_currentState.Execute~q\,
	datac => \inst|ALT_INV_currentState.IDLE~q\,
	combout => \inst|WideOr3~combout\);

\inst_d|instOtherRegisters|sop[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(15),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(15));

\inst_d|instOtherRegisters|sop[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(14),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(14));

\inst_d|instOtherRegisters|sop[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(13),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(13));

\inst_d|instOtherRegisters|sop[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(12),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(12));

\inst_d|instOtherRegisters|sop[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(11),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(11));

\inst_d|instOtherRegisters|sop[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(10),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(10));

\inst_d|instOtherRegisters|sop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(9),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(9));

\inst_d|instOtherRegisters|sop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(8),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(8));

\inst_d|instOtherRegisters|sop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(7),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(7));

\inst_d|instOtherRegisters|sop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(6),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(6));

\inst_d|instOtherRegisters|sop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(5),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(5));

\inst_d|instOtherRegisters|sop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(4),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(4));

\inst_d|instOtherRegisters|sop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(3),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(3));

\inst_d|instOtherRegisters|sop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(2),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(2));

\inst_d|instOtherRegisters|sop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(1),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(1));

\inst_d|instOtherRegisters|sop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \inst_d|OP1|Dout\(0),
	clrn => \ALT_INV_reset~input_o\,
	ena => \inst|SOPLoad~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst_d|instOtherRegisters|sop\(0));

ww_ALUZFlag <= \ALUZFlag~output_o\;

ww_IRHalfSel <= \IRHalfSel~output_o\;

ww_AM(1) <= \AM[1]~output_o\;

ww_AM(0) <= \AM[0]~output_o\;

ww_OP(5) <= \OP[5]~output_o\;

ww_OP(4) <= \OP[4]~output_o\;

ww_OP(3) <= \OP[3]~output_o\;

ww_OP(2) <= \OP[2]~output_o\;

ww_OP(1) <= \OP[1]~output_o\;

ww_OP(0) <= \OP[0]~output_o\;

ww_IRLoad <= \IRLoad~output_o\;

ww_PCLoad <= \PCLoad~output_o\;

ww_PCMuxSel <= \PCMuxSel~output_o\;

ww_DMLoad <= \DMLoad~output_o\;

ww_ALUClrZFlag <= \ALUClrZFlag~output_o\;

ww_RFLoad <= \RFLoad~output_o\;

ww_Op1Load <= \Op1Load~output_o\;

ww_DPCRLoad <= \DPCRLoad~output_o\;

ww_Op2Load <= \Op2Load~output_o\;

ww_SOPLoad <= \SOPLoad~output_o\;

ww_ALUOP(2) <= \ALUOP[2]~output_o\;

ww_ALUOP(1) <= \ALUOP[1]~output_o\;

ww_ALUOP(0) <= \ALUOP[0]~output_o\;

ww_Op1Sel(2) <= \Op1Sel[2]~output_o\;

ww_Op1Sel(1) <= \Op1Sel[1]~output_o\;

ww_Op1Sel(0) <= \Op1Sel[0]~output_o\;

ww_Op2Sel(2) <= \Op2Sel[2]~output_o\;

ww_Op2Sel(1) <= \Op2Sel[1]~output_o\;

ww_Op2Sel(0) <= \Op2Sel[0]~output_o\;

ww_RFInputSel(2) <= \RFInputSel[2]~output_o\;

ww_RFInputSel(1) <= \RFInputSel[1]~output_o\;

ww_RFInputSel(0) <= \RFInputSel[0]~output_o\;

ww_ALU_Result(15) <= \ALU_Result[15]~output_o\;

ww_ALU_Result(14) <= \ALU_Result[14]~output_o\;

ww_ALU_Result(13) <= \ALU_Result[13]~output_o\;

ww_ALU_Result(12) <= \ALU_Result[12]~output_o\;

ww_ALU_Result(11) <= \ALU_Result[11]~output_o\;

ww_ALU_Result(10) <= \ALU_Result[10]~output_o\;

ww_ALU_Result(9) <= \ALU_Result[9]~output_o\;

ww_ALU_Result(8) <= \ALU_Result[8]~output_o\;

ww_ALU_Result(7) <= \ALU_Result[7]~output_o\;

ww_ALU_Result(6) <= \ALU_Result[6]~output_o\;

ww_ALU_Result(5) <= \ALU_Result[5]~output_o\;

ww_ALU_Result(4) <= \ALU_Result[4]~output_o\;

ww_ALU_Result(3) <= \ALU_Result[3]~output_o\;

ww_ALU_Result(2) <= \ALU_Result[2]~output_o\;

ww_ALU_Result(1) <= \ALU_Result[1]~output_o\;

ww_ALU_Result(0) <= \ALU_Result[0]~output_o\;

ww_conf_addr(3) <= \conf_addr[3]~output_o\;

ww_conf_addr(2) <= \conf_addr[2]~output_o\;

ww_conf_addr(1) <= \conf_addr[1]~output_o\;

ww_conf_addr(0) <= \conf_addr[0]~output_o\;

ww_DPCR(31) <= \DPCR[31]~output_o\;

ww_DPCR(30) <= \DPCR[30]~output_o\;

ww_DPCR(29) <= \DPCR[29]~output_o\;

ww_DPCR(28) <= \DPCR[28]~output_o\;

ww_DPCR(27) <= \DPCR[27]~output_o\;

ww_DPCR(26) <= \DPCR[26]~output_o\;

ww_DPCR(25) <= \DPCR[25]~output_o\;

ww_DPCR(24) <= \DPCR[24]~output_o\;

ww_DPCR(23) <= \DPCR[23]~output_o\;

ww_DPCR(22) <= \DPCR[22]~output_o\;

ww_DPCR(21) <= \DPCR[21]~output_o\;

ww_DPCR(20) <= \DPCR[20]~output_o\;

ww_DPCR(19) <= \DPCR[19]~output_o\;

ww_DPCR(18) <= \DPCR[18]~output_o\;

ww_DPCR(17) <= \DPCR[17]~output_o\;

ww_DPCR(16) <= \DPCR[16]~output_o\;

ww_DPCR(15) <= \DPCR[15]~output_o\;

ww_DPCR(14) <= \DPCR[14]~output_o\;

ww_DPCR(13) <= \DPCR[13]~output_o\;

ww_DPCR(12) <= \DPCR[12]~output_o\;

ww_DPCR(11) <= \DPCR[11]~output_o\;

ww_DPCR(10) <= \DPCR[10]~output_o\;

ww_DPCR(9) <= \DPCR[9]~output_o\;

ww_DPCR(8) <= \DPCR[8]~output_o\;

ww_DPCR(7) <= \DPCR[7]~output_o\;

ww_DPCR(6) <= \DPCR[6]~output_o\;

ww_DPCR(5) <= \DPCR[5]~output_o\;

ww_DPCR(4) <= \DPCR[4]~output_o\;

ww_DPCR(3) <= \DPCR[3]~output_o\;

ww_DPCR(2) <= \DPCR[2]~output_o\;

ww_DPCR(1) <= \DPCR[1]~output_o\;

ww_DPCR(0) <= \DPCR[0]~output_o\;

ww_DMOut(15) <= \DMOut[15]~output_o\;

ww_DMOut(14) <= \DMOut[14]~output_o\;

ww_DMOut(13) <= \DMOut[13]~output_o\;

ww_DMOut(12) <= \DMOut[12]~output_o\;

ww_DMOut(11) <= \DMOut[11]~output_o\;

ww_DMOut(10) <= \DMOut[10]~output_o\;

ww_DMOut(9) <= \DMOut[9]~output_o\;

ww_DMOut(8) <= \DMOut[8]~output_o\;

ww_DMOut(7) <= \DMOut[7]~output_o\;

ww_DMOut(6) <= \DMOut[6]~output_o\;

ww_DMOut(5) <= \DMOut[5]~output_o\;

ww_DMOut(4) <= \DMOut[4]~output_o\;

ww_DMOut(3) <= \DMOut[3]~output_o\;

ww_DMOut(2) <= \DMOut[2]~output_o\;

ww_DMOut(1) <= \DMOut[1]~output_o\;

ww_DMOut(0) <= \DMOut[0]~output_o\;

ww_FSMState(3) <= \FSMState[3]~output_o\;

ww_FSMState(2) <= \FSMState[2]~output_o\;

ww_FSMState(1) <= \FSMState[1]~output_o\;

ww_FSMState(0) <= \FSMState[0]~output_o\;

ww_Func(15) <= \Func[15]~output_o\;

ww_Func(14) <= \Func[14]~output_o\;

ww_Func(13) <= \Func[13]~output_o\;

ww_Func(12) <= \Func[12]~output_o\;

ww_Func(11) <= \Func[11]~output_o\;

ww_Func(10) <= \Func[10]~output_o\;

ww_Func(9) <= \Func[9]~output_o\;

ww_Func(8) <= \Func[8]~output_o\;

ww_Func(7) <= \Func[7]~output_o\;

ww_Func(6) <= \Func[6]~output_o\;

ww_Func(5) <= \Func[5]~output_o\;

ww_Func(4) <= \Func[4]~output_o\;

ww_Func(3) <= \Func[3]~output_o\;

ww_Func(2) <= \Func[2]~output_o\;

ww_Func(1) <= \Func[1]~output_o\;

ww_Func(0) <= \Func[0]~output_o\;

ww_IR_RX(3) <= \IR_RX[3]~output_o\;

ww_IR_RX(2) <= \IR_RX[2]~output_o\;

ww_IR_RX(1) <= \IR_RX[1]~output_o\;

ww_IR_RX(0) <= \IR_RX[0]~output_o\;

ww_IR_RZ(3) <= \IR_RZ[3]~output_o\;

ww_IR_RZ(2) <= \IR_RZ[2]~output_o\;

ww_IR_RZ(1) <= \IR_RZ[1]~output_o\;

ww_IR_RZ(0) <= \IR_RZ[0]~output_o\;

ww_LED_ALL(9) <= \LED_ALL[9]~output_o\;

ww_LED_ALL(8) <= \LED_ALL[8]~output_o\;

ww_LED_ALL(7) <= \LED_ALL[7]~output_o\;

ww_LED_ALL(6) <= \LED_ALL[6]~output_o\;

ww_LED_ALL(5) <= \LED_ALL[5]~output_o\;

ww_LED_ALL(4) <= \LED_ALL[4]~output_o\;

ww_LED_ALL(3) <= \LED_ALL[3]~output_o\;

ww_LED_ALL(2) <= \LED_ALL[2]~output_o\;

ww_LED_ALL(1) <= \LED_ALL[1]~output_o\;

ww_LED_ALL(0) <= \LED_ALL[0]~output_o\;

ww_OP_1(15) <= \OP_1[15]~output_o\;

ww_OP_1(14) <= \OP_1[14]~output_o\;

ww_OP_1(13) <= \OP_1[13]~output_o\;

ww_OP_1(12) <= \OP_1[12]~output_o\;

ww_OP_1(11) <= \OP_1[11]~output_o\;

ww_OP_1(10) <= \OP_1[10]~output_o\;

ww_OP_1(9) <= \OP_1[9]~output_o\;

ww_OP_1(8) <= \OP_1[8]~output_o\;

ww_OP_1(7) <= \OP_1[7]~output_o\;

ww_OP_1(6) <= \OP_1[6]~output_o\;

ww_OP_1(5) <= \OP_1[5]~output_o\;

ww_OP_1(4) <= \OP_1[4]~output_o\;

ww_OP_1(3) <= \OP_1[3]~output_o\;

ww_OP_1(2) <= \OP_1[2]~output_o\;

ww_OP_1(1) <= \OP_1[1]~output_o\;

ww_OP_1(0) <= \OP_1[0]~output_o\;

ww_OP_2(15) <= \OP_2[15]~output_o\;

ww_OP_2(14) <= \OP_2[14]~output_o\;

ww_OP_2(13) <= \OP_2[13]~output_o\;

ww_OP_2(12) <= \OP_2[12]~output_o\;

ww_OP_2(11) <= \OP_2[11]~output_o\;

ww_OP_2(10) <= \OP_2[10]~output_o\;

ww_OP_2(9) <= \OP_2[9]~output_o\;

ww_OP_2(8) <= \OP_2[8]~output_o\;

ww_OP_2(7) <= \OP_2[7]~output_o\;

ww_OP_2(6) <= \OP_2[6]~output_o\;

ww_OP_2(5) <= \OP_2[5]~output_o\;

ww_OP_2(4) <= \OP_2[4]~output_o\;

ww_OP_2(3) <= \OP_2[3]~output_o\;

ww_OP_2(2) <= \OP_2[2]~output_o\;

ww_OP_2(1) <= \OP_2[1]~output_o\;

ww_OP_2(0) <= \OP_2[0]~output_o\;

ww_PC(15) <= \PC[15]~output_o\;

ww_PC(14) <= \PC[14]~output_o\;

ww_PC(13) <= \PC[13]~output_o\;

ww_PC(12) <= \PC[12]~output_o\;

ww_PC(11) <= \PC[11]~output_o\;

ww_PC(10) <= \PC[10]~output_o\;

ww_PC(9) <= \PC[9]~output_o\;

ww_PC(8) <= \PC[8]~output_o\;

ww_PC(7) <= \PC[7]~output_o\;

ww_PC(6) <= \PC[6]~output_o\;

ww_PC(5) <= \PC[5]~output_o\;

ww_PC(4) <= \PC[4]~output_o\;

ww_PC(3) <= \PC[3]~output_o\;

ww_PC(2) <= \PC[2]~output_o\;

ww_PC(1) <= \PC[1]~output_o\;

ww_PC(0) <= \PC[0]~output_o\;

ww_PM_OUT(15) <= \PM_OUT[15]~output_o\;

ww_PM_OUT(14) <= \PM_OUT[14]~output_o\;

ww_PM_OUT(13) <= \PM_OUT[13]~output_o\;

ww_PM_OUT(12) <= \PM_OUT[12]~output_o\;

ww_PM_OUT(11) <= \PM_OUT[11]~output_o\;

ww_PM_OUT(10) <= \PM_OUT[10]~output_o\;

ww_PM_OUT(9) <= \PM_OUT[9]~output_o\;

ww_PM_OUT(8) <= \PM_OUT[8]~output_o\;

ww_PM_OUT(7) <= \PM_OUT[7]~output_o\;

ww_PM_OUT(6) <= \PM_OUT[6]~output_o\;

ww_PM_OUT(5) <= \PM_OUT[5]~output_o\;

ww_PM_OUT(4) <= \PM_OUT[4]~output_o\;

ww_PM_OUT(3) <= \PM_OUT[3]~output_o\;

ww_PM_OUT(2) <= \PM_OUT[2]~output_o\;

ww_PM_OUT(1) <= \PM_OUT[1]~output_o\;

ww_PM_OUT(0) <= \PM_OUT[0]~output_o\;

ww_REG_RX(15) <= \REG_RX[15]~output_o\;

ww_REG_RX(14) <= \REG_RX[14]~output_o\;

ww_REG_RX(13) <= \REG_RX[13]~output_o\;

ww_REG_RX(12) <= \REG_RX[12]~output_o\;

ww_REG_RX(11) <= \REG_RX[11]~output_o\;

ww_REG_RX(10) <= \REG_RX[10]~output_o\;

ww_REG_RX(9) <= \REG_RX[9]~output_o\;

ww_REG_RX(8) <= \REG_RX[8]~output_o\;

ww_REG_RX(7) <= \REG_RX[7]~output_o\;

ww_REG_RX(6) <= \REG_RX[6]~output_o\;

ww_REG_RX(5) <= \REG_RX[5]~output_o\;

ww_REG_RX(4) <= \REG_RX[4]~output_o\;

ww_REG_RX(3) <= \REG_RX[3]~output_o\;

ww_REG_RX(2) <= \REG_RX[2]~output_o\;

ww_REG_RX(1) <= \REG_RX[1]~output_o\;

ww_REG_RX(0) <= \REG_RX[0]~output_o\;

ww_REG_RZ(15) <= \REG_RZ[15]~output_o\;

ww_REG_RZ(14) <= \REG_RZ[14]~output_o\;

ww_REG_RZ(13) <= \REG_RZ[13]~output_o\;

ww_REG_RZ(12) <= \REG_RZ[12]~output_o\;

ww_REG_RZ(11) <= \REG_RZ[11]~output_o\;

ww_REG_RZ(10) <= \REG_RZ[10]~output_o\;

ww_REG_RZ(9) <= \REG_RZ[9]~output_o\;

ww_REG_RZ(8) <= \REG_RZ[8]~output_o\;

ww_REG_RZ(7) <= \REG_RZ[7]~output_o\;

ww_REG_RZ(6) <= \REG_RZ[6]~output_o\;

ww_REG_RZ(5) <= \REG_RZ[5]~output_o\;

ww_REG_RZ(4) <= \REG_RZ[4]~output_o\;

ww_REG_RZ(3) <= \REG_RZ[3]~output_o\;

ww_REG_RZ(2) <= \REG_RZ[2]~output_o\;

ww_REG_RZ(1) <= \REG_RZ[1]~output_o\;

ww_REG_RZ(0) <= \REG_RZ[0]~output_o\;

ww_SIP_R(15) <= \SIP_R[15]~output_o\;

ww_SIP_R(14) <= \SIP_R[14]~output_o\;

ww_SIP_R(13) <= \SIP_R[13]~output_o\;

ww_SIP_R(12) <= \SIP_R[12]~output_o\;

ww_SIP_R(11) <= \SIP_R[11]~output_o\;

ww_SIP_R(10) <= \SIP_R[10]~output_o\;

ww_SIP_R(9) <= \SIP_R[9]~output_o\;

ww_SIP_R(8) <= \SIP_R[8]~output_o\;

ww_SIP_R(7) <= \SIP_R[7]~output_o\;

ww_SIP_R(6) <= \SIP_R[6]~output_o\;

ww_SIP_R(5) <= \SIP_R[5]~output_o\;

ww_SIP_R(4) <= \SIP_R[4]~output_o\;

ww_SIP_R(3) <= \SIP_R[3]~output_o\;

ww_SIP_R(2) <= \SIP_R[2]~output_o\;

ww_SIP_R(1) <= \SIP_R[1]~output_o\;

ww_SIP_R(0) <= \SIP_R[0]~output_o\;

ww_SOP(15) <= \SOP[15]~output_o\;

ww_SOP(14) <= \SOP[14]~output_o\;

ww_SOP(13) <= \SOP[13]~output_o\;

ww_SOP(12) <= \SOP[12]~output_o\;

ww_SOP(11) <= \SOP[11]~output_o\;

ww_SOP(10) <= \SOP[10]~output_o\;

ww_SOP(9) <= \SOP[9]~output_o\;

ww_SOP(8) <= \SOP[8]~output_o\;

ww_SOP(7) <= \SOP[7]~output_o\;

ww_SOP(6) <= \SOP[6]~output_o\;

ww_SOP(5) <= \SOP[5]~output_o\;

ww_SOP(4) <= \SOP[4]~output_o\;

ww_SOP(3) <= \SOP[3]~output_o\;

ww_SOP(2) <= \SOP[2]~output_o\;

ww_SOP(1) <= \SOP[1]~output_o\;

ww_SOP(0) <= \SOP[0]~output_o\;
END structure;


