#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d4f120 .scope module, "IN_edge_detector" "IN_edge_detector" 2 110;
 .timescale 0 0;
L_0x1dc83f0 .functor NOT 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x1dcb3f0 .functor OR 1, L_0x1dcb1f0, L_0x1dcb290, C4<0>, C4<0>;
v0x1dc52e0_0 .net *"_s11", 0 0, L_0x1dcb1f0; 1 drivers
v0x1dc53a0_0 .net *"_s13", 0 0, L_0x1dcb290; 1 drivers
v0x1dc5440_0 .net *"_s5", 0 0, L_0x1dcaed0; 1 drivers
v0x1dc54e0_0 .net *"_s9", 0 0, L_0x1dcb0b0; 1 drivers
v0x1dc5590_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dc5640_0 .net "clk_180", 0 0, C4<z>; 0 drivers
v0x1dc5700_0 .net "edge_flag", 0 0, L_0x1dcb3f0; 1 drivers
v0x1dc57a0_0 .net "in", 0 0, C4<z>; 0 drivers
RS_0x2b2893a952e8 .resolv tri, L_0x1dcae00, L_0x1dcafc0, C4<zz>, C4<zz>;
v0x1dc58c0_0 .net8 "out", 1 0, RS_0x2b2893a952e8; 2 drivers
v0x1dc5960_0 .net "q0", 0 0, v0x1dc4cf0_0; 1 drivers
v0x1dc5a40_0 .net "q1", 0 0, v0x1dc5190_0; 1 drivers
v0x1dc5ac0_0 .var "reg_out", 1 0;
L_0x1dcae00 .part/pv L_0x1dcaed0, 0, 1, 2;
L_0x1dcaed0 .part v0x1dc5ac0_0, 0, 1;
L_0x1dcafc0 .part/pv L_0x1dcb0b0, 1, 1, 2;
L_0x1dcb0b0 .part v0x1dc5ac0_0, 1, 1;
L_0x1dcb1f0 .part v0x1dc5ac0_0, 0, 1;
L_0x1dcb290 .part v0x1dc5ac0_0, 1, 1;
S_0x1dc4e40 .scope module, "pos_edge" "edge_detector" 2 120, 2 3, S_0x1d4f120;
 .timescale 0 0;
v0x1dc4fa0_0 .alias "clk", 0 0, v0x1dc5590_0;
v0x1dc5060_0 .alias "in", 0 0, v0x1dc57a0_0;
v0x1dc5110_0 .var "in_flipflop", 0 0;
v0x1dc5190_0 .var "out", 0 0;
v0x1dc5240_0 .var "out_flipflop", 0 0;
E_0x1dc4f30 .event posedge, v0x1dc4fa0_0;
S_0x1da0b40 .scope module, "neg_edge" "edge_detector" 2 121, 2 3, S_0x1d4f120;
 .timescale 0 0;
v0x1d71660_0 .net "clk", 0 0, L_0x1dc83f0; 1 drivers
v0x1dc4bb0_0 .alias "in", 0 0, v0x1dc57a0_0;
v0x1dc4c50_0 .var "in_flipflop", 0 0;
v0x1dc4cf0_0 .var "out", 0 0;
v0x1dc4da0_0 .var "out_flipflop", 0 0;
E_0x1da8e80 .event posedge, v0x1d71660_0;
S_0x1da9f00 .scope module, "add7_2" "add7_2" 2 267;
 .timescale 0 0;
v0x1dc5c00_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dc5cc0_0 .net "out", 8 0, v0x1dc5eb0_0; 1 drivers
v0x1dc5d60_0 .net "reg_2", 1 0, C4<zz>; 0 drivers
v0x1dc5e00_0 .net "reg_7", 6 0, C4<zzzzzzz>; 0 drivers
v0x1dc5eb0_0 .var "result", 8 0;
E_0x1dc5bb0 .event posedge, v0x1dc5c00_0;
S_0x1da6e10 .scope module, "fast_edge_detector" "fast_edge_detector" 2 64;
 .timescale 0 0;
v0x1dc6ea0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dc6f60_0 .net "fast_clk", 0 0, C4<z>; 0 drivers
v0x1dc7010_0 .net "fast_clk_180", 0 0, C4<z>; 0 drivers
v0x1dc70c0_0 .net "in", 0 0, C4<z>; 0 drivers
v0x1dc71a0_0 .net "one", 0 0, C4<1>; 1 drivers
v0x1dc7250_0 .net "out", 1 0, v0x1dc7400_0; 1 drivers
v0x1dc72d0_0 .net "q0", 0 0, L_0x1dcb660; 1 drivers
v0x1dc7350_0 .net "q1", 0 0, L_0x1dcb710; 1 drivers
v0x1dc7400_0 .var "reg_out", 1 0;
v0x1dc7480_0 .net "zero", 0 0, C4<0>; 1 drivers
E_0x1dc5f50 .event posedge, v0x1dc6ea0_0;
S_0x1dc5fc0 .scope module, "in_ddr2" "IDDR2" 2 87, 3 21, S_0x1da6e10;
 .timescale 0 0;
P_0x1dc60b8 .param/str "DDR_ALIGNMENT" 3 34, "C0";
P_0x1dc60e0 .param/l "INIT_Q0" 3 35, C4<0>;
P_0x1dc6108 .param/l "INIT_Q1" 3 36, C4<0>;
P_0x1dc6130 .param/str "SRTYPE" 3 37, "SYNC";
L_0x1dcb5d0 .functor BUFZ 1, L_0x1dcb940, C4<0>, C4<0>, C4<0>;
L_0x1dcb660 .functor BUF 1, v0x1dc6a90_0, C4<0>, C4<0>, C4<0>;
L_0x1dcb710 .functor BUF 1, v0x1dc6ce0_0, C4<0>, C4<0>, C4<0>;
v0x1dc6420_0 .alias "C0", 0 0, v0x1dc6f60_0;
v0x1dc64e0_0 .alias "C1", 0 0, v0x1dc7010_0;
v0x1dc6580_0 .alias "CE", 0 0, v0x1dc71a0_0;
v0x1dc6620_0 .alias "D", 0 0, v0x1dc70c0_0;
RS_0x2b2893a954f8 .resolv tri0, L_0x1dcb5d0, C4<z>, C4<z>, C4<z>;
v0x1dc66d0_0 .net8 "GSR", 0 0, RS_0x2b2893a954f8; 1 drivers, strength-aware
v0x1dc6770_0 .alias "Q0", 0 0, v0x1dc72d0_0;
v0x1dc6850_0 .alias "Q1", 0 0, v0x1dc7350_0;
v0x1dc68f0_0 .alias "R", 0 0, v0x1dc7480_0;
v0x1dc6990_0 .alias "S", 0 0, v0x1dc7480_0;
v0x1dc6a10_0 .var "q0_c1_out_int", 0 0;
v0x1dc6a90_0 .var "q0_out", 0 0;
v0x1dc6b30_0 .var "q0_out_int", 0 0;
v0x1dc6c40_0 .var "q1_c0_out_int", 0 0;
v0x1dc6ce0_0 .var "q1_out", 0 0;
v0x1dc6e00_0 .var "q1_out_int", 0 0;
E_0x1dc6160 .event edge, v0x1dc6a10_0, v0x1dc6c40_0, v0x1dc6e00_0, v0x1dc6b30_0;
E_0x1dc6320 .event posedge, v0x1dc64e0_0;
E_0x1dc6370 .event posedge, v0x1dc6420_0;
E_0x1dc63c0 .event edge, v0x1dc68f0_0, v0x1dc66d0_0;
S_0x1da5800 .scope module, "general_counter" "general_counter" 2 226;
 .timescale 0 0;
v0x1dc78e0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dc79b0_0 .var "counter6_0", 6 0;
v0x1dc7a30_0 .net "enable", 0 0, v0x1dc7790_0; 1 drivers
v0x1dc7ae0_0 .var "flag", 0 0;
v0x1dc7b90_0 .net "out", 6 0, v0x1dc79b0_0; 1 drivers
v0x1dc7c10_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x1dc7cb0_0 .net "start", 0 0, C4<z>; 0 drivers
S_0x1dc7500 .scope module, "edge_start" "edge_detector" 2 235, 2 3, S_0x1da5800;
 .timescale 0 0;
v0x1dc75f0_0 .alias "clk", 0 0, v0x1dc78e0_0;
v0x1dc7670_0 .alias "in", 0 0, v0x1dc7cb0_0;
v0x1dc76f0_0 .var "in_flipflop", 0 0;
v0x1dc7790_0 .var "out", 0 0;
v0x1dc7840_0 .var "out_flipflop", 0 0;
E_0x1dc66a0 .event posedge, v0x1dc75f0_0;
S_0x1da2620 .scope module, "glbl" "glbl" 4 5;
 .timescale 0 0;
P_0x1da2548 .param/l "ROC_WIDTH" 4 7, +C4<011000011010100000>;
P_0x1da2570 .param/l "TOC_WIDTH" 4 8, +C4<0>;
L_0x1dcb940 .functor BUFZ 1 [3 3], v0x1dc7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcb9f0 .functor BUFZ 1 [3 3], v0x1dc7f10_0, C4<0>, C4<0>, C4<0>;
L_0x1dcbab0 .functor BUFZ 1 [3 3], v0x1dc8650_0, C4<0>, C4<0>, C4<0>;
v0x1dc7d30_0 .net8 "GSR", 0 0, L_0x1dcb940; 1 drivers, strength-aware
v0x1dc7dd0_0 .var "GSR_int", 0 0;
v0x1dc7e70_0 .net8 "GTS", 0 0, L_0x1dcb9f0; 1 drivers, strength-aware
v0x1dc7f10_0 .var "GTS_int", 0 0;
v0x1dc7fc0_0 .var "JTAG_SEL1_GLBL", 0 0;
v0x1dc8060_0 .var "JTAG_SEL2_GLBL", 0 0;
v0x1dc8140_0 .var "JTAG_SEL3_GLBL", 0 0;
v0x1dc81e0_0 .var "JTAG_SEL4_GLBL", 0 0;
v0x1dc82d0_0 .var "JTAG_USER_TDO1_GLBL", 0 0;
v0x1dc8370_0 .var "JTAG_USER_TDO2_GLBL", 0 0;
v0x1dc8470_0 .var "JTAG_USER_TDO3_GLBL", 0 0;
v0x1dc8510_0 .var "JTAG_USER_TDO4_GLBL", 0 0;
v0x1dc85b0_0 .net8 "PRLD", 0 0, L_0x1dcbab0; 1 drivers, strength-aware
v0x1dc8650_0 .var "PRLD_int", 0 0;
S_0x1da2380 .scope module, "sreg_delay_16" "sreg_delay_16" 2 31;
 .timescale 0 0;
v0x1dc8f30_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dc8fd0_0 .net "in", 0 0, C4<z>; 0 drivers
v0x1dc9050_0 .net "one", 0 0, C4<1>; 1 drivers
v0x1dc9100_0 .net "out", 0 0, v0x1dc91b0_0; 1 drivers
v0x1dc91b0_0 .var "reg_out", 0 0;
v0x1dc9230_0 .net "sreg14_out", 0 0, L_0x1dcbdd0; 1 drivers
v0x1dc92b0_0 .net "zero", 0 0, C4<0>; 1 drivers
S_0x1dc8770 .scope module, "sreg16_lut" "SRL16" 2 45, 5 23, S_0x1da2380;
 .timescale 0 0;
P_0x1dc80e8 .param/l "INIT" 5 25, C4<0000000000000000>;
v0x1dc8900_0 .alias "A0", 0 0, v0x1dc9050_0;
v0x1dc89c0_0 .alias "A1", 0 0, v0x1dc92b0_0;
v0x1dc8a60_0 .alias "A2", 0 0, v0x1dc92b0_0;
v0x1dc8b10_0 .alias "A3", 0 0, v0x1dc92b0_0;
v0x1dc8bc0_0 .alias "CLK", 0 0, v0x1dc8f30_0;
v0x1dc8c40_0 .alias "D", 0 0, v0x1dc8fd0_0;
v0x1dc8d00_0 .alias "Q", 0 0, v0x1dc9230_0;
v0x1dc8da0_0 .net *"_s0", 3 0, L_0x1dcbcd0; 1 drivers
v0x1dc8e90_0 .var "data", 15 0;
E_0x1dc7f90 .event posedge, v0x1dc8bc0_0;
L_0x1dcbcd0 .concat [ 1 1 1 1], C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1dcbdd0 .part/v v0x1dc8e90_0, L_0x1dcbcd0, 1;
S_0x1da2fb0 .scope module, "test" "test" 6 1;
 .timescale 0 0;
v0x1dca5b0_0 .var "clk", 0 0;
v0x1dca630_0 .var "clk_180", 0 0;
v0x1dca6b0_0 .net "edge_flag", 0 0, L_0x1dcc6c0; 1 drivers
v0x1dca760_0 .var "in", 0 0;
RS_0x2b2893a96068 .resolv tri, L_0x1dcbfe0, L_0x1dcc1c0, C4<zz>, C4<zz>;
v0x1dca810_0 .net8 "out", 1 0, RS_0x2b2893a96068; 2 drivers
v0x1dca8c0_0 .var "reg_2", 1 0;
v0x1dca940_0 .var "reg_7", 6 0;
v0x1dca9c0_0 .var "reset", 0 0;
S_0x1dc9330 .scope module, "fast_edge" "START_edge_detector" 6 12, 2 152, S_0x1da2fb0;
 .timescale 0 0;
L_0x1dcbf50 .functor NOT 1, v0x1dca5b0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcc3b0 .functor NOT 1, L_0x1dcc290, C4<0>, C4<0>, C4<0>;
L_0x1dcc6c0 .functor OR 1, L_0x1dcc4b0, L_0x1dcc550, C4<0>, C4<0>;
v0x1dc9d10_0 .net *"_s10", 0 0, L_0x1dcc3b0; 1 drivers
v0x1dc9dd0_0 .net *"_s13", 0 0, L_0x1dcc4b0; 1 drivers
v0x1dc9e70_0 .net *"_s15", 0 0, L_0x1dcc550; 1 drivers
v0x1dc9f10_0 .net *"_s5", 0 0, L_0x1dcc0d0; 1 drivers
v0x1dc9fc0_0 .net *"_s9", 0 0, L_0x1dcc290; 1 drivers
v0x1dca060_0 .net "clk", 0 0, v0x1dca5b0_0; 1 drivers
v0x1dca120_0 .net "clk_180", 0 0, v0x1dca630_0; 1 drivers
v0x1dca1a0_0 .alias "edge_flag", 0 0, v0x1dca6b0_0;
v0x1dca290_0 .net "in", 0 0, v0x1dca760_0; 1 drivers
v0x1dca360_0 .alias "out", 1 0, v0x1dca810_0;
v0x1dca400_0 .net "q0", 0 0, v0x1dc9bc0_0; 1 drivers
v0x1dca480_0 .net "q1", 0 0, v0x1dc9720_0; 1 drivers
v0x1dca530_0 .var "reg_out", 1 0;
L_0x1dcbfe0 .part/pv L_0x1dcc0d0, 0, 1, 2;
L_0x1dcc0d0 .part v0x1dca530_0, 0, 1;
L_0x1dcc1c0 .part/pv L_0x1dcc3b0, 1, 1, 2;
L_0x1dcc290 .part v0x1dca530_0, 1, 1;
L_0x1dcc4b0 .part v0x1dca530_0, 0, 1;
L_0x1dcc550 .part v0x1dca530_0, 1, 1;
S_0x1dc9870 .scope module, "pos_edge" "edge_detector" 2 162, 2 3, S_0x1dc9330;
 .timescale 0 0;
v0x1dc99d0_0 .alias "clk", 0 0, v0x1dca060_0;
v0x1dc9a90_0 .alias "in", 0 0, v0x1dca290_0;
v0x1dc9b40_0 .var "in_flipflop", 0 0;
v0x1dc9bc0_0 .var "out", 0 0;
v0x1dc9c70_0 .var "out_flipflop", 0 0;
E_0x1dc9960 .event posedge, v0x1dc99d0_0;
S_0x1dc9420 .scope module, "neg_edge" "edge_detector" 2 163, 2 3, S_0x1dc9330;
 .timescale 0 0;
v0x1dc9540_0 .net "clk", 0 0, L_0x1dcbf50; 1 drivers
v0x1dc95e0_0 .alias "in", 0 0, v0x1dca290_0;
v0x1dc9680_0 .var "in_flipflop", 0 0;
v0x1dc9720_0 .var "out", 0 0;
v0x1dc97d0_0 .var "out_flipflop", 0 0;
E_0x1dc9510 .event posedge, v0x1dc9540_0;
S_0x1da0e70 .scope module, "timestamp_counter" "timestamp_counter" 2 194;
 .timescale 0 0;
v0x1dcaab0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1dcab70_0 .var "counter28_0", 28 0;
v0x1dcac10_0 .net "gate", 0 0, C4<z>; 0 drivers
v0x1dcacb0_0 .net "out", 28 0, v0x1dcab70_0; 1 drivers
E_0x1dca7e0 .event posedge, v0x1dcaab0_0;
    .scope S_0x1dc4e40;
T_0 ;
    %set/v v0x1dc5190_0, 0, 1;
    %set/v v0x1dc5240_0, 0, 1;
    %set/v v0x1dc5110_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1dc4e40;
T_1 ;
    %wait E_0x1dc4f30;
    %load/v 8, v0x1dc5060_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc5110_0, 0, 8;
    %load/v 8, v0x1dc5110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc5240_0, 0, 8;
    %load/v 8, v0x1dc5110_0, 1;
    %load/v 9, v0x1dc5240_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc5190_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1da0b40;
T_2 ;
    %set/v v0x1dc4cf0_0, 0, 1;
    %set/v v0x1dc4da0_0, 0, 1;
    %set/v v0x1dc4c50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1da0b40;
T_3 ;
    %wait E_0x1da8e80;
    %load/v 8, v0x1dc4bb0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc4c50_0, 0, 8;
    %load/v 8, v0x1dc4c50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc4da0_0, 0, 8;
    %load/v 8, v0x1dc4c50_0, 1;
    %load/v 9, v0x1dc4da0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc4cf0_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d4f120;
T_4 ;
    %ix/load 0, 0, 0;
    %set/x0 v0x1dc5ac0_0, 0, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x1dc5ac0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1d4f120;
T_5 ;
    %wait E_0x1dc4f30;
    %load/v 8, v0x1dc5ac0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.0, 4;
    %load/x1p 9, v0x1dc5ac0_0, 1;
    %jmp T_5.1;
T_5.0 ;
    %mov 9, 2, 1;
T_5.1 ;
; Save base=9 wid=1 in lookaside.
    %or 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1dc5ac0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1dc5ac0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x1dc5960_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1dc5ac0_0, 0, 8;
    %load/v 8, v0x1dc5a40_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1dc5ac0_0, 0, 8;
T_5.3 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1da9f00;
T_6 ;
    %set/v v0x1dc5eb0_0, 0, 9;
    %end;
    .thread T_6;
    .scope S_0x1da9f00;
T_7 ;
    %wait E_0x1dc5bb0;
    %load/v 8, v0x1dc5e00_0, 7;
    %movi 15, 0, 12;
    %muli 8, 4, 19;
    %load/v 27, v0x1dc5d60_0, 2;
    %mov 29, 0, 17;
    %add 8, 27, 19;
    %set/v v0x1dc5eb0_0, 8, 9;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1dc5fc0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0x1dc5fc0;
T_9 ;
    %wait E_0x1dc63c0;
    %load/v 8, v0x1dc66d0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_9.0, 4;
    %cassign/v v0x1dc6b30_0, 0, 1;
    %cassign/v v0x1dc6e00_0, 0, 1;
    %cassign/v v0x1dc6a10_0, 0, 1;
    %cassign/v v0x1dc6c40_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %deassign v0x1dc6b30_0, 0, 1;
    %deassign v0x1dc6e00_0, 0, 1;
    %deassign v0x1dc6a10_0, 0, 1;
    %deassign v0x1dc6c40_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1dc5fc0;
T_10 ;
    %wait E_0x1dc6370;
    %load/v 8, v0x1dc68f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %and 8, 1, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6b30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6c40_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1dc68f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1dc6990_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %and 8, 1, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6b30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6c40_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1dc6580_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1dc68f0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1dc6990_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v0x1dc6620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6b30_0, 0, 8;
    %load/v 8, v0x1dc6e00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6c40_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1dc5fc0;
T_11 ;
    %wait E_0x1dc6320;
    %load/v 8, v0x1dc68f0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %and 8, 1, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6e00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a10_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1dc68f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x1dc6990_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %and 8, 1, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6e00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a10_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x1dc6580_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0x1dc68f0_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1dc6990_0, 1;
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0x1dc6620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6e00_0, 0, 8;
    %load/v 8, v0x1dc6b30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a10_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1dc5fc0;
T_12 ;
    %wait E_0x1dc6160;
    %movi 8, 17200, 16;
    %movi 24, 1313820229, 16;
    %cmp/u 8, 24, 16;
    %jmp/1 T_12.0, 6;
    %movi 24, 17200, 16;
    %cmp/u 8, 24, 16;
    %jmp/1 T_12.1, 6;
    %movi 40, 17201, 16;
    %cmp/u 8, 40, 16;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/v 8, v0x1dc6b30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a90_0, 0, 8;
    %load/v 8, v0x1dc6e00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6ce0_0, 0, 8;
    %jmp T_12.3;
T_12.1 ;
    %load/v 8, v0x1dc6b30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a90_0, 0, 8;
    %load/v 8, v0x1dc6c40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6ce0_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v0x1dc6a10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6a90_0, 0, 8;
    %load/v 8, v0x1dc6e00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc6ce0_0, 0, 8;
    %jmp T_12.3;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1da6e10;
T_13 ;
    %ix/load 0, 0, 0;
    %set/x0 v0x1dc7400_0, 0, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x1dc7400_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1da6e10;
T_14 ;
    %wait E_0x1dc5f50;
    %load/v 8, v0x1dc72d0_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1dc7400_0, 0, 8;
    %load/v 8, v0x1dc7350_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1dc7400_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1dc7500;
T_15 ;
    %set/v v0x1dc7790_0, 0, 1;
    %set/v v0x1dc7840_0, 0, 1;
    %set/v v0x1dc76f0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x1dc7500;
T_16 ;
    %wait E_0x1dc66a0;
    %load/v 8, v0x1dc7670_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc76f0_0, 0, 8;
    %load/v 8, v0x1dc76f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc7840_0, 0, 8;
    %load/v 8, v0x1dc76f0_0, 1;
    %load/v 9, v0x1dc7840_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc7790_0, 0, 8;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1da5800;
T_17 ;
    %set/v v0x1dc79b0_0, 0, 7;
    %set/v v0x1dc7ae0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x1da5800;
T_18 ;
    %wait E_0x1dc66a0;
    %load/v 8, v0x1dc7a30_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc7ae0_0, 0, 1;
T_18.0 ;
    %load/v 8, v0x1dc7c10_0, 1;
    %load/v 9, v0x1dc79b0_0, 7;
    %cmpi/u 9, 127, 7;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 7, 0;
    %assign/v0 v0x1dc79b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc7ae0_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x1dc7ae0_0, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0x1dc79b0_0, 7;
    %mov 15, 0, 25;
    %addi 8, 1, 32;
    %ix/load 0, 7, 0;
    %assign/v0 v0x1dc79b0_0, 0, 8;
T_18.4 ;
T_18.3 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1da2620;
T_19 ;
    %set/v v0x1dc7fc0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x1da2620;
T_20 ;
    %set/v v0x1dc8060_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1da2620;
T_21 ;
    %set/v v0x1dc8140_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x1da2620;
T_22 ;
    %set/v v0x1dc81e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1da2620;
T_23 ;
    %set/v v0x1dc82d0_0, 3, 1;
    %end;
    .thread T_23;
    .scope S_0x1da2620;
T_24 ;
    %set/v v0x1dc8370_0, 3, 1;
    %end;
    .thread T_24;
    .scope S_0x1da2620;
T_25 ;
    %set/v v0x1dc8470_0, 3, 1;
    %end;
    .thread T_25;
    .scope S_0x1da2620;
T_26 ;
    %set/v v0x1dc8510_0, 3, 1;
    %end;
    .thread T_26;
    .scope S_0x1da2620;
T_27 ;
    %set/v v0x1dc7dd0_0, 1, 1;
    %set/v v0x1dc8650_0, 1, 1;
    %delay 100000, 0;
    %set/v v0x1dc7dd0_0, 0, 1;
    %set/v v0x1dc8650_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x1da2620;
T_28 ;
    %set/v v0x1dc7f10_0, 1, 1;
    %delay 0, 0;
    %set/v v0x1dc7f10_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1dc8770;
T_29 ;
    %cassign/v v0x1dc8e90_0, 0, 16;
T_29.0 ;
    %load/v 8, v0x1dc8bc0_0, 1;
    %cmpi/u 8, 1, 1;
    %mov 8, 6, 1;
    %load/v 9, v0x1dc8bc0_0, 1;
    %cmp/u 9, 2, 1;
    %or 8, 6, 1;
    %jmp/0xz T_29.1, 8;
    %delay 10, 0;
    %jmp T_29.0;
T_29.1 ;
    %deassign v0x1dc8e90_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x1dc8770;
T_30 ;
    %wait E_0x1dc7f90;
    %load/v 8, v0x1dc8c40_0, 1;
    %load/v 9, v0x1dc8e90_0, 15; Select 15 out of 16 bits
    %ix/load 0, 16, 0;
    %assign/v0 v0x1dc8e90_0, 100, 8;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1da2380;
T_31 ;
    %set/v v0x1dc91b0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x1da2380;
T_32 ;
    %wait E_0x1dc7f90;
    %load/v 8, v0x1dc9230_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc91b0_0, 0, 8;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1dc9870;
T_33 ;
    %set/v v0x1dc9bc0_0, 0, 1;
    %set/v v0x1dc9c70_0, 0, 1;
    %set/v v0x1dc9b40_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x1dc9870;
T_34 ;
    %wait E_0x1dc9960;
    %load/v 8, v0x1dc9a90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc9b40_0, 0, 8;
    %load/v 8, v0x1dc9b40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc9c70_0, 0, 8;
    %load/v 8, v0x1dc9b40_0, 1;
    %load/v 9, v0x1dc9c70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc9bc0_0, 0, 8;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1dc9420;
T_35 ;
    %set/v v0x1dc9720_0, 0, 1;
    %set/v v0x1dc97d0_0, 0, 1;
    %set/v v0x1dc9680_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x1dc9420;
T_36 ;
    %wait E_0x1dc9510;
    %load/v 8, v0x1dc95e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc9680_0, 0, 8;
    %load/v 8, v0x1dc9680_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc97d0_0, 0, 8;
    %load/v 8, v0x1dc9680_0, 1;
    %load/v 9, v0x1dc97d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dc9720_0, 0, 8;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1dc9330;
T_37 ;
    %ix/load 0, 0, 0;
    %set/x0 v0x1dca530_0, 0, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x1dca530_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x1dc9330;
T_38 ;
    %wait E_0x1dc9960;
    %load/v 8, v0x1dca530_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_38.0, 4;
    %load/x1p 9, v0x1dca530_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %mov 9, 2, 1;
T_38.1 ;
; Save base=9 wid=1 in lookaside.
    %or 8, 9, 1;
    %jmp/0xz  T_38.2, 8;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1dca530_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1dca530_0, 0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x1dca400_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x1dca530_0, 0, 8;
    %load/v 8, v0x1dca480_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x1dca530_0, 0, 8;
T_38.3 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1da2fb0;
T_39 ;
    %delay 2, 0;
    %load/v 8, v0x1dca5b0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dca5b0_0, 0, 8;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1da2fb0;
T_40 ;
    %delay 2, 0;
    %load/v 8, v0x1dca630_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1dca630_0, 0, 8;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1da2fb0;
T_41 ;
    %movi 8, 109, 7;
    %set/v v0x1dca940_0, 8, 7;
    %movi 8, 1, 2;
    %set/v v0x1dca8c0_0, 8, 2;
    %set/v v0x1dca9c0_0, 0, 1;
    %set/v v0x1dca5b0_0, 0, 1;
    %set/v v0x1dca630_0, 1, 1;
    %set/v v0x1dca5b0_0, 0, 1;
    %set/v v0x1dca760_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x1da2fb0;
T_42 ;
    %wait E_0x1dc9960;
    %delay 39, 0;
    %set/v v0x1dca760_0, 1, 1;
    %delay 1700, 0;
    %set/v v0x1dca9c0_0, 1, 1;
    %delay 1750, 0;
    %set/v v0x1dca9c0_0, 0, 1;
    %delay 3000, 0;
    %set/v v0x1dca760_0, 0, 1;
    %delay 7000, 0;
    %vpi_call 6 37 "$finish";
    %jmp T_42;
    .thread T_42;
    .scope S_0x1da2fb0;
T_43 ;
    %vpi_call 6 43 "$dumpfile", "out.vcd";
    %vpi_call 6 44 "$dumpvars";
    %vpi_call 6 45 "$dumpall";
    %vpi_call 6 46 "$dumpon";
    %vpi_call 6 48 "$monitor", v0x1dca5b0_0, " ", v0x1dca760_0, " ", v0x1dca810_0;
    %end;
    .thread T_43;
    .scope S_0x1da0e70;
T_44 ;
    %set/v v0x1dcab70_0, 0, 29;
    %end;
    .thread T_44;
    .scope S_0x1da0e70;
T_45 ;
    %wait E_0x1dca7e0;
    %load/v 8, v0x1dcac10_0, 1;
    %jmp/0xz  T_45.0, 8;
    %load/v 8, v0x1dcab70_0, 29;
    %mov 37, 0, 3;
    %addi 8, 1, 32;
    %ix/load 0, 29, 0;
    %assign/v0 v0x1dcab70_0, 0, 8;
    %jmp T_45.1;
T_45.0 ;
    %ix/load 0, 29, 0;
    %assign/v0 v0x1dcab70_0, 0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "delay.v";
    "IDDR2.v";
    "glbl.v";
    "SRL16.v";
    "test.v";
