// Seed: 2277507852
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input tri0 id_6#(
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1)
    )
);
  assign id_8[1&-1] = 1'h0;
  parameter id_12 = 1;
  wire [1 : 1] id_13;
  assign id_10 = -1 && id_5;
  wire id_14;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd72,
    parameter id_12 = 32'd36,
    parameter id_17 = 32'd11
) (
    input tri _id_0,
    output supply0 id_1,
    output wire id_2,
    output uwire id_3,
    output tri id_4,
    input wire id_5,
    output tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    output supply0 id_11,
    input wand _id_12,
    output wor id_13,
    output supply1 id_14,
    input uwire id_15,
    input uwire id_16,
    input wor _id_17,
    output logic id_18,
    output wor id_19
);
  assign id_13 = -1'b0;
  uwire [id_17 : id_12  -  id_0] id_21 = 1;
  module_0 modCall_1 (
      id_16,
      id_19,
      id_2,
      id_16,
      id_8,
      id_15,
      id_15
  );
  always begin : LABEL_0
    id_18 = -1;
  end
endmodule
