module clock_phasing_tb();
reg clk,rst;
wire clk_0, clk_90, clk_180, clk_270;
clock_phasing dut(clk,rst,clk_0,clk_90,clk_180,clk_270);
always #5 clk=~clk;
initial begin
clk=0;
rst=1; #10 rst=0;
#50;
$finish;
end
endmodule
