<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="1510">Logic optimization</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Logic optimization</h1>
<hr/>

<p><strong>Logic optimization</strong>, a part of <a href="logic_synthesis" title="wikilink">logic synthesis</a> in <a class="uri" href="electronics" title="wikilink">electronics</a>, is the process of finding an equivalent representation of the specified <a href="logic_circuit" title="wikilink">logic circuit</a> under one or more specified constraints. Generally the circuit is constrained to minimum chip area meeting a prespecified delay.</p>
<h2 id="introduction">Introduction</h2>

<p>With the advent of <a href="logic_synthesis" title="wikilink">logic synthesis</a>, one of the biggest challenges faced by the <a href="Electronic_design_automation" title="wikilink">Electronic design automation</a>(EDA) industry was to find the best <a class="uri" href="netlist" title="wikilink">netlist</a> representation of the given design description. While <a href="two-level_logic_optimization" title="wikilink">two-level logic optimization</a> had long existed in the form of the <a href="Quine–McCluskey_algorithm" title="wikilink">Quine–McCluskey algorithm</a>, later followed by the <a href="Espresso_heuristic_logic_minimizer" title="wikilink">Espresso heuristic logic minimizer</a>, the rapidly improving chip densities, and the wide adoption of <a href="Hardware_description_language" title="wikilink">HDLs</a> for circuit description, formalized the logic optimization domain as it exists today.</p>

<p>Today, logic optimization is divided into various categories based on two criteria:</p>

<p><strong>Based on circuit representation</strong></p>
<ul>
<li>Two-level logic optimization</li>
<li>Multi-level logic optimization'''</li>
</ul>

<p>'''Based on circuit characteristics '''</p>
<ul>
<li>Sequential logic optimization</li>
<li>Combinational logic optimization</li>
</ul>

<p>While a <a href="two-level_circuit_representation" title="wikilink">two-level circuit representation</a> of circuits strictly refers to the flattened view of the circuit in terms of SOPs (<a href="Canonical_form_(Boolean_algebra)" title="wikilink">sum-of-products</a>) — which is more applicable to a <a href="Programmable_logic_array" title="wikilink">PLA</a> implementation of the design — a <a href="multi-level_representation" title="wikilink">multi-level representation</a> is a more generic view of the circuit in terms of arbitrarily connected SOPs, POSs (<a href="Canonical_form_(Boolean_algebra)" title="wikilink">product-of-sums</a>), factored form etc. Logic optimization algorithms generally work either on the structural (SOPs, factored form) or functional (BDDs, ADDs) representation of the circuit.</p>
<h2 id="two-level-versus-multi-level-representations">Two-level versus multi-level representations</h2>

<p>If we have two functions <em>F</em><sub>1</sub> and <em>F</em><sub>2</sub>:</p>

<p>

<math display="block" id="Logic_optimization:0">
 <semantics>
  <mrow>
   <mrow>
    <msub>
     <mi>F</mi>
     <mn>1</mn>
    </msub>
    <mo>=</mo>
    <mrow>
     <mrow>
      <mi>A</mi>
      <mi>B</mi>
     </mrow>
     <mo>+</mo>
     <mrow>
      <mi>A</mi>
      <mi>C</mi>
     </mrow>
     <mo>+</mo>
     <mrow>
      <mi>A</mi>
      <mi>D</mi>
     </mrow>
    </mrow>
   </mrow>
   <mo>,</mo>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>F</ci>
     <cn type="integer">1</cn>
    </apply>
    <apply>
     <plus></plus>
     <apply>
      <times></times>
      <ci>A</ci>
      <ci>B</ci>
     </apply>
     <apply>
      <times></times>
      <ci>A</ci>
      <ci>C</ci>
     </apply>
     <apply>
      <times></times>
      <ci>A</ci>
      <ci>D</ci>
     </apply>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   F_{1}=AB+AC+AD,\,
  </annotation>
 </semantics>
</math>

</p>

<p>

<math display="block" id="Logic_optimization:1">
 <semantics>
  <mrow>
   <mrow>
    <msub>
     <mi>F</mi>
     <mn>2</mn>
    </msub>
    <mo>=</mo>
    <mrow>
     <mrow>
      <msup>
       <mi>A</mi>
       <mo>′</mo>
      </msup>
      <mi>B</mi>
     </mrow>
     <mo>+</mo>
     <mrow>
      <msup>
       <mi>A</mi>
       <mo>′</mo>
      </msup>
      <mi>C</mi>
     </mrow>
     <mo>+</mo>
     <mrow>
      <msup>
       <mi>A</mi>
       <mo>′</mo>
      </msup>
      <mi>E</mi>
     </mrow>
    </mrow>
   </mrow>
   <mo>.</mo>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <eq></eq>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>F</ci>
     <cn type="integer">2</cn>
    </apply>
    <apply>
     <plus></plus>
     <apply>
      <times></times>
      <apply>
       <csymbol cd="ambiguous">superscript</csymbol>
       <ci>A</ci>
       <ci>normal-′</ci>
      </apply>
      <ci>B</ci>
     </apply>
     <apply>
      <times></times>
      <apply>
       <csymbol cd="ambiguous">superscript</csymbol>
       <ci>A</ci>
       <ci>normal-′</ci>
      </apply>
      <ci>C</ci>
     </apply>
     <apply>
      <times></times>
      <apply>
       <csymbol cd="ambiguous">superscript</csymbol>
       <ci>A</ci>
       <ci>normal-′</ci>
      </apply>
      <ci>E</ci>
     </apply>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   F_{2}=A^{\prime}B+A^{\prime}C+A^{\prime}E.\,
  </annotation>
 </semantics>
</math>

</p>

<p>The above 2-level representation takes six product terms and 24 transistors in CMOS Rep.</p>

<p>A functionally equivalent representation in multilevel can be:</p>
<dl>
<dd><em>P</em> = <em>B</em> + <em>C</em>.
</dd>
</dl>
<dl>
<dd><em>F</em><sub>1</sub> = <em>AP</em> + <em>AD</em>.
</dd>
</dl>
<dl>
<dd><em>F</em><sub>2</sub> = <em>A'P</em> + <em>A'E</em>.
</dd>
</dl>

<p>While the number of levels here is 3, the total number of product terms and literals reduce  because of the sharing of the term B + C.</p>

<p>Similarly, we distinguish between <a href="Sequential_logic" title="wikilink">sequential</a> and <a href="Combinational_logic" title="wikilink">combinational circuits</a>, whose behavior can be described in terms of <a href="finite-state_machine" title="wikilink">finite-state machine</a> state tables/diagrams or by Boolean functions and relations respectively.</p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Binary_decision_diagram" title="wikilink">Binary decision diagram</a></li>
<li><a href="Circuit_minimization" title="wikilink">Circuit minimization</a></li>
</ul>
<h2 id="references-and-further-reading">References and further reading</h2>
<ul>
<li>

<p>Chapters 7-9 cover combinatorial two-level, combinatorial multi-level, and respectively sequential circuit optimization.</p></li>
<li></li>
</ul>

<p>"</p>

<p><a href="Category:Electronic_engineering" title="wikilink">Category:Electronic engineering</a> <a href="Category:Electronic_design" title="wikilink">Category:Electronic design</a> <a href="Category:Digital_electronics" title="wikilink">Category:Digital electronics</a> <a href="Category:Electronic_design_automation" title="wikilink">Category:Electronic design automation</a> <a href="Category:Electronics_optimization" title="wikilink">Category:Electronics optimization</a></p>
</body>
</html>
