--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 06 03:43:45 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     traffic_lights
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets all_time_7__N_25]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            1629 items scored, 1629 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 6.571ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i0  (to clk_c +)

   Delay:                  11.411ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

     11.411ns data_path time_cnt_543__i0 to time_cnt_543__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.571ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_305_add_2_1
Route         1   e 0.020                                  n1973
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_3
Route         1   e 0.020                                  n1974
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_5
Route         1   e 0.020                                  n1975
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_7
Route         1   e 0.020                                  n1976
FCI_TO_F    ---     0.598            CIN to S[2]           sub_305_add_2_9
Route         1   e 0.941                                  countdown[7]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         3   e 1.258                                  n9
LUT4        ---     0.493              D to Z              i2_3_lut_rep_21_4_lut
Route         1   e 0.941                                  n2334
LUT4        ---     0.493              B to Z              i2_3_lut_rep_20
Route         2   e 1.141                                  n2333
LUT4        ---     0.493              D to Z              i1611_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1719
                  --------
                   11.411  (37.8% logic, 62.2% route), 10 logic levels.


Error:  The following path violates requirements by 6.571ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i4  (to clk_c +)

   Delay:                  11.411ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

     11.411ns data_path time_cnt_543__i0 to time_cnt_543__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.571ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_305_add_2_1
Route         1   e 0.020                                  n1973
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_3
Route         1   e 0.020                                  n1974
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_5
Route         1   e 0.020                                  n1975
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_7
Route         1   e 0.020                                  n1976
FCI_TO_F    ---     0.598            CIN to S[2]           sub_305_add_2_9
Route         1   e 0.941                                  countdown[7]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         3   e 1.258                                  n9
LUT4        ---     0.493              D to Z              i2_3_lut_rep_21_4_lut
Route         1   e 0.941                                  n2334
LUT4        ---     0.493              B to Z              i2_3_lut_rep_20
Route         2   e 1.141                                  n2333
LUT4        ---     0.493              D to Z              i1611_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1719
                  --------
                   11.411  (37.8% logic, 62.2% route), 10 logic levels.


Error:  The following path violates requirements by 6.571ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             time_cnt_543__i0  (from clk_c +)
   Destination:    FD1P3IX    CD             time_cnt_543__i3  (to clk_c +)

   Delay:                  11.411ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

     11.411ns data_path time_cnt_543__i0 to time_cnt_543__i3 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 6.571ns

 Path Details: time_cnt_543__i0 to time_cnt_543__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              time_cnt_543__i0 (from clk_c)
Route         2   e 1.198                                  time_cnt[0]
A1_TO_FCO   ---     0.827           B[2] to COUT           sub_305_add_2_1
Route         1   e 0.020                                  n1973
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_3
Route         1   e 0.020                                  n1974
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_5
Route         1   e 0.020                                  n1975
FCI_TO_FCO  ---     0.157            CIN to COUT           sub_305_add_2_7
Route         1   e 0.020                                  n1976
FCI_TO_F    ---     0.598            CIN to S[2]           sub_305_add_2_9
Route         1   e 0.941                                  countdown[7]
LUT4        ---     0.493              C to Z              i2_3_lut
Route         3   e 1.258                                  n9
LUT4        ---     0.493              D to Z              i2_3_lut_rep_21_4_lut
Route         1   e 0.941                                  n2334
LUT4        ---     0.493              B to Z              i2_3_lut_rep_20
Route         2   e 1.141                                  n2333
LUT4        ---     0.493              D to Z              i1611_2_lut_3_lut_4_lut
Route         8   e 1.540                                  n1719
                  --------
                   11.411  (37.8% logic, 62.2% route), 10 logic levels.

Warning: 11.571 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets all_time_7__N_25]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    11.571 ns|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1424                                   |      29|     851|     52.24%
                                        |        |        |
n1719                                   |       8|     496|     30.45%
                                        |        |        |
n2247                                   |       1|     454|     27.87%
                                        |        |        |
n2333                                   |       2|     351|     21.55%
                                        |        |        |
n1423                                   |      23|     348|     21.36%
                                        |        |        |
n12_adj_3                               |       1|     346|     21.24%
                                        |        |        |
n2334                                   |       1|     297|     18.23%
                                        |        |        |
clk_c_enable_12                         |      11|     253|     15.53%
                                        |        |        |
n9                                      |       3|     242|     14.86%
                                        |        |        |
n12                                     |       1|     200|     12.28%
                                        |        |        |
n13                                     |       1|     200|     12.28%
                                        |        |        |
n2198                                   |       1|     181|     11.11%
                                        |        |        |
n1974                                   |       1|     165|     10.13%
                                        |        |        |
n1975                                   |       1|     165|     10.13%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1629  Score: 5646006

Constraints cover  2717 paths, 190 nets, and 408 connections (71.1% coverage)


Peak memory: 80818176 bytes, TRCE: 1753088 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
