---
crate: rp2040_hal
layout: gnatdoc
gnatdoc: {
name: "RP2040_SVD.IO_QSPI",
qualified_name: "RP2040_SVD.IO_QSPI",
signature: "rp2040_svd.io_qspi",
enclosing: "rp2040_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
simple_types:    [
       {
       name: "GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field is\n  (xip_sclk,\n   sio_30,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_FUNCSEL_Field is\n  (xip_sd0,\n   sio_32,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_FUNCSEL_Field is\n  (xip_sd1,\n   sio_33,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_FUNCSEL_Field is\n  (xip_sd2,\n   sio_34,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_FUNCSEL_Field is\n  (xip_sd3,\n   sio_35,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_FUNCSEL_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_FUNCSEL_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_funcsel_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_FUNCSEL_Field is\n  (xip_ss_n,\n   sio_31,\n   null_k)\n  with Size => 5;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_INOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_INOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_inover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the peri input\n@enum INVERT\n  drive peri input low\n@enum LOW\n  drive peri input high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_INOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_IRQOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_IRQOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_irqover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  invert the interrupt\n@enum INVERT\n  drive interrupt low\n@enum LOW\n  drive interrupt high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_IRQOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_OEOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_OEOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_oeover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output enable from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  disable output\n@enum DISABLE\n  enable output\n@enum ENABLE",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_OEOVER_Field is\n   NORMAL,\n   INVERT,\n   DISABLE,\n   ENABLE)\n  with Size => 2;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_OUTOVER_Field",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_OUTOVER_Field",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_outover_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum NORMAL\n  drive output from inverse of peripheral signal selected by funcsel\n@enum INVERT\n  drive output low\n@enum LOW\n  drive output high\n@enum HIGH",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_OUTOVER_Field is\n   NORMAL,\n   INVERT,\n   LOW,\n   HIGH)\n  with Size => 2;",
       }   ,
   ]
,record_types:    [
       {
       name: "DORMANT_WAKE_INTE_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.DORMANT_WAKE_INTE_Register",
       signature: "rp2040_svd.io_qspi.dormant_wake_inte_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DORMANT_WAKE_INTE_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "DORMANT_WAKE_INTF_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.DORMANT_WAKE_INTF_Register",
       signature: "rp2040_svd.io_qspi.dormant_wake_intf_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DORMANT_WAKE_INTF_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "DORMANT_WAKE_INTS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.DORMANT_WAKE_INTS_Register",
       signature: "rp2040_svd.io_qspi.dormant_wake_ints_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type DORMANT_WAKE_INTS_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;\n   Reserved_24_31            : HAL.UInt8;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SCLK_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SCLK_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SCLK_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SCLK_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SCLK_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SCLK_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SCLK_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sclk_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SCLK_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD0_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SD0_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SD0_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SD0_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SD0_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SD0_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD0_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD0_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd0_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD0_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD1_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SD1_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SD1_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SD1_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SD1_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SD1_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD1_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD1_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd1_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD1_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD2_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SD2_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SD2_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SD2_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SD2_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SD2_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD2_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD2_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd2_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD2_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD3_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SD3_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SD3_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SD3_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SD3_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SD3_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SD3_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SD3_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_sd3_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SD3_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SS_CTRL_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_CTRL_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_ctrl_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SS_CTRL_Register is record\n   FUNCSEL        : GPIO_QSPI_SS_CTRL_FUNCSEL_Field :=\n                     RP2040_SVD.IO_QSPI.null_k;\n   Reserved_5_7   : HAL.UInt3 := 16#0#;\n   OUTOVER        : GPIO_QSPI_SS_CTRL_OUTOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_10_11 : HAL.UInt2 := 16#0#;\n   OEOVER         : GPIO_QSPI_SS_CTRL_OEOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_14_15 : HAL.UInt2 := 16#0#;\n   INOVER         : GPIO_QSPI_SS_CTRL_INOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_18_27 : HAL.UInt10 := 16#0#;\n   IRQOVER        : GPIO_QSPI_SS_CTRL_IRQOVER_Field :=\n                     RP2040_SVD.IO_QSPI.NORMAL;\n   Reserved_30_31 : HAL.UInt2 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "GPIO_QSPI_SS_STATUS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.GPIO_QSPI_SS_STATUS_Register",
       signature: "rp2040_svd.io_qspi.gpio_qspi_ss_status_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type GPIO_QSPI_SS_STATUS_Register is record\n   Reserved_0_7   : HAL.UInt8;\n   OUTFROMPERI    : Boolean;\n   OUTTOPAD       : Boolean;\n   Reserved_10_11 : HAL.UInt2;\n   OEFROMPERI     : Boolean;\n   OETOPAD        : Boolean;\n   Reserved_14_16 : HAL.UInt3;\n   INFROMPAD      : Boolean;\n   Reserved_18_18 : HAL.Bit;\n   INTOPERI       : Boolean;\n   Reserved_20_23 : HAL.UInt4;\n   IRQFROMPAD     : Boolean;\n   Reserved_25_25 : HAL.Bit;\n   IRQTOPROC      : Boolean;\n   Reserved_27_31 : HAL.UInt5;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTR_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.INTR_Register",
       signature: "rp2040_svd.io_qspi.intr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTR_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "IO_QSPI_Peripheral",
       qualified_name: "RP2040_SVD.IO_QSPI.IO_QSPI_Peripheral",
       signature: "rp2040_svd.io_qspi.io_qspi_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type IO_QSPI_Peripheral is record\n   GPIO_QSPI_SCLK_STATUS : aliased GPIO_QSPI_SCLK_STATUS_Register;\n   GPIO_QSPI_SCLK_CTRL   : aliased GPIO_QSPI_SCLK_CTRL_Register;\n   GPIO_QSPI_SS_STATUS   : aliased GPIO_QSPI_SS_STATUS_Register;\n   GPIO_QSPI_SS_CTRL     : aliased GPIO_QSPI_SS_CTRL_Register;\n   GPIO_QSPI_SD0_STATUS  : aliased GPIO_QSPI_SD0_STATUS_Register;\n   GPIO_QSPI_SD0_CTRL    : aliased GPIO_QSPI_SD0_CTRL_Register;\n   GPIO_QSPI_SD1_STATUS  : aliased GPIO_QSPI_SD1_STATUS_Register;\n   GPIO_QSPI_SD1_CTRL    : aliased GPIO_QSPI_SD1_CTRL_Register;\n   GPIO_QSPI_SD2_STATUS  : aliased GPIO_QSPI_SD2_STATUS_Register;\n   GPIO_QSPI_SD2_CTRL    : aliased GPIO_QSPI_SD2_CTRL_Register;\n   GPIO_QSPI_SD3_STATUS  : aliased GPIO_QSPI_SD3_STATUS_Register;\n   GPIO_QSPI_SD3_CTRL    : aliased GPIO_QSPI_SD3_CTRL_Register;\n   INTR                  : aliased INTR_Register;\n   PROC0_INTE            : aliased PROC0_INTE_Register;\n   PROC0_INTF            : aliased PROC0_INTF_Register;\n   PROC0_INTS            : aliased PROC0_INTS_Register;\n   PROC1_INTE            : aliased PROC1_INTE_Register;\n   PROC1_INTF            : aliased PROC1_INTF_Register;\n   PROC1_INTS            : aliased PROC1_INTS_Register;\n   DORMANT_WAKE_INTE     : aliased DORMANT_WAKE_INTE_Register;\n   DORMANT_WAKE_INTF     : aliased DORMANT_WAKE_INTF_Register;\n   DORMANT_WAKE_INTS     : aliased DORMANT_WAKE_INTS_Register;\nend record\n  with Volatile;",
       }   ,
       {
       name: "PROC0_INTE_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC0_INTE_Register",
       signature: "rp2040_svd.io_qspi.proc0_inte_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC0_INTE_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PROC0_INTF_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC0_INTF_Register",
       signature: "rp2040_svd.io_qspi.proc0_intf_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC0_INTF_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PROC0_INTS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC0_INTS_Register",
       signature: "rp2040_svd.io_qspi.proc0_ints_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC0_INTS_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;\n   Reserved_24_31            : HAL.UInt8;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PROC1_INTE_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC1_INTE_Register",
       signature: "rp2040_svd.io_qspi.proc1_inte_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC1_INTE_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PROC1_INTF_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC1_INTF_Register",
       signature: "rp2040_svd.io_qspi.proc1_intf_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC1_INTF_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;\n   Reserved_24_31            : HAL.UInt8 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PROC1_INTS_Register",
       qualified_name: "RP2040_SVD.IO_QSPI.PROC1_INTS_Register",
       signature: "rp2040_svd.io_qspi.proc1_ints_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PROC1_INTS_Register is record\n   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;\n   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;\n   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;\n   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;\n   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;\n   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;\n   GPIO_QSPI_SS_EDGE_LOW     : Boolean;\n   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;\n   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;\n   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;\n   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;\n   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;\n   Reserved_24_31            : HAL.UInt8;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
   ]
,variables:    [
       {
       name: "IO_QSPI_Periph",
       qualified_name: "RP2040_SVD.IO_QSPI.IO_QSPI_Periph",
       signature: "rp2040_svd.io_qspi.io_qspi_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "IO_QSPI_Periph : aliased IO_QSPI_Peripheral\n  with Import, Address => IO_QSPI_Base;",
       }   ,
   ]
,}
---
