--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Carrefour_source.twx Carrefour_source.ncd -o
Carrefour_source.twr Carrefour_source.pcf

Design file:              Carrefour_source.ncd
Physical constraint file: Carrefour_source.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Det_A       |    3.558(R)|      SLOW  |    0.136(R)|      SLOW  |clk_BUFGP         |   0.000|
Det_B       |    3.276(R)|      SLOW  |   -0.389(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    2.397(R)|      SLOW  |    0.331(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
FPrA<1>     |         7.111(R)|      SLOW  |         3.683(R)|      FAST  |clk_BUFGP         |   0.000|
FPrA<2>     |         7.067(R)|      SLOW  |         3.690(R)|      FAST  |clk_BUFGP         |   0.000|
FPrA<3>     |         7.227(R)|      SLOW  |         3.786(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_A<1>   |         7.206(R)|      SLOW  |         3.801(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_A<2>   |         7.619(R)|      SLOW  |         4.143(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_A<3>   |         7.539(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_G<1>   |         7.281(R)|      SLOW  |         3.843(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_G<2>   |         7.204(R)|      SLOW  |         3.804(R)|      FAST  |clk_BUFGP         |   0.000|
FPrB_G<3>   |         6.831(R)|      SLOW  |         3.582(R)|      FAST  |clk_BUFGP         |   0.000|
FSec<1>     |         7.206(R)|      SLOW  |         3.824(R)|      FAST  |clk_BUFGP         |   0.000|
FSec<2>     |         7.206(R)|      SLOW  |         3.824(R)|      FAST  |clk_BUFGP         |   0.000|
FSec<3>     |         7.428(R)|      SLOW  |         3.939(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.512|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct  8 13:59:12 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



