 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 02:49:01 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[4]/CK (DFF_X1)                               0.0000     0.0000 r
  row2_reg[4]/Q (DFF_X1)                                0.6504     0.6504 f
  U1270/ZN (XNOR2_X2)                                   0.3261     0.9765 f
  U1115/ZN (XNOR2_X2)                                   0.2798     1.2563 f
  U1104/ZN (XNOR2_X2)                                   0.2754     1.5317 f
  U711/ZN (NAND3_X2)                                    0.1907     1.7224 r
  U709/ZN (NAND2_X2)                                    0.0710     1.7934 f
  U706/ZN (NAND2_X2)                                    0.0890     1.8823 r
  U701/ZN (NAND2_X2)                                    0.0591     1.9414 f
  U1130/ZN (NAND2_X2)                                   0.0829     2.0243 r
  U1129/ZN (NAND2_X2)                                   0.0586     2.0830 f
  dut_sram_write_data_reg[4]/D (DFF_X2)                 0.0000     2.0830 f
  data arrival time                                                2.0830

  clock clk (rise edge)                                 2.4320     2.4320
  clock network delay (ideal)                           0.0000     2.4320
  clock uncertainty                                    -0.0500     2.3820
  dut_sram_write_data_reg[4]/CK (DFF_X2)                0.0000     2.3820 r
  library setup time                                   -0.2977     2.0843
  data required time                                               2.0843
  --------------------------------------------------------------------------
  data required time                                               2.0843
  data arrival time                                               -2.0830
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0014


1
