$comment
	File created using the following command:
		vcd file Project12.msim.vcd -direction
$end
$date
	Wed Apr 12 13:59:29 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Project12_vlg_vec_tst $end
$var reg 8 ! A_INPUT [7:0] $end
$var reg 8 " B_INPUT [7:0] $end
$var reg 2 # SEL_ALU [1:0] $end
$var wire 1 $ ANSWER [7] $end
$var wire 1 % ANSWER [6] $end
$var wire 1 & ANSWER [5] $end
$var wire 1 ' ANSWER [4] $end
$var wire 1 ( ANSWER [3] $end
$var wire 1 ) ANSWER [2] $end
$var wire 1 * ANSWER [1] $end
$var wire 1 + ANSWER [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 SEL_ALU[1]~input_o $end
$var wire 1 5 SEL_ALU[0]~input_o $end
$var wire 1 6 B_INPUT[7]~input_o $end
$var wire 1 7 A_INPUT[7]~input_o $end
$var wire 1 8 B_INPUT[5]~input_o $end
$var wire 1 9 B_INPUT[3]~input_o $end
$var wire 1 : B_INPUT[0]~input_o $end
$var wire 1 ; B_INPUT[1]~input_o $end
$var wire 1 < A_INPUT[1]~input_o $end
$var wire 1 = B_INPUT[2]~input_o $end
$var wire 1 > A_INPUT[2]~input_o $end
$var wire 1 ? A_INPUT[0]~input_o $end
$var wire 1 @ inst3|inst2|inst8~0_combout $end
$var wire 1 A A_INPUT[4]~input_o $end
$var wire 1 B B_INPUT[4]~input_o $end
$var wire 1 C A_INPUT[3]~input_o $end
$var wire 1 D inst3|inst4|inst8~0_combout $end
$var wire 1 E A_INPUT[6]~input_o $end
$var wire 1 F B_INPUT[6]~input_o $end
$var wire 1 G A_INPUT[5]~input_o $end
$var wire 1 H inst3|inst6|inst8~0_combout $end
$var wire 1 I inst8|inst7|inst2|5~0_combout $end
$var wire 1 J inst3|inst5|inst8~0_combout $end
$var wire 1 K inst8|inst6|inst2|5~0_combout $end
$var wire 1 L inst8|inst5|inst2|5~0_combout $end
$var wire 1 M inst3|inst3|inst8~0_combout $end
$var wire 1 N inst8|inst4|inst2|5~0_combout $end
$var wire 1 O inst8|inst3|inst2|5~0_combout $end
$var wire 1 P inst3|inst1|inst8~0_combout $end
$var wire 1 Q inst8|inst2|inst2|5~0_combout $end
$var wire 1 R inst8|inst1|inst2|5~0_combout $end
$var wire 1 S inst8|inst|inst2|5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 !
b11 "
b0 #
0+
1*
0)
0(
0'
0&
0%
1$
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
1:
1;
1<
0=
1>
1?
1@
1A
0B
1C
1D
1E
0F
1G
1H
1I
1J
0K
0L
1M
0N
0O
1P
0Q
1R
0S
$end
#40000
