

================================================================
== Vivado HLS Report for 'nqueens'
================================================================
* Date:           Fri Aug 27 19:58:55 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.149 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 6 5 
5 --> 4 
6 --> 3 8 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %a) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %k) nounwind, !map !19"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %u_0) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sol_list) nounwind, !map !29"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %flag) nounwind, !map !33"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @nqueens_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %flag, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:24]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sol_list, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:25]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %u_0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:26]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %k, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:27]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [nqueens/nqueens.cpp:28]   --->   Operation 19 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([8 x i32]* %a, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:28]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:29]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%k_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %k) nounwind" [nqueens/nqueens.cpp:32]   --->   Operation 23 'read' 'k_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%u = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %u_0) nounwind" [nqueens/nqueens.cpp:32]   --->   Operation 24 'read' 'u' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%u_0_i = phi i32 [ %u, %0 ], [ %u_1, %3 ]"   --->   Operation 26 'phi' 'u_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.99ns)   --->   "%icmp_ln7 = icmp slt i32 %u_0_i, 9" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32]   --->   Operation 27 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.65ns)   --->   "br i1 %icmp_ln7, label %.preheader.i.preheader, label %counter.exit" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 29 [1/1] (0.65ns)   --->   "br label %.preheader.i" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 29 'br' <Predicate = (icmp_ln7)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.27>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%count_0_i = phi i32 [ %select_ln11_1, %hls_label_0 ], [ 0, %.preheader.i.preheader ]" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 30 'phi' 'count_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j_0_i = phi i31 [ %j, %hls_label_0 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 31 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i31 %j_0_i to i32" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 32 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln9 = icmp slt i32 %zext_ln9, %k_read" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.00ns)   --->   "%j = add i31 %j_0_i, 1" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %hls_label_0, label %2" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i31 %j_0_i to i64" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 36 'zext' 'zext_ln11' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 37 'getelementptr' 'a_addr_2' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 38 'load' 'a_load_1' <Predicate = (icmp_ln9)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 39 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:10->nqueens/nqueens.cpp:32]   --->   Operation 40 'specpipeline' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.67ns)   --->   "%a_load_1 = load i32* %a_addr_2, align 4" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 41 'load' 'a_load_1' <Predicate = (icmp_ln9)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 42 [1/1] (0.99ns)   --->   "%icmp_ln11 = icmp eq i32 %u_0_i, %a_load_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 42 'icmp' 'icmp_ln11' <Predicate = (icmp_ln9)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.01ns)   --->   "%sub_ln11 = sub nsw i32 %u_0_i, %a_load_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 43 'sub' 'sub_ln11' <Predicate = (icmp_ln9)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.01ns)   --->   "%neg_i = sub i32 0, %sub_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 44 'sub' 'neg_i' <Predicate = (icmp_ln9)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%abscond_i = icmp sgt i32 %sub_ln11, 0" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 45 'icmp' 'abscond_i' <Predicate = (icmp_ln9)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln11_1)   --->   "%abs_i = select i1 %abscond_i, i32 %sub_ln11, i32 %neg_i" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 46 'select' 'abs_i' <Predicate = (icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.01ns)   --->   "%sub_ln11_1 = sub nsw i32 %k_read, %zext_ln9" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 47 'sub' 'sub_ln11_1' <Predicate = (icmp_ln9)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln11_1 = icmp eq i32 %abs_i, %sub_ln11_1" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 48 'icmp' 'icmp_ln11_1' <Predicate = (icmp_ln9)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.01ns)   --->   "%count = add nsw i32 %count_0_i, 1" [nqueens/nqueens.cpp:12->nqueens/nqueens.cpp:32]   --->   Operation 49 'add' 'count' <Predicate = (icmp_ln9)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%select_ln11 = select i1 %icmp_ln11_1, i32 %count_0_i, i32 %count" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 50 'select' 'select_ln11' <Predicate = (icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %icmp_ln11, i32 %count_0_i, i32 %select_ln11" [nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32]   --->   Operation 51 'select' 'select_ln11_1' <Predicate = (icmp_ln9)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i) nounwind" [nqueens/nqueens.cpp:14->nqueens/nqueens.cpp:32]   --->   Operation 52 'specregionend' 'empty_2' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader.i" [nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32]   --->   Operation 53 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.29>
ST_6 : Operation 54 [1/1] (0.99ns)   --->   "%icmp_ln15 = icmp eq i32 %count_0_i, %k_read" [nqueens/nqueens.cpp:15->nqueens/nqueens.cpp:32]   --->   Operation 54 'icmp' 'icmp_ln15' <Predicate = (icmp_ln7)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.65ns)   --->   "br i1 %icmp_ln15, label %counter.exit, label %3" [nqueens/nqueens.cpp:15->nqueens/nqueens.cpp:32]   --->   Operation 55 'br' <Predicate = (icmp_ln7)> <Delay = 0.65>
ST_6 : Operation 56 [1/1] (1.01ns)   --->   "%u_1 = add nsw i32 %u_0_i, 1" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32]   --->   Operation 56 'add' 'u_1' <Predicate = (icmp_ln7 & !icmp_ln15)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32]   --->   Operation 57 'br' <Predicate = (icmp_ln7 & !icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_i = phi i32 [ 0, %1 ], [ %u_0_i, %2 ]" [nqueens/nqueens.cpp:32]   --->   Operation 58 'phi' 'p_0_i' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %k_read to i64" [nqueens/nqueens.cpp:32]   --->   Operation 59 'sext' 'sext_ln32' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8 x i32]* %a, i64 0, i64 %sext_ln32" [nqueens/nqueens.cpp:32]   --->   Operation 60 'getelementptr' 'a_addr' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.67ns)   --->   "store i32 %p_0_i, i32* %a_addr, align 4" [nqueens/nqueens.cpp:32]   --->   Operation 61 'store' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 62 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %u_0, i32 1) nounwind" [nqueens/nqueens.cpp:33]   --->   Operation 62 'write' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 63 [1/1] (0.99ns)   --->   "%icmp_ln34 = icmp eq i32 %p_0_i, 0" [nqueens/nqueens.cpp:34]   --->   Operation 63 'icmp' 'icmp_ln34' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.65ns)   --->   "br i1 %icmp_ln34, label %4, label %._crit_edge" [nqueens/nqueens.cpp:34]   --->   Operation 64 'br' <Predicate = (icmp_ln15) | (!icmp_ln7)> <Delay = 0.65>
ST_6 : Operation 65 [1/1] (1.01ns)   --->   "%add_ln35 = add nsw i32 %k_read, -1" [nqueens/nqueens.cpp:35]   --->   Operation 65 'add' 'add_ln35' <Predicate = (icmp_ln15 & icmp_ln34) | (!icmp_ln7 & icmp_ln34)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.99ns)   --->   "%icmp_ln36 = icmp eq i32 %k_read, 0" [nqueens/nqueens.cpp:36]   --->   Operation 66 'icmp' 'icmp_ln36' <Predicate = (icmp_ln15 & icmp_ln34) | (!icmp_ln7 & icmp_ln34)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.65ns)   --->   "br i1 %icmp_ln36, label %5, label %._crit_edge1" [nqueens/nqueens.cpp:36]   --->   Operation 67 'br' <Predicate = (icmp_ln15 & icmp_ln34) | (!icmp_ln7 & icmp_ln34)> <Delay = 0.65>
ST_6 : Operation 68 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %flag, i32 1) nounwind" [nqueens/nqueens.cpp:37]   --->   Operation 68 'write' <Predicate = (icmp_ln15 & icmp_ln34 & icmp_ln36) | (!icmp_ln7 & icmp_ln34 & icmp_ln36)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 69 [1/1] (0.65ns)   --->   "br label %._crit_edge1" [nqueens/nqueens.cpp:39]   --->   Operation 69 'br' <Predicate = (icmp_ln15 & icmp_ln34 & icmp_ln36) | (!icmp_ln7 & icmp_ln34 & icmp_ln36)> <Delay = 0.65>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %add_ln35 to i64" [nqueens/nqueens.cpp:40]   --->   Operation 70 'sext' 'sext_ln40' <Predicate = (icmp_ln15 & icmp_ln34) | (!icmp_ln7 & icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [8 x i32]* %a, i64 0, i64 %sext_ln40" [nqueens/nqueens.cpp:40]   --->   Operation 71 'getelementptr' 'a_addr_1' <Predicate = (icmp_ln15 & icmp_ln34) | (!icmp_ln7 & icmp_ln34)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.67>
ST_7 : Operation 72 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:40]   --->   Operation 72 'load' 'a_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 73 [1/1] (0.67ns)   --->   "store i32 0, i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:41]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 6> <Delay = 3.68>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%exit_1 = phi i1 [ true, %5 ], [ false, %4 ]"   --->   Operation 74 'phi' 'exit_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr_1, align 4" [nqueens/nqueens.cpp:40]   --->   Operation 75 'load' 'a_load' <Predicate = (icmp_ln34)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln40 = add nsw i32 %a_load, 1" [nqueens/nqueens.cpp:40]   --->   Operation 76 'add' 'add_ln40' <Predicate = (icmp_ln34)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %u_0, i32 %add_ln40) nounwind" [nqueens/nqueens.cpp:40]   --->   Operation 77 'write' <Predicate = (icmp_ln34)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln42 = add nsw i32 %k_read, -2" [nqueens/nqueens.cpp:42]   --->   Operation 78 'add' 'add_ln42' <Predicate = (icmp_ln34)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.65ns)   --->   "br label %._crit_edge" [nqueens/nqueens.cpp:43]   --->   Operation 79 'br' <Predicate = (icmp_ln34)> <Delay = 0.65>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%empty_3 = phi i32 [ %add_ln42, %._crit_edge1 ], [ %k_read, %counter.exit ]" [nqueens/nqueens.cpp:42]   --->   Operation 80 'phi' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%exit_2 = phi i1 [ %exit_1, %._crit_edge1 ], [ false, %counter.exit ]"   --->   Operation 81 'phi' 'exit_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln44 = add nsw i32 %empty_3, 1" [nqueens/nqueens.cpp:44]   --->   Operation 82 'add' 'add_ln44' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %k, i32 %add_ln44) nounwind" [nqueens/nqueens.cpp:44]   --->   Operation 83 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 84 [1/1] (0.99ns)   --->   "%icmp_ln45 = icmp eq i32 %add_ln44, 8" [nqueens/nqueens.cpp:45]   --->   Operation 84 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.critedge1, label %.backedge.backedge" [nqueens/nqueens.cpp:45]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exit_2, label %.loopexit.loopexit, label %0" [nqueens/nqueens.cpp:31]   --->   Operation 86 'br' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (!icmp_ln45 & exit_2)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (1.00ns)   --->   "%sol_list_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %sol_list) nounwind" [nqueens/nqueens.cpp:46]   --->   Operation 88 'read' 'sol_list_read' <Predicate = (icmp_ln45)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 89 [1/1] (1.01ns)   --->   "%add_ln46 = add nsw i32 %sol_list_read, 1" [nqueens/nqueens.cpp:46]   --->   Operation 89 'add' 'add_ln46' <Predicate = (icmp_ln45)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %sol_list, i32 %add_ln46) nounwind" [nqueens/nqueens.cpp:46]   --->   Operation 90 'write' <Predicate = (icmp_ln45)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 91 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [nqueens/nqueens.cpp:50]   --->   Operation 92 'ret' <Predicate = (exit_2) | (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1ns
The critical path consists of the following:
	s_axi read on port 'k' (nqueens/nqueens.cpp:32) [21]  (1 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u_0', nqueens/nqueens.cpp:32) ('u', nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32) [25]  (0 ns)
	'icmp' operation ('icmp_ln7', nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32) [26]  (0.991 ns)
	multiplexor before 'phi' operation ('p_0_i', nqueens/nqueens.cpp:32) with incoming values : ('u_0', nqueens/nqueens.cpp:32) ('u', nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32) [62]  (0.656 ns)

 <State 4>: 1.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9', nqueens/nqueens.cpp:9->nqueens/nqueens.cpp:32) [34]  (0.991 ns)
	blocking operation 0.287 ns on control path)

 <State 5>: 4.15ns
The critical path consists of the following:
	'load' operation ('a_load_1', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) on array 'a' [42]  (0.677 ns)
	'sub' operation ('sub_ln11', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [44]  (1.02 ns)
	'sub' operation ('neg_i', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [45]  (1.02 ns)
	'select' operation ('abs_i', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [47]  (0 ns)
	'icmp' operation ('icmp_ln11_1', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [49]  (0.991 ns)
	'select' operation ('select_ln11', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [51]  (0 ns)
	'select' operation ('select_ln11_1', nqueens/nqueens.cpp:11->nqueens/nqueens.cpp:32) [52]  (0.449 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln15', nqueens/nqueens.cpp:15->nqueens/nqueens.cpp:32) [56]  (0.991 ns)
	multiplexor before 'phi' operation ('p_0_i', nqueens/nqueens.cpp:32) with incoming values : ('u_0', nqueens/nqueens.cpp:32) ('u', nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32) [62]  (0.656 ns)
	'phi' operation ('p_0_i', nqueens/nqueens.cpp:32) with incoming values : ('u_0', nqueens/nqueens.cpp:32) ('u', nqueens/nqueens.cpp:7->nqueens/nqueens.cpp:32) [62]  (0 ns)
	'icmp' operation ('icmp_ln34', nqueens/nqueens.cpp:34) [67]  (0.991 ns)
	multiplexor before 'phi' operation ('empty_3', nqueens/nqueens.cpp:42) with incoming values : ('k', nqueens/nqueens.cpp:32) ('add_ln42', nqueens/nqueens.cpp:42) [87]  (0.656 ns)

 <State 7>: 0.677ns
The critical path consists of the following:
	'load' operation ('a_load', nqueens/nqueens.cpp:40) on array 'a' [80]  (0.677 ns)

 <State 8>: 3.69ns
The critical path consists of the following:
	'add' operation ('add_ln42', nqueens/nqueens.cpp:42) [84]  (1.02 ns)
	multiplexor before 'phi' operation ('empty_3', nqueens/nqueens.cpp:42) with incoming values : ('k', nqueens/nqueens.cpp:32) ('add_ln42', nqueens/nqueens.cpp:42) [87]  (0.656 ns)
	'phi' operation ('empty_3', nqueens/nqueens.cpp:42) with incoming values : ('k', nqueens/nqueens.cpp:32) ('add_ln42', nqueens/nqueens.cpp:42) [87]  (0 ns)
	'add' operation ('add_ln44', nqueens/nqueens.cpp:44) [89]  (1.02 ns)
	s_axi write on port 'k' (nqueens/nqueens.cpp:44) [90]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
