{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430793181200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430793181219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 19:33:00 2015 " "Processing started: Mon May 04 19:33:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430793181219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430793181219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430793181219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430793185098 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM2Kby16.v(12) " "Verilog HDL warning at SRAM2Kby16.v(12): extended using \"x\" or \"z\"" {  } { { "sourceCode/SRAM2Kby16.v" "" { Text "U:/EE471/Lab3/sourceCode/SRAM2Kby16.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430793185650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sram2kby16.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/sram2kby16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM2Kby16 " "Found entity 1: SRAM2Kby16" {  } { { "sourceCode/SRAM2Kby16.v" "" { Text "U:/EE471/Lab3/sourceCode/SRAM2Kby16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793185667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793185667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(44) " "Verilog HDL warning at registerFile.sv(44): extended using \"x\" or \"z\"" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab3/sourceCode/registerFile.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430793185763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab3/sourceCode/registerFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793185774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793185774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/lookahead4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/lookahead4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookAhead4b " "Found entity 1: lookAhead4b" {  } { { "sourceCode/lookAhead4b.v" "" { Text "U:/EE471/Lab3/sourceCode/lookAhead4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793185878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793185878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793185980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793185987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793185987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/fulladder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/fulladder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder1b " "Found entity 1: fullAdder1b" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793185993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793185993 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC.v(28) " "Verilog HDL warning at DE1_SoC.v(28): extended using \"x\" or \"z\"" {  } { { "sourceCode/DE1_SoC.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoC.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430793186095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/de1_soc.v 2 2 " "Found 2 design units, including 2 entities, in source file sourcecode/de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "sourceCode/DE1_SoC.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186106 ""} { "Info" "ISGN_ENTITY_NAME" "2 SendP2SBufferTestbench " "Found entity 2: SendP2SBufferTestbench" {  } { { "sourceCode/DE1_SoC.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoC.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder4b.v(5) " "Verilog HDL Declaration information at adder4b.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793186210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder4b.v(6) " "Verilog HDL Declaration information at adder4b.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793186216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4b " "Found entity 1: adder4b" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/implementation details/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/implementation details/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "sourceCode/Implementation Details/mux2_1.sv" "" { Text "U:/EE471/Lab3/sourceCode/Implementation Details/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/implementation details/dflipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/implementation details/dflipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "sourceCode/Implementation Details/DFlipFlop.sv" "" { Text "U:/EE471/Lab3/sourceCode/Implementation Details/DFlipFlop.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/xorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/xorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "sourceCode/xorGate.v" "" { Text "U:/EE471/Lab3/sourceCode/xorGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftll.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftll.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftll " "Found entity 1: shiftll" {  } { { "sourceCode/shiftll.v" "" { Text "U:/EE471/Lab3/sourceCode/shiftll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/setlt.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/setlt.v" { { "Info" "ISGN_ENTITY_NAME" "1 setLT " "Found entity 1: setLT" {  } { { "sourceCode/setLT.v" "" { Text "U:/EE471/Lab3/sourceCode/setLT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793186892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793186892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "sourceCode/orGate.v" "" { Text "U:/EE471/Lab3/sourceCode/orGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "sourceCode/andGate.v" "" { Text "U:/EE471/Lab3/sourceCode/andGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/alunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/alunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/addition.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "sourceCode/addition.v" "" { Text "U:/EE471/Lab3/sourceCode/addition.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder16b.v(5) " "Verilog HDL Declaration information at adder16b.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793187441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder16b.v(6) " "Verilog HDL Declaration information at adder16b.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430793187447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16b " "Found entity 1: adder16b" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "sourceCode/adder_subtractor.v" "" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430793187555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430793187555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUnit " "Elaborating entity \"ALUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430793190398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition addition:add1 " "Elaborating entity \"addition\" for hierarchy \"addition:add1\"" {  } { { "sourceCode/ALUnit.sv" "add1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor addition:add1\|adder_subtractor:a1 " "Elaborating entity \"adder_subtractor\" for hierarchy \"addition:add1\|adder_subtractor:a1\"" {  } { { "sourceCode/addition.v" "a1" { Text "U:/EE471/Lab3/sourceCode/addition.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 addition:add1\|adder_subtractor:a1\|mux2_1:AddorSubtract\[0\].choose1 " "Elaborating entity \"mux2_1\" for hierarchy \"addition:add1\|adder_subtractor:a1\|mux2_1:AddorSubtract\[0\].choose1\"" {  } { { "sourceCode/adder_subtractor.v" "AddorSubtract\[0\].choose1" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16b addition:add1\|adder_subtractor:a1\|adder16b:a0 " "Elaborating entity \"adder16b\" for hierarchy \"addition:add1\|adder_subtractor:a1\|adder16b:a0\"" {  } { { "sourceCode/adder_subtractor.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4b addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0 " "Elaborating entity \"adder4b\" for hierarchy \"addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\"" {  } { { "sourceCode/adder16b.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder1b addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|fullAdder1b:a0 " "Elaborating entity \"fullAdder1b\" for hierarchy \"addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|fullAdder1b:a0\"" {  } { { "sourceCode/adder4b.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookAhead4b addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|lookAhead4b:LCU4bit " "Elaborating entity \"lookAhead4b\" for hierarchy \"addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|lookAhead4b:LCU4bit\"" {  } { { "sourceCode/adder4b.v" "LCU4bit" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract subtract:sub1 " "Elaborating entity \"subtract\" for hierarchy \"subtract:sub1\"" {  } { { "sourceCode/ALUnit.sv" "sub1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190614 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busSUB subtract.v(2) " "Output port \"busSUB\" at subtract.v(2) has no driver" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190628 "|ALUnit|subtract:sub1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zSUB subtract.v(4) " "Output port \"zSUB\" at subtract.v(4) has no driver" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190628 "|ALUnit|subtract:sub1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSUB subtract.v(4) " "Output port \"oSUB\" at subtract.v(4) has no driver" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190628 "|ALUnit|subtract:sub1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cSUB subtract.v(4) " "Output port \"cSUB\" at subtract.v(4) has no driver" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190629 "|ALUnit|subtract:sub1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "nSUB subtract.v(4) " "Output port \"nSUB\" at subtract.v(4) has no driver" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190629 "|ALUnit|subtract:sub1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate andGate:and1 " "Elaborating entity \"andGate\" for hierarchy \"andGate:and1\"" {  } { { "sourceCode/ALUnit.sv" "and1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190637 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busAND andGate.v(2) " "Output port \"busAND\" at andGate.v(2) has no driver" {  } { { "sourceCode/andGate.v" "" { Text "U:/EE471/Lab3/sourceCode/andGate.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190648 "|ALUnit|andGate:and1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate orGate:or1 " "Elaborating entity \"orGate\" for hierarchy \"orGate:or1\"" {  } { { "sourceCode/ALUnit.sv" "or1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190656 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busOR orGate.v(2) " "Output port \"busOR\" at orGate.v(2) has no driver" {  } { { "sourceCode/orGate.v" "" { Text "U:/EE471/Lab3/sourceCode/orGate.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190666 "|ALUnit|orGate:or1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate xorGate:xor1 " "Elaborating entity \"xorGate\" for hierarchy \"xorGate:xor1\"" {  } { { "sourceCode/ALUnit.sv" "xor1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190674 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busXOR xorGate.v(2) " "Output port \"busXOR\" at xorGate.v(2) has no driver" {  } { { "sourceCode/xorGate.v" "" { Text "U:/EE471/Lab3/sourceCode/xorGate.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430793190685 "|ALUnit|xorGate:xor1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setLT setLT:slt1 " "Elaborating entity \"setLT\" for hierarchy \"setLT:slt1\"" {  } { { "sourceCode/ALUnit.sv" "slt1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftll shiftll:sll1 " "Elaborating entity \"shiftll\" for hierarchy \"shiftll:sll1\"" {  } { { "sourceCode/ALUnit.sv" "sll1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430793190836 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1430793191860 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1430793191860 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1430793191862 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1430793192633 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1430793192633 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "nns " "Converted tri-state buffer \"nns\" feeding internal logic into a wire" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430793193007 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cns " "Converted tri-state buffer \"cns\" feeding internal logic into a wire" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430793193007 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ons " "Converted tri-state buffer \"ons\" feeding internal logic into a wire" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430793193007 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zns " "Converted tri-state buffer \"zns\" feeding internal logic into a wire" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1430793193007 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1430793193007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430793193568 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1430793193590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430793194112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430793195491 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430793195491 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430793195491 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1430793195491 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430793195491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE471/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE471/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430793195898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430793196941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 19:33:16 2015 " "Processing ended: Mon May 04 19:33:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430793196941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430793196941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430793196941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430793196941 ""}
