[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
# Operators
The following is a list of different operations that can be done in most HDL languages:

| **Operator**  | **Symbol** |
|:-------------:|:----------:|
| Logical AND   | &&         |
| Logical OR    | \|\|       |
| Logical NOT   | !          |
| Bitwise AND   | &          |
| Bitwise OR    | \|         |
| Bitwise NOT   | ~          |
| Bitwise XOR   | ^          |
| Ternary       | ? :        |

[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
