{
  "cveId": "CVE-2025-45006",
  "eventName": "New CVE Received",
  "cveChangeId": "4A2562D1-B603-4391-A145-9F145F074714",
  "sourceIdentifier": "cve@mitre.org",
  "created": "2025-07-01T20:15:24.993",
  "details": [
    {
      "action": "Added",
      "type": "Description",
      "newValue": "Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks."
    },
    {
      "action": "Added",
      "type": "Reference",
      "newValue": "https://github.com/chipsalliance/rocket-chip.git"
    },
    {
      "action": "Added",
      "type": "Reference",
      "newValue": "https://github.com/heyfenny/Vulnerability_disclosure/blob/main/RISCV/Rocket-chip/CVE-2025-45006/details.md"
    },
    {
      "action": "Added",
      "type": "Reference",
      "newValue": "https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications#ISA-Specifications"
    }
  ]
}