{"vcs1":{"timestamp_begin":1740050296.483273893, "rt":3.34, "ut":3.12, "st":0.17}}
{"vcselab":{"timestamp_begin":1740050299.901901497, "rt":0.26, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1740050300.226826527, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050296.181431175}
{"VCS_COMP_START_TIME": 1740050296.181431175}
{"VCS_COMP_END_TIME": 1740050300.534296801}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287880}}
{"vcselab": {"peak_mem": 150348}}
