=====
SETUP
1.409
40.923
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n379_s6
39.492
40.047
mem/n379_s5
40.461
40.923
mem/data_out_10_s0
40.923
=====
SETUP
1.547
40.784
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n381_s6
39.492
40.041
mem/n381_s5
40.214
40.784
mem/data_out_8_s0
40.784
=====
SETUP
1.547
40.784
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n378_s6
39.492
40.062
mem/n378_s5
40.235
40.784
mem/data_out_11_s0
40.784
=====
SETUP
1.655
40.676
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n380_s6
39.492
40.041
mem/n380_s5
40.214
40.676
mem/data_out_9_s0
40.676
=====
SETUP
1.956
40.375
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n365_s6
39.234
39.804
mem/n365_s5
39.805
40.375
mem/data_out_24_s0
40.375
=====
SETUP
1.977
40.354
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n366_s6
39.234
39.804
mem/n366_s5
39.805
40.354
mem/data_out_23_s0
40.354
=====
SETUP
2.064
40.267
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n374_s6
39.234
39.804
mem/n374_s5
39.805
40.267
mem/data_out_15_s0
40.267
=====
SETUP
2.153
40.178
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_3_s0
40.178
=====
SETUP
2.153
40.178
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_5_s0
40.178
=====
SETUP
2.176
40.155
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n375_s6
39.234
39.783
mem/n375_s5
39.784
40.155
mem/data_out_14_s0
40.155
=====
SETUP
2.197
40.135
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n359_s6
38.993
39.563
mem/n359_s5
39.565
40.135
mem/data_out_30_s0
40.135
=====
SETUP
2.218
40.114
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n364_s6
38.993
39.563
mem/n364_s5
39.565
40.114
mem/data_out_25_s0
40.114
=====
SETUP
2.330
40.002
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n360_s6
39.076
39.538
mem/n360_s5
39.540
40.002
mem/data_out_29_s0
40.002
=====
SETUP
2.337
39.994
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_4_s0
39.994
=====
SETUP
2.337
39.994
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_6_s0
39.994
=====
SETUP
2.337
39.994
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_7_s0
39.994
=====
SETUP
2.343
39.989
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_2_s0
39.989
=====
SETUP
2.417
39.915
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n361_s6
38.993
39.542
mem/n361_s5
39.544
39.915
mem/data_out_28_s0
39.915
=====
SETUP
2.422
39.909
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n385_s5
39.360
39.909
mem/data_out_4_s0
39.909
=====
SETUP
2.422
39.909
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n382_s5
39.360
39.909
mem/data_out_7_s0
39.909
=====
SETUP
2.450
39.882
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n386_s5
39.333
39.882
mem/data_out_3_s0
39.882
=====
SETUP
2.450
39.882
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n384_s5
39.333
39.882
mem/data_out_5_s0
39.882
=====
SETUP
2.515
39.816
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n383_s5
39.354
39.816
mem/data_out_6_s0
39.816
=====
SETUP
2.526
39.805
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/data_mem_0_s7
37.004
37.521
mem/data_out_31_s5
38.452
38.914
mem/data_out_0_s0
39.805
=====
SETUP
2.538
39.794
42.331
clk_ibuf
0.000
2.088
cpu_1/MEMWB_csr_addr_5_s0
5.329
5.561
cpu_1/control_bypass_ex/n91_s0
7.586
8.135
cpu_1/control_bypass_ex/n92_s0
8.135
8.170
cpu_1/control_bypass_ex/n93_s0
8.170
8.206
cpu_1/control_bypass_ex/n94_s0
8.206
8.241
cpu_1/control_bypass_ex/n95_s0
8.241
8.276
cpu_1/control_bypass_ex/n96_s0
8.276
8.311
cpu_1/control_bypass_ex/n97_s0
8.311
8.346
cpu_1/n10985_s14
8.821
9.391
cpu_1/n10985_s15
9.392
9.845
cpu_1/n10985_s4
10.991
11.508
cpu_1/n10986_s4
13.418
13.789
cpu_1/ALUInB_0_s2
15.004
15.457
cpu_1/cpu_alu/n50_s4
17.124
17.641
cpu_1/cpu_alu/n50_s2
18.042
18.559
cpu_1/data_addr_Z_9_s31
18.816
19.269
cpu_1/data_addr_Z_1_s8
20.080
20.635
cpu_1/data_addr_Z_1_s6
22.456
22.827
cpu_1/data_addr_Z_1_s4
22.832
23.387
cpu_1/data_addr_Z_1_s0
24.043
24.560
cpu_1/data_addr_Z_1_s14
25.900
26.353
flashController/n7_s12
27.679
28.141
flashController/n7_s5
28.313
28.868
flashController/n7_s3
30.953
31.324
mem/state_0_s6
37.004
37.521
mem/n382_s6
38.447
38.818
mem/n389_s5
39.245
39.794
mem/data_out_0_s0
39.794
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_0_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_1_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_2_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_3_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_4_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_5_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_6_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_7_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_8_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_9_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_10_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_11_s0
4.791
=====
HOLD
-1.423
4.791
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/spritePointer_13_s0
4.791
=====
HOLD
-1.416
4.798
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_0_s0
3.583
3.785
ppu_inst/n21099_s
4.212
4.444
ppu_inst/n21170_s0
4.566
4.798
ppu_inst/objectPointer_1_s0
4.798
=====
HOLD
-1.317
4.897
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_2_s0
3.583
3.785
ppu_inst/n21097_s
4.048
4.283
ppu_inst/n21168_s0
4.665
4.897
ppu_inst/objectPointer_3_s0
4.897
=====
HOLD
-1.301
4.914
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_9_s0
3.583
3.785
ppu_inst/n21145_s
4.047
4.411
ppu_inst/n21166_s0
4.682
4.914
ppu_inst/objectPointer_5_s0
4.914
=====
HOLD
-1.287
4.927
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_1_s0
3.583
3.785
ppu_inst/n21098_s
4.209
4.441
ppu_inst/n21169_s0
4.563
4.927
ppu_inst/objectPointer_2_s0
4.927
=====
HOLD
-1.135
5.079
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_12_s0
3.583
3.785
ppu_inst/n21142_s
4.047
4.438
ppu_inst/n21163_s0
4.847
5.079
ppu_inst/objectPointer_8_s0
5.079
=====
HOLD
-1.104
5.110
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_13_s0
3.583
3.785
ppu_inst/n21141_s
4.047
4.438
ppu_inst/n21162_s0
4.820
5.110
ppu_inst/objectPointer_9_s0
5.110
=====
HOLD
-0.953
5.261
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_2_s0
3.583
3.785
ppu_inst/n21097_s
4.048
4.280
ppu_inst/n21096_s
4.280
4.515
ppu_inst/n21167_s0
4.897
5.261
ppu_inst/objectPointer_4_s0
5.261
=====
HOLD
-0.937
5.277
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n22354_s4
4.913
5.277
ppu_inst/objectPointer_0_s2
5.277
=====
HOLD
-0.906
5.308
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_10_s0
3.583
3.785
ppu_inst/n21144_s
4.047
4.411
ppu_inst/n21165_s0
4.944
5.308
ppu_inst/objectPointer_6_s0
5.308
=====
HOLD
-0.901
5.313
6.214
clk_ibuf
0.000
1.392
ppu_inst/objectAttributes[0]_11_s0
3.583
3.785
ppu_inst/n21143_s
4.169
4.560
ppu_inst/n21164_s0
4.969
5.313
ppu_inst/objectPointer_7_s0
5.313
=====
HOLD
-0.656
5.558
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/n21055_s4
4.913
5.304
ppu_inst/spritePointer_0_s0
5.558
=====
HOLD
-0.646
5.568
6.214
clk_ibuf
0.000
1.392
reset_s2
3.583
3.785
ppu_inst/objectPointer_0_s4
4.913
5.304
ppu_inst/objectPointer_7_s0
5.568
