Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: cpu_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_top_level"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cpu_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/MicroprocessorMisc.vhd" in Library work.
Architecture microprocessormisc of Entity microprocessormisc is up to date.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/register.vhd" in Library work.
Architecture behavioural of Entity register_file is up to date.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd" in Library work.
Entity <rom_vhdl> compiled.
Entity <rom_vhdl> (Architecture <bhv>) compiled.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/instruction_fetch.vhd" in Library work.
Entity <instruction_fetch> compiled.
Entity <instruction_fetch> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/writeback.vhd" in Library work.
Architecture behavioral of Entity writeback is up to date.
Compiling vhdl file "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level.vhd" in Library work.
Entity <cpu_top_level> compiled.
Entity <cpu_top_level> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_top_level> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instruction_fetch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <writeback> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM_VHDL> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <register_file> in library <work> (architecture <behavioural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu_top_level> in library <work> (Architecture <behavioral>).
Entity <cpu_top_level> analyzed. Unit <cpu_top_level> generated.

Analyzing Entity <instruction_fetch> in library <work> (Architecture <behavioral>).
Entity <instruction_fetch> analyzed. Unit <instruction_fetch> generated.

Analyzing Entity <ROM_VHDL> in library <work> (Architecture <bhv>).
WARNING:Xst:790 - "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd" line 40: Index value(s) does not match array range, simulation mismatch.
Entity <ROM_VHDL> analyzed. Unit <ROM_VHDL> generated.

Analyzing Entity <Control> in library <work> (Architecture <behavioral>).
Entity <Control> analyzed. Unit <Control> generated.

Analyzing Entity <register_file> in library <work> (Architecture <behavioural>).
Entity <register_file> analyzed. Unit <register_file> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <memory> in library <work> (Architecture <behavioral>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <writeback> in library <work> (Architecture <behavioral>).
Entity <writeback> analyzed. Unit <writeback> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/ALU.vhd" line 21: The result of a 16x16-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit register for signal <DataOut.Microcode>.
    Found 4-bit register for signal <DataOut.Addr>.
    Found 16-bit register for signal <DataOut.Data1>.
    Found 16-bit register for signal <DataOut.Data2>.
    Found 16-bit addsub for signal <DataOutTemp.Data1$addsub0000>.
    Found 16x16-bit multiplier for signal <DataOutTemp.Data1$mult0001> created at line 21.
    Found 16-bit shifter logical left for signal <DataOutTemp.Data1$shift0004> created at line 21.
    Found 16-bit shifter logical right for signal <DataOutTemp.Data1$shift0005> created at line 21.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <writeback>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/writeback.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <DataTemp.Microcode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataTemp.Data2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataTemp.Data1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataTemp.Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <writeback> synthesized.


Synthesizing Unit <ROM_VHDL>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/demo_rom.vhd".
WARNING:Xst:647 - Input <addr<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit ROM for signal <instr$mux0000> created at line 40.
    Found 16-bit register for signal <instr>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <ROM_VHDL> synthesized.


Synthesizing Unit <register_file>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/register.vhd".
    Found 128-bit register for signal <reg_file>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <register_file> synthesized.


Synthesizing Unit <instruction_fetch>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/instruction_fetch.vhd".
    Found 16-bit register for signal <FetchDataOut.PC>.
    Found 16-bit register for signal <FetchDataOut.Instr>.
    Found 16-bit up counter for signal <PC>.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
Unit <instruction_fetch> synthesized.


Synthesizing Unit <Control>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/control.vhd".
WARNING:Xst:647 - Input <DataIn.Data2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataIn.Microcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <m1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <imm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLKt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <z_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit register for signal <DataOut.Microcode>.
    Found 1-bit register for signal <BranchEvent.detect>.
    Found 4-bit register for signal <DataOut.Addr>.
    Found 16-bit register for signal <DataOut.Data1>.
    Found 16-bit register for signal <DataOut.Data2>.
    Found 16-bit register for signal <BranchEvent.PC>.
    Found 16-bit adder for signal <BR_PC>.
    Found 16-bit subtractor for signal <BRR_PC>.
    Found 16-bit adder for signal <BRR_PC$addsub0000> created at line 150.
    Found 32-bit register for signal <busy_file>.
    Found 4-bit comparator equal for signal <dataHazardLocal$cmp_eq0002> created at line 182.
    Found 4-bit comparator equal for signal <dataHazardLocal$cmp_eq0003> created at line 182.
    Found 16-bit adder for signal <NB_PC>.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Control> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/memory.vhd".
WARNING:Xst:653 - Signal <rd_index2> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <rd_data2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <DataOut.Microcode>.
    Found 4-bit register for signal <DataOut.Addr>.
    Found 16-bit register for signal <DataOut.Data1>.
    Found 16-bit register for signal <DataOut.Data2>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <memory> synthesized.


Synthesizing Unit <cpu_top_level>.
    Related source file is "C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/UvicSpring2016CENG450Lab-master/UvicSpring2016CENG450Lab-master/cpu_top_level.vhd".
Unit <cpu_top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 41
 1-bit register                                        : 1
 16-bit register                                       : 26
 4-bit register                                        : 14
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <busy_file_2_0> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_2_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_7_0> in Unit <ID_Stage> is equivalent to the following 2 FFs/Latches, which will be removed : <busy_file_7_1> <busy_file_7_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_0_0> in Unit <ID_Stage> is equivalent to the following 2 FFs/Latches, which will be removed : <busy_file_0_1> <busy_file_0_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_4_0> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_4_1> 
INFO:Xst:2261 - The FF/Latch <busy_file_1_1> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_1_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_6_1> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_6_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_5_0> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_5_2> 
INFO:Xst:2261 - The FF/Latch <busy_file_3_0> in Unit <ID_Stage> is equivalent to the following FF/Latch, which will be removed : <busy_file_3_1> 
WARNING:Xst:1293 - FF/Latch <busy_file_1_0> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_2_1> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_5_0> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_3_0> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_4_2> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_6_1> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <busy_file_7_0> has a constant value of 1 in block <ID_Stage>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ROM_VHDL>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_instr_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM_VHDL> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_top_level>.
	Found pipelined multiplier on signal <EX_Stage/DataOutTemp_Data1_mult0001>:
		- 1 pipeline level(s) found in a register on signal <CtrlDatax_Data1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <CtrlDatax_Data2>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier EX_Stage/Mmult_DataOutTemp.Data1_mult0001 by adding 1 register level(s).
Unit <cpu_top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x16-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 3
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 473
 Flip-Flops                                            : 473
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ID_Stage/busy_file_7_0> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_7_1> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_7_2> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_6_1> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_6_2> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_5_0> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_5_2> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_4_2> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_3_0> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_3_1> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_2_1> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ID_Stage/busy_file_1_0> has a constant value of 1 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ID_Stage/busy_file_2_0> in Unit <cpu_top_level> is equivalent to the following FF/Latch, which will be removed : <ID_Stage/busy_file_2_2> 
INFO:Xst:2261 - The FF/Latch <ID_Stage/busy_file_1_1> in Unit <cpu_top_level> is equivalent to the following FF/Latch, which will be removed : <ID_Stage/busy_file_1_2> 
INFO:Xst:2261 - The FF/Latch <ID_Stage/busy_file_0_0> in Unit <cpu_top_level> is equivalent to the following 2 FFs/Latches, which will be removed : <ID_Stage/busy_file_0_1> <ID_Stage/busy_file_0_2> 
INFO:Xst:2261 - The FF/Latch <ID_Stage/busy_file_4_0> in Unit <cpu_top_level> is equivalent to the following FF/Latch, which will be removed : <ID_Stage/busy_file_4_1> 
WARNING:Xst:1293 - FF/Latch <instr_12> has a constant value of 0 in block <ROM_VHDL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <instr_13> has a constant value of 0 in block <ROM_VHDL>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <instr_4> in Unit <ROM_VHDL> is equivalent to the following FF/Latch, which will be removed : <instr_5> 

Optimizing unit <cpu_top_level> ...

Optimizing unit <ROM_VHDL> ...

Optimizing unit <register_file> ...

Optimizing unit <instruction_fetch> ...

Optimizing unit <memory> ...
WARNING:Xst:1293 - FF/Latch <IF_Stage/FetchDataOut.Instr_13> has a constant value of 0 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IF_Stage/FetchDataOut.Instr_12> has a constant value of 0 in block <cpu_top_level>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <IF_Stage/FetchDataOut.Instr_5> in Unit <cpu_top_level> is equivalent to the following FF/Latch, which will be removed : <IF_Stage/FetchDataOut.Instr_4> 
Found area constraint ratio of 100 (+ 5) on block cpu_top_level, actual ratio is 6.
FlipFlop ID_Stage/BranchEvent.detect has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 467
 Flip-Flops                                            : 467

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_top_level.ngr
Top Level Output File Name         : cpu_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 244

Cell Usage :
# BELS                             : 1184
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 16
#      LUT2                        : 95
#      LUT2_D                      : 7
#      LUT3                        : 203
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 515
#      LUT4_D                      : 3
#      LUT4_L                      : 10
#      MUXCY                       : 90
#      MUXF5                       : 127
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 469
#      FD                          : 59
#      FDR                         : 87
#      FDRE_1                      : 264
#      FDS                         : 50
#      FDSE_1                      : 7
#      LDPE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 244
#      IBUF                        : 18
#      OBUF                        : 226
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                      502  out of   8672     5%  
 Number of Slice Flip Flops:            468  out of  17344     2%  
 Number of 4 input LUTs:                869  out of  17344     5%  
 Number of IOs:                         244
 Number of bonded IOBs:                 244  out of    250    97%  
    IOB Flip Flops:                       1
 Number of MULT18X18SIOs:                 1  out of     28     3%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+-----------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)       | Load  |
---------------------------------------------------------+-----------------------------+-------+
CLK                                                      | IBUF+BUFG                   | 410   |
ID_Stage/z_flag_cmp_eq0000(ID_Stage/z_flag_cmp_eq00001:O)| NONE(*)(ID_Stage/n_flag)    | 2     |
IF_Stage/CLKt1(IF_Stage/CLKt1:O)                         | BUFG(*)(IF_Stage/IR/instr_0)| 58    |
---------------------------------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------+------------------------+-------+
Control Signal                                     | Buffer(FF name)        | Load  |
---------------------------------------------------+------------------------+-------+
ID_Stage/n_flag_and0000(ID_Stage/n_flag_and00001:O)| NONE(ID_Stage/n_flag)  | 1     |
ID_Stage/z_flag_and0000(ID_Stage/z_flag_and00001:O)| NONE(ID_Stage/z_flag)  | 1     |
---------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.118ns (Maximum Frequency: 66.148MHz)
   Minimum input arrival time before clock: 6.457ns
   Maximum output required time after clock: 14.758ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 15.118ns (frequency: 66.148MHz)
  Total number of paths / destination ports: 12658 / 765
-------------------------------------------------------------------------
Delay:               7.559ns (Levels of Logic = 6)
  Source:            ID_Stage/busy_file_0_3 (FF)
  Destination:       ID_Stage/DataOut.Data1_0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: ID_Stage/busy_file_0_3 to ID_Stage/DataOut.Data1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           2   0.514   0.449  ID_Stage/busy_file_0_3 (ID_Stage/busy_file_0_3)
     LUT3:I1->O            1   0.612   0.387  ID_Stage/BusyField2<3>73 (ID_Stage/BusyField2<3>73)
     LUT4:I2->O            1   0.612   0.000  ID_Stage/BusyField2<3>126_F (N187)
     MUXF5:I0->O           3   0.278   0.454  ID_Stage/BusyField2<3>126 (ID_Stage/BusyField2<3>)
     LUT4_L:I3->LO         1   0.612   0.103  ID_Stage/dataHazardLocal183_SW0 (N139)
     LUT4:I3->O            3   0.612   0.454  ID_Stage/dataHazardLocal183 (ID_Stage/dataHazardLocal183)
     LUT4:I3->O           24   0.612   1.064  ID_Stage/dataHazardLocal195_1 (ID_Stage/dataHazardLocal195)
     FDR:R                     0.795          ID_Stage/DataOut.Microcode_0
    ----------------------------------------
    Total                      7.559ns (4.647ns logic, 2.912ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IF_Stage/CLKt1'
  Clock period: 4.137ns (frequency: 241.721MHz)
  Total number of paths / destination ports: 213 / 59
-------------------------------------------------------------------------
Delay:               4.137ns (Levels of Logic = 17)
  Source:            IF_Stage/PC_0 (FF)
  Destination:       IF_Stage/PC_15 (FF)
  Source Clock:      IF_Stage/CLKt1 rising
  Destination Clock: IF_Stage/CLKt1 rising

  Data Path: IF_Stage/PC_0 to IF_Stage/PC_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.514   0.919  IF_Stage/PC_0 (IF_Stage/PC_0)
     LUT3:I1->O            1   0.612   0.000  IF_Stage/Mcount_PC_lut<0> (IF_Stage/Mcount_PC_lut<0>)
     MUXCY:S->O            1   0.404   0.000  IF_Stage/Mcount_PC_cy<0> (IF_Stage/Mcount_PC_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<1> (IF_Stage/Mcount_PC_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<2> (IF_Stage/Mcount_PC_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<3> (IF_Stage/Mcount_PC_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<4> (IF_Stage/Mcount_PC_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<5> (IF_Stage/Mcount_PC_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<6> (IF_Stage/Mcount_PC_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<7> (IF_Stage/Mcount_PC_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<8> (IF_Stage/Mcount_PC_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<9> (IF_Stage/Mcount_PC_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<10> (IF_Stage/Mcount_PC_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<11> (IF_Stage/Mcount_PC_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<12> (IF_Stage/Mcount_PC_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  IF_Stage/Mcount_PC_cy<13> (IF_Stage/Mcount_PC_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  IF_Stage/Mcount_PC_cy<14> (IF_Stage/Mcount_PC_cy<14>)
     XORCY:CI->O           1   0.699   0.000  IF_Stage/Mcount_PC_xor<15> (IF_Stage/Mcount_PC15)
     FDR:D                     0.268          IF_Stage/PC_15
    ----------------------------------------
    Total                      4.137ns (3.218ns logic, 0.919ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 575 / 306
-------------------------------------------------------------------------
Offset:              6.328ns (Levels of Logic = 20)
  Source:            InData<0> (PAD)
  Destination:       ID_Stage/BranchEvent.PC_15 (FF)
  Destination Clock: CLK rising

  Data Path: InData<0> to ID_Stage/BranchEvent.PC_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.481  InData_0_IBUF (InData_0_IBUF)
     LUT4:I2->O            1   0.612   0.426  ID_Stage/DataOutTemp_Data1<0>142_SW1 (N91)
     LUT4:I1->O            1   0.612   0.000  ID_Stage/Madd_BR_PC_lut<0> (ID_Stage/Madd_BR_PC_lut<0>)
     MUXCY:S->O            1   0.404   0.000  ID_Stage/Madd_BR_PC_cy<0> (ID_Stage/Madd_BR_PC_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<1> (ID_Stage/Madd_BR_PC_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<2> (ID_Stage/Madd_BR_PC_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<3> (ID_Stage/Madd_BR_PC_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<4> (ID_Stage/Madd_BR_PC_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<5> (ID_Stage/Madd_BR_PC_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<6> (ID_Stage/Madd_BR_PC_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<7> (ID_Stage/Madd_BR_PC_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<8> (ID_Stage/Madd_BR_PC_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<9> (ID_Stage/Madd_BR_PC_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<10> (ID_Stage/Madd_BR_PC_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<11> (ID_Stage/Madd_BR_PC_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<12> (ID_Stage/Madd_BR_PC_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  ID_Stage/Madd_BR_PC_cy<13> (ID_Stage/Madd_BR_PC_cy<13>)
     MUXCY:CI->O           0   0.052   0.000  ID_Stage/Madd_BR_PC_cy<14> (ID_Stage/Madd_BR_PC_cy<14>)
     XORCY:CI->O           1   0.699   0.387  ID_Stage/Madd_BR_PC_xor<15> (ID_Stage/BR_PC<15>)
     LUT3:I2->O            1   0.612   0.000  ID_Stage/BranchEventTemp_PC<15>241 (ID_Stage/BranchEventTemp_PC<15>24)
     FDS:D                     0.268          ID_Stage/BranchEvent.PC_15
    ----------------------------------------
    Total                      6.328ns (5.034ns logic, 1.294ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ID_Stage/z_flag_cmp_eq0000'
  Total number of paths / destination ports: 17 / 2
-------------------------------------------------------------------------
Offset:              6.457ns (Levels of Logic = 5)
  Source:            InData<7> (PAD)
  Destination:       ID_Stage/z_flag (LATCH)
  Destination Clock: ID_Stage/z_flag_cmp_eq0000 falling

  Data Path: InData<7> to ID_Stage/z_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.520  InData_7_IBUF (InData_7_IBUF)
     LUT2:I1->O            1   0.612   0.360  ID_Stage/DataOutTemp_Data1<7>0 (ID_Stage/DataOutTemp_Data1<7>0)
     LUT4:I3->O            4   0.612   0.651  ID_Stage/DataOutTemp_Data1<7>142 (ID_Stage/DataOutTemp_Data1<7>)
     LUT4:I0->O            2   0.612   0.532  ID_Stage/z_flag_cmp_eq000112 (ID_Stage/z_flag_cmp_eq000112)
     LUT4:I0->O            1   0.612   0.357  ID_Stage/z_flag_not00001 (ID_Stage/z_flag_not0000)
     LDPE:GE                   0.483          ID_Stage/z_flag
    ----------------------------------------
    Total                      6.457ns (4.037ns logic, 2.420ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IF_Stage/CLKt1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       IF_Stage/PC_15 (FF)
  Destination Clock: IF_Stage/CLKt1 rising

  Data Path: RST to IF_Stage/PC_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           272   1.106   1.137  RST_IBUF (RST_IBUF)
     FDR:R                     0.795          IF_Stage/PC_0
    ----------------------------------------
    Total                      3.038ns (1.901ns logic, 1.137ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IF_Stage/CLKt1'
  Total number of paths / destination ports: 2289 / 31
-------------------------------------------------------------------------
Offset:              14.758ns (Levels of Logic = 12)
  Source:            IF_Stage/FetchDataOut.Instr_11 (FF)
  Destination:       dataHazardx (PAD)
  Source Clock:      IF_Stage/CLKt1 rising

  Data Path: IF_Stage/FetchDataOut.Instr_11 to dataHazardx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             44   0.514   1.228  IF_Stage/FetchDataOut.Instr_11 (IF_Stage/FetchDataOut.Instr_11)
     LUT2:I0->O            2   0.612   0.383  ID_Stage/rd_index1_or0000211 (N134)
     LUT4:I3->O            1   0.612   0.000  ID_Stage/rd_index1_or0000_F (N399)
     MUXF5:I0->O           8   0.278   0.646  ID_Stage/rd_index1_or0000 (ID_Stage/rd_index1_or0000)
     LUT4:I3->O            1   0.612   0.000  ID_Stage/rd_index1<0>1 (ID_Stage/rd_index1<0>1)
     MUXF5:I1->O          69   0.278   1.086  ID_Stage/rd_index1<0>_f5 (ID_Stage/rd_index1<0>)
     LUT4:I3->O            2   0.612   0.532  ID_Stage/BusyField1<0>2 (ID_Stage/BusyField1<0>2)
     LUT4:I0->O            1   0.612   0.000  ID_Stage/BusyField1<0>31_F (N217)
     MUXF5:I0->O           2   0.278   0.383  ID_Stage/BusyField1<0>31 (ID_Stage/BusyField1<0>)
     LUT4_L:I3->LO         1   0.612   0.103  ID_Stage/dataHazardLocal52_SW0 (N117)
     LUT4:I3->O            3   0.612   0.603  ID_Stage/dataHazardLocal52 (ID_Stage/dataHazardLocal52)
     LUT4:I0->O            2   0.612   0.380  ID_Stage/dataHazardLocal195 (dataHazardx_OBUF)
     OBUF:I->O                 3.169          dataHazardx_OBUF (dataHazardx)
    ----------------------------------------
    Total                     14.758ns (9.413ns logic, 5.345ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 357 / 194
-------------------------------------------------------------------------
Offset:              9.249ns (Levels of Logic = 7)
  Source:            ID_Stage/busy_file_0_3 (FF)
  Destination:       dataHazardx (PAD)
  Source Clock:      CLK falling

  Data Path: ID_Stage/busy_file_0_3 to dataHazardx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           2   0.514   0.449  ID_Stage/busy_file_0_3 (ID_Stage/busy_file_0_3)
     LUT3:I1->O            1   0.612   0.387  ID_Stage/BusyField2<3>73 (ID_Stage/BusyField2<3>73)
     LUT4:I2->O            1   0.612   0.000  ID_Stage/BusyField2<3>126_F (N187)
     MUXF5:I0->O           3   0.278   0.454  ID_Stage/BusyField2<3>126 (ID_Stage/BusyField2<3>)
     LUT4_L:I3->LO         1   0.612   0.103  ID_Stage/dataHazardLocal183_SW0 (N139)
     LUT4:I3->O            3   0.612   0.454  ID_Stage/dataHazardLocal183 (ID_Stage/dataHazardLocal183)
     LUT4:I3->O            2   0.612   0.380  ID_Stage/dataHazardLocal195 (dataHazardx_OBUF)
     OBUF:I->O                 3.169          dataHazardx_OBUF (dataHazardx)
    ----------------------------------------
    Total                      9.249ns (7.021ns logic, 2.228ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.43 secs
 
--> 

Total memory usage is 342484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :   18 (   0 filtered)

