##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Impresora_IntClock
		4.4::Critical Path Report for LCD_1_IntClock
		4.5::Critical Path Report for LCD_2_IntClock
		4.6::Critical Path Report for PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
		5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
		5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                        | Frequency: 36.37 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 71.86 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 60.00 MHz  | 
Clock: Impresora_IntClock             | Frequency: 59.25 MHz  | Target: 0.08 MHz   | 
Clock: LCD_1_IntClock                 | Frequency: 60.74 MHz  | Target: 0.46 MHz   | 
Clock: LCD_2_IntClock                 | Frequency: 50.58 MHz  | Target: 0.46 MHz   | 
Clock: PC_IntClock                    | Frequency: 50.14 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             2.17333e+007     21705834    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             16666.7          2751        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Impresora_IntClock  16666.7          3618        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_1_IntClock      16666.7          3262        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_2_IntClock      16666.7          3576        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           PC_IntClock         16666.7          3465        N/A              N/A         N/A              N/A         N/A              N/A         
Impresora_IntClock  Impresora_IntClock  1.30167e+007     12999789    N/A              N/A         N/A              N/A         N/A              N/A         
LCD_1_IntClock      LCD_1_IntClock      2.16667e+006     2150204     N/A              N/A         N/A              N/A         N/A              N/A         
LCD_2_IntClock      LCD_2_IntClock      2.16667e+006     2146897     N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock         PC_IntClock         1.30167e+007     12996722    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_LCD_1(0)_PAD   29558         LCD_1_IntClock:R             
Tx_LCD_2(0)_PAD   29226         LCD_2_IntClock:R             
Tx_PC(0)_PAD      33943         PC_IntClock:R                
Tx_Print(0)_PAD   29969         Impresora_IntClock:R         
Tx_TW(0)_PAD      35566         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 36.37 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21705834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21309
-------------------------------------   ----- 
End-of-path arrival time (ps)           21309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                      macrocell119     1250   1250  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/main_1           macrocell100     9163  10413  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell100     3350  13763  21705834  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   7546  21309  21705834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 71.86 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 2751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                      synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2    macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell106   3088  10406   2751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Impresora_IntClock
************************************************
Clock: Impresora_IntClock
Frequency: 59.25 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12999789p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10688
-------------------------------------   ----- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell29     1250   1250  12999789  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     3778   5028  12999789  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   8378  12999789  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2310  10688  12999789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_1_IntClock
********************************************
Clock: LCD_1_IntClock
Frequency: 60.74 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150204p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11103
-------------------------------------   ----- 
End-of-path arrival time (ps)           11103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/main_0  macrocell38   4250   5500  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell38   3350   8850  2150204  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2253  11103  2150204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LCD_2_IntClock
********************************************
Clock: LCD_2_IntClock
Frequency: 50.58 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2146897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19270
-------------------------------------   ----- 
End-of-path arrival time (ps)           19270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/main_3                 macrocell76     6746  10326  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell76     3350  13676  2146897  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell6    5594  19270  2146897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell6        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 50.14 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 12996722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19445
-------------------------------------   ----- 
End-of-path arrival time (ps)           19445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12996722  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell91      6217   9797  12996722  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell91      3350  13147  12996722  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell7     6298  19445  12996722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out                     synccell        1020   1020   3262  RISE       1
\LCD_1:BUART:rx_postpoll\/main_2         macrocell41     3263   4283   3262  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell41     3350   7633   3262  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2302   9935   3262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3576p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out                     synccell        1020   1020   3576  RISE       1
\LCD_2:BUART:rx_postpoll\/main_2         macrocell64     2996   4016   3576  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell64     3350   7366   3576  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2255   9621   3576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3465p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out                     synccell         1020   1020   3465  RISE       1
\PC:BUART:rx_postpoll\/main_2         macrocell85      3055   4075   3465  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell85      3350   7425   3465  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2307   9732   3465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3618p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                         synccell        1020   1020   3618  RISE       1
\Impresora:BUART:rx_postpoll\/main_2         macrocell20     2917   3937   3618  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell20     3350   7287   3618  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292   9578   3618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 2751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                      synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2    macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell106   3088  10406   2751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1


5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150204p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11103
-------------------------------------   ----- 
End-of-path arrival time (ps)           11103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/main_0  macrocell38   4250   5500  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell38   3350   8850  2150204  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2253  11103  2150204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2146897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19270
-------------------------------------   ----- 
End-of-path arrival time (ps)           19270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/main_3                 macrocell76     6746  10326  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell76     3350  13676  2146897  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell6    5594  19270  2146897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell6        0      0  RISE       1


5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 12996722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19445
-------------------------------------   ----- 
End-of-path arrival time (ps)           19445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12996722  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell91      6217   9797  12996722  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell91      3350  13147  12996722  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell7     6298  19445  12996722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1


5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12999789p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10688
-------------------------------------   ----- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell29     1250   1250  12999789  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     3778   5028  12999789  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   8378  12999789  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2310  10688  12999789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21705834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21309
-------------------------------------   ----- 
End-of-path arrival time (ps)           21309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                      macrocell119     1250   1250  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/main_1           macrocell100     9163  10413  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell100     3350  13763  21705834  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   7546  21309  21705834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 2751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                      synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2    macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell106   3088  10406   2751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 2751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                    synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2  macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell109   3088  10406   2751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 2751p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10406
-------------------------------------   ----- 
End-of-path arrival time (ps)           10406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                    synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2  macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell114   3088  10406   2751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10417
-------------------------------------   ----- 
End-of-path arrival time (ps)           10417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                           synccell         1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2         macrocell108     2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell108     3350   7318   2751  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   3100  10417   2779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2888p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                            synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/main_2          macrocell108   2948   3968   2751  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell108   3350   7318   2751  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_2  macrocell107   2951  10269   2888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out                     synccell        1020   1020   3262  RISE       1
\LCD_1:BUART:rx_postpoll\/main_2         macrocell41     3263   4283   3262  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell41     3350   7633   3262  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2302   9935   3262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3465p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out                     synccell         1020   1020   3465  RISE       1
\PC:BUART:rx_postpoll\/main_2         macrocell85      3055   4075   3465  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell85      3350   7425   3465  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2307   9732   3465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3576p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out                     synccell        1020   1020   3576  RISE       1
\LCD_2:BUART:rx_postpoll\/main_2         macrocell64     2996   4016   3576  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell64     3350   7366   3576  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2255   9621   3576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3618p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9578
-------------------------------------   ---- 
End-of-path arrival time (ps)           9578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                         synccell        1020   1020   3618  RISE       1
\Impresora:BUART:rx_postpoll\/main_2         macrocell20     2917   3937   3618  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell20     3350   7287   3618  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292   9578   3618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 7979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out             synccell      1020   1020   3262  RISE       1
\LCD_1:BUART:rx_state_2\/main_9  macrocell43   4158   5178   7979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 8006p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out              synccell      1020   1020   3465  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell90   4131   5151   8006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 8019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out              synccell      1020   1020   3465  RISE       1
\PC:BUART:rx_state_0\/main_10  macrocell86   4117   5137   8019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 8019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out             synccell      1020   1020   3465  RISE       1
\PC:BUART:rx_state_2\/main_9  macrocell87   4117   5137   8019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_status_3\/main_7
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 8140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                  synccell      1020   1020   3618  RISE       1
\Impresora:BUART:rx_status_3\/main_7  macrocell25   3997   5017   8140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_state_0\/main_10
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 8159p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                  synccell      1020   1020   3618  RISE       1
\Impresora:BUART:rx_state_0\/main_10  macrocell21   3978   4998   8159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_state_2\/main_9
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 8159p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                 synccell      1020   1020   3618  RISE       1
\Impresora:BUART:rx_state_2\/main_9  macrocell22   3978   4998   8159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 8165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out              synccell      1020   1020   3262  RISE       1
\LCD_1:BUART:rx_state_0\/main_10  macrocell42   3972   4992   8165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 8165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out              synccell      1020   1020   3262  RISE       1
\LCD_1:BUART:rx_status_3\/main_7  macrocell46   3972   4992   8165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 8266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell104   3871   4891   8266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 8266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                   synccell       1020   1020   2751  RISE       1
\Surtidor:BUART:rx_state_2\/main_6  macrocell110   3871   4891   8266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 8874p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out  synccell      1020   1020   3262  RISE       1
MODIN5_0/main_3       macrocell5    3263   4283   8874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 8874p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out  synccell      1020   1020   3262  RISE       1
MODIN5_1/main_4       macrocell6    3263   4283   8874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)_SYNC/out
Path End       : \LCD_1:BUART:rx_last\/main_0
Capture Clock  : \LCD_1:BUART:rx_last\/clock_0
Path slack     : 8874p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_1_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)_SYNC/out          synccell      1020   1020   3262  RISE       1
\LCD_1:BUART:rx_last\/main_0  macrocell39   3263   4283   8874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 9082p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out  synccell      1020   1020   3465  RISE       1
MODIN13_0/main_3   macrocell1    3055   4075   9082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 9082p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4075
-------------------------------------   ---- 
End-of-path arrival time (ps)           4075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out  synccell      1020   1020   3465  RISE       1
MODIN13_1/main_4   macrocell2    3055   4075   9082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)_SYNC/out
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 9095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#781 vs. PC_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)_SYNC/out          synccell      1020   1020   3465  RISE       1
\PC:BUART:rx_last\/main_0  macrocell83   3042   4062   9095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell83         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 9140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:rx_state_0\/main_10  macrocell65   2997   4017   9140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 9140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:rx_status_3\/main_7  macrocell69   2997   4017   9140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:pollcount_0\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 9141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:pollcount_0\/main_3  macrocell57   2996   4016   9141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:pollcount_1\/main_4
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 9141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out              synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:pollcount_1\/main_4  macrocell58   2996   4016   9141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_last\/main_0
Capture Clock  : \LCD_2:BUART:rx_last\/clock_0
Path slack     : 9141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out          synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:rx_last\/main_0  macrocell62   2996   4016   9141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell62         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 9189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2751  RISE       1
MODIN1_0/main_3    macrocell3    2948   3968   9189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 9189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2751  RISE       1
MODIN1_1/main_4    macrocell4    2948   3968   9189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Impresora:BUART:rx_last\/main_0
Capture Clock  : \Impresora:BUART:rx_last\/clock_0
Path slack     : 9208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out              synccell      1020   1020   3618  RISE       1
\Impresora:BUART:rx_last\/main_0  macrocell18   2928   3948   9208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 9220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   3618  RISE       1
MODIN9_0/main_3       macrocell7    2917   3937   9220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 9220p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Impresora_IntClock:R#2)   16667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   3618  RISE       1
MODIN9_1/main_4       macrocell8    2917   3937   9220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)_SYNC/out
Path End       : \LCD_2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 9283p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#130 vs. LCD_2_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)_SYNC/out             synccell      1020   1020   3576  RISE       1
\LCD_2:BUART:rx_state_2\/main_9  macrocell66   2853   3873   9283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2146897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19270
-------------------------------------   ----- 
End-of-path arrival time (ps)           19270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/main_3                 macrocell76     6746  10326  2146897  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell76     3350  13676  2146897  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell6    5594  19270  2146897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell6        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147515p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12961
-------------------------------------   ----- 
End-of-path arrival time (ps)           12961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                      macrocell74     1250   1250  2147515  RISE       1
\LCD_2:BUART:counter_load_not\/main_0           macrocell56     6049   7299  2147515  RISE       1
\LCD_2:BUART:counter_load_not\/q                macrocell56     3350  10649  2147515  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2312  12961  2147515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148099p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13208
-------------------------------------   ----- 
End-of-path arrival time (ps)           13208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q            macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_counter_load\/main_0  macrocell61   6354   7604  2148099  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell61   3350  10954  2148099  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell    2253  13208  2148099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150204p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11103
-------------------------------------   ----- 
End-of-path arrival time (ps)           11103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/main_0  macrocell38   4250   5500  2150204  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell38   3350   8850  2150204  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2253  11103  2150204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150267p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10389
-------------------------------------   ----- 
End-of-path arrival time (ps)           10389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q       macrocell59     1250   1250  2148164  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   9139  10389  2150267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2150444p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15722
-------------------------------------   ----- 
End-of-path arrival time (ps)           15722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2150444  RISE       1
\LCD_2:BUART:rx_status_4\/main_1                 macrocell70     2834   6414  2150444  RISE       1
\LCD_2:BUART:rx_status_4\/q                      macrocell70     3350   9764  2150444  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_4                 statusicell5    5959  15722  2150444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell5        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2150655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15511
-------------------------------------   ----- 
End-of-path arrival time (ps)           15511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2150655  RISE       1
\LCD_1:BUART:rx_status_4\/main_1                 macrocell47     6251   9831  2150655  RISE       1
\LCD_1:BUART:rx_status_4\/q                      macrocell47     3350  13181  2150655  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_4                 statusicell3    2331  15511  2150655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150680p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                      macrocell50     1250   1250  2150680  RISE       1
\LCD_1:BUART:counter_load_not\/main_1           macrocell35     2903   4153  2150680  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell35     3350   7503  2150680  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2294   9797  2150680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_1:BUART:sTX:TxSts\/clock
Path slack     : 2150880p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15286
-------------------------------------   ----- 
End-of-path arrival time (ps)           15286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2150880  RISE       1
\LCD_1:BUART:tx_status_0\/main_3                 macrocell53     5419   8999  2150880  RISE       1
\LCD_1:BUART:tx_status_0\/q                      macrocell53     3350  12349  2150880  RISE       1
\LCD_1:BUART:sTX:TxSts\/status_0                 statusicell4    2938  15286  2150880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q                macrocell65     1250   1250  2148099  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   6337   7587  2153069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153352p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                macrocell74     1250   1250  2147515  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   6055   7305  2153352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153828p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q                macrocell42     1250   1250  2150204  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5579   6829  2153828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2154158p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8999
-------------------------------------   ---- 
End-of-path arrival time (ps)           8999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  2150880  RISE       1
\LCD_1:BUART:tx_state_0\/main_3                  macrocell50     5419   8999  2154158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                macrocell73     1250   1250  2148234  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4474   5724  2154933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:txn\/main_1
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2154958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q  macrocell74   1250   1250  2147515  RISE       1
\LCD_2:BUART:txn\/main_1    macrocell78   6948   8198  2154958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155045p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2151442  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   5422   5612  2155045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155064p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  2155064  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4343   5593  2155064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_1:BUART:txn\/main_3
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2155130p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  2155130  RISE       1
\LCD_1:BUART:txn\/main_3                macrocell55     3657   8027  2155130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2155134p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell5    1250   1250  2152527  RISE       1
\LCD_1:BUART:rx_state_0\/main_5  macrocell42   6773   8023  2155134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2155134p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                        macrocell5    1250   1250  2152527  RISE       1
\LCD_1:BUART:rx_status_3\/main_5  macrocell46   6773   8023  2155134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155158p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5499
-------------------------------------   ---- 
End-of-path arrival time (ps)           5499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150953  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   5309   5499  2155158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155552p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_state_0\/main_0  macrocell65   6354   7604  2155552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2155552p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_state_3\/main_0  macrocell67   6354   7604  2155552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155552p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q        macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_status_3\/main_0  macrocell69   6354   7604  2155552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155577p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                macrocell50     1250   1250  2150680  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3830   5080  2155577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_0\/main_9      macrocell65   6290   7540  2155617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2155617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_3\/main_7      macrocell67   6290   7540  2155617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155617p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_status_3\/main_6     macrocell69   6290   7540  2155617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q       macrocell36     1250   1250  2151460  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   3746   4996  2155661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_2:BUART:txn\/main_3
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2155857p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7300
-------------------------------------   ---- 
End-of-path arrival time (ps)           7300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  2155857  RISE       1
\LCD_2:BUART:txn\/main_3                macrocell78     2930   7300  2155857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2155858p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q      macrocell74   1250   1250  2147515  RISE       1
\LCD_2:BUART:tx_bitclk\/main_0  macrocell72   6049   7299  2155858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell74   1250   1250  2147515  RISE       1
\LCD_2:BUART:tx_state_0\/main_0  macrocell73   6036   7286  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell74   1250   1250  2147515  RISE       1
\LCD_2:BUART:tx_state_1\/main_0  macrocell74   6036   7286  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2155871p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell74   1250   1250  2147515  RISE       1
\LCD_2:BUART:tx_state_2\/main_0  macrocell75   6036   7286  2155871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155890p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                macrocell51     1250   1250  2150987  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3517   4767  2155890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_7    macrocell63   5969   7219  2155938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2155938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q  macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_2\/main_7      macrocell66   5969   7219  2155938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_address_detected\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155938p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7219
-------------------------------------   ---- 
End-of-path arrival time (ps)           7219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_address_detected\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_address_detected\/q      macrocell59   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_3  macrocell68   5969   7219  2155938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156199p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q          macrocell60     1250   1250  2156199  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3208   4458  2156199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_load_fifo\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156553p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_load_fifo\/q            macrocell40     1250   1250  2151877  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5733   6983  2156553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2156577p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q      macrocell73   1250   1250  2148234  RISE       1
\LCD_2:BUART:tx_bitclk\/main_1  macrocell72   5330   6580  2156577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157112p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q         macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_0  macrocell40   4795   6045  2157112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157112p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_state_0\/main_0  macrocell42   4795   6045  2157112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157112p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q        macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_status_3\/main_0  macrocell46   4795   6045  2157112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2157262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  2146897  RISE       1
\LCD_2:BUART:tx_state_0\/main_3                  macrocell73     2315   5895  2157262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  2155064  RISE       1
\LCD_1:BUART:rx_state_2\/main_1   macrocell43   4626   5876  2157281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  2155064  RISE       1
\LCD_1:BUART:rx_state_3\/main_1   macrocell44   4626   5876  2157281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  2155064  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_1  macrocell40   4620   5870  2157286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  2155064  RISE       1
\LCD_1:BUART:rx_state_0\/main_1   macrocell42   4620   5870  2157286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  2155064  RISE       1
\LCD_1:BUART:rx_status_3\/main_1  macrocell46   4620   5870  2157286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q         macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_0  macrocell63   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_state_2\/main_0  macrocell66   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157326p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q               macrocell65   1250   1250  2148099  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_0  macrocell68   4580   5830  2157326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157431p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell6    1250   1250  2153118  RISE       1
\LCD_1:BUART:rx_state_0\/main_4  macrocell42   4475   5725  2157431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157431p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                        macrocell6    1250   1250  2153118  RISE       1
\LCD_1:BUART:rx_status_3\/main_4  macrocell46   4475   5725  2157431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:txn\/main_2
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2157489p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q  macrocell73   1250   1250  2148234  RISE       1
\LCD_2:BUART:txn\/main_2    macrocell78   4417   5667  2157489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2157566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2151442  RISE       1
\LCD_2:BUART:tx_state_0\/main_2               macrocell73     5401   5591  2157566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2157566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2151442  RISE       1
\LCD_2:BUART:tx_state_1\/main_2               macrocell74     5401   5591  2157566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2157566p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2151442  RISE       1
\LCD_2:BUART:tx_state_2\/main_2               macrocell75     5401   5591  2157566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_state_2\/main_0  macrocell43   4250   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_state_3\/main_0  macrocell44   4250   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q               macrocell42   1250   1250  2150204  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_0  macrocell45   4250   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2157770p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5387
-------------------------------------   ---- 
End-of-path arrival time (ps)           5387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q      macrocell75   1250   1250  2149427  RISE       1
\LCD_2:BUART:tx_bitclk\/main_3  macrocell72   4137   5387  2157770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157932  RISE       1
MODIN5_0/main_1                         macrocell5    3285   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157932  RISE       1
MODIN5_1/main_1                         macrocell6    3285   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157934p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157934  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_1   macrocell60   3282   5222  2157934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158065p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158065  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_0   macrocell60   3152   5092  2158065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158087  RISE       1
MODIN5_0/main_0                         macrocell5    3130   5070  2158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158087p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158087  RISE       1
MODIN5_1/main_0                         macrocell6    3130   5070  2158087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158106p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell72   1250   1250  2158106  RISE       1
\LCD_2:BUART:tx_state_0\/main_5  macrocell73   3801   5051  2158106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158106p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell72   1250   1250  2158106  RISE       1
\LCD_2:BUART:tx_state_1\/main_5  macrocell74   3801   5051  2158106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158106p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell72   1250   1250  2158106  RISE       1
\LCD_2:BUART:tx_state_2\/main_5  macrocell75   3801   5051  2158106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell5    1250   1250  2152527  RISE       1
MODIN5_0/main_2  macrocell5    3768   5018  2158139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell5    1250   1250  2152527  RISE       1
MODIN5_1/main_3  macrocell6    3768   5018  2158139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:txn\/main_2
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158364p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q  macrocell50   1250   1250  2150680  RISE       1
\LCD_1:BUART:txn\/main_2    macrocell55   3543   4793  2158364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158382  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_2   macrocell60   2835   4775  2158382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:txn\/main_4
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q  macrocell52   1250   1250  2150980  RISE       1
\LCD_1:BUART:txn\/main_4    macrocell55   3518   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:txn\/main_1
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158395p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q  macrocell51   1250   1250  2150987  RISE       1
\LCD_1:BUART:txn\/main_1    macrocell55   3511   4761  2158395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:txn\/main_6
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158406p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q  macrocell49   1250   1250  2158406  RISE       1
\LCD_1:BUART:txn\/main_6   macrocell55   3501   4751  2158406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell73   1250   1250  2148234  RISE       1
\LCD_2:BUART:tx_state_0\/main_1  macrocell73   3491   4741  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell73   1250   1250  2148234  RISE       1
\LCD_2:BUART:tx_state_1\/main_1  macrocell74   3491   4741  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell73   1250   1250  2148234  RISE       1
\LCD_2:BUART:tx_state_2\/main_1  macrocell75   3491   4741  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158503p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158503  RISE       1
\LCD_1:BUART:rx_state_2\/main_8         macrocell43   2714   4654  2158503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158503p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158503  RISE       1
\LCD_1:BUART:rx_state_3\/main_7         macrocell44   2714   4654  2158503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\LCD_2:BUART:rx_state_0\/main_4         macrocell65   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\LCD_2:BUART:rx_state_3\/main_4         macrocell67   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158516p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158516  RISE       1
\LCD_1:BUART:rx_state_2\/main_6         macrocell43   2701   4641  2158516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158516p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158516  RISE       1
\LCD_1:BUART:rx_state_3\/main_5         macrocell44   2701   4641  2158516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158516  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_5       macrocell40   2698   4638  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158516  RISE       1
\LCD_1:BUART:rx_state_0\/main_7         macrocell42   2698   4638  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_4       macrocell63   2698   4638  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158515  RISE       1
\LCD_2:BUART:rx_state_2\/main_4         macrocell66   2698   4638  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158503  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_7       macrocell40   2696   4636  2158521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158503  RISE       1
\LCD_1:BUART:rx_state_0\/main_9         macrocell42   2696   4636  2158521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158650p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158650  RISE       1
\LCD_2:BUART:rx_state_0\/main_5         macrocell65   2567   4507  2158650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158650p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158650  RISE       1
\LCD_2:BUART:rx_state_3\/main_5         macrocell67   2567   4507  2158650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157932  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_1   macrocell37   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_0\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157934  RISE       1
\LCD_2:BUART:pollcount_0\/main_1        macrocell57   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_1\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157934  RISE       1
\LCD_2:BUART:pollcount_1\/main_1        macrocell58   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158657  RISE       1
\LCD_2:BUART:rx_state_0\/main_6         macrocell65   2559   4499  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158657  RISE       1
\LCD_2:BUART:rx_state_3\/main_6         macrocell67   2559   4499  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158658p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158658  RISE       1
\LCD_1:BUART:rx_state_2\/main_7         macrocell43   2559   4499  2158658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158658p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158658  RISE       1
\LCD_1:BUART:rx_state_3\/main_6         macrocell44   2559   4499  2158658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158650  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_5       macrocell63   2557   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158650  RISE       1
\LCD_2:BUART:rx_state_2\/main_5         macrocell66   2557   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158658  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_6       macrocell40   2551   4491  2158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158658  RISE       1
\LCD_1:BUART:rx_state_0\/main_8         macrocell42   2551   4491  2158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158667p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158657  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_6       macrocell63   2550   4490  2158667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158667p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158657  RISE       1
\LCD_2:BUART:rx_state_2\/main_6         macrocell66   2550   4490  2158667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  2156199  RISE       1
\LCD_2:BUART:rx_state_0\/main_1   macrocell65   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  2156199  RISE       1
\LCD_2:BUART:rx_state_3\/main_1   macrocell67   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  2156199  RISE       1
\LCD_2:BUART:rx_status_3\/main_1  macrocell69   3224   4474  2158683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:txn\/main_4
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q  macrocell75   1250   1250  2149427  RISE       1
\LCD_2:BUART:txn\/main_4    macrocell78   3221   4471  2158686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q   macrocell60   1250   1250  2156199  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_1  macrocell63   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  2156199  RISE       1
\LCD_2:BUART:rx_state_2\/main_1   macrocell66   3215   4465  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_status_3\/q
Path End       : \LCD_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2158697p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_status_3\/q       macrocell46    1250   1250  2158697  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_3  statusicell3   6220   7470  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158729p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell6    1250   1250  2153118  RISE       1
MODIN5_1/main_2  macrocell6    3177   4427  2158729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_state_2\/main_4      macrocell43   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_state_3\/main_4      macrocell44   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158914p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q      macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_3  macrocell45   2993   4243  2158914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158920p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_4    macrocell40   2986   4236  2158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158920p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_state_0\/main_6      macrocell42   2986   4236  2158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_address_detected\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158920p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_address_detected\/clock_0                  macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_address_detected\/q  macrocell36   1250   1250  2151460  RISE       1
\LCD_1:BUART:rx_status_3\/main_6     macrocell46   2986   4236  2158920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158944p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158944  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_2   macrocell37   2272   4212  2158944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_0\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158065  RISE       1
\LCD_2:BUART:pollcount_0\/main_0        macrocell57   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_1\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158945p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158065  RISE       1
\LCD_2:BUART:pollcount_1\/main_0        macrocell58   2272   4212  2158945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158961p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158087  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_0   macrocell37   2256   4196  2158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_1
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q      macrocell50   1250   1250  2150680  RISE       1
\LCD_1:BUART:tx_bitclk\/main_1  macrocell49   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell50   1250   1250  2150680  RISE       1
\LCD_1:BUART:tx_state_1\/main_1  macrocell51   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell50   1250   1250  2150680  RISE       1
\LCD_1:BUART:tx_state_2\/main_1  macrocell52   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159004p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell50   1250   1250  2150680  RISE       1
\LCD_1:BUART:tx_state_0\/main_1  macrocell50   2903   4153  2159004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159008p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_last\/q          macrocell39   1250   1250  2159008  RISE       1
\LCD_1:BUART:rx_state_2\/main_5  macrocell43   2898   4148  2159008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:txn\/main_6
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q  macrocell72   1250   1250  2158106  RISE       1
\LCD_2:BUART:txn\/main_6   macrocell78   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:tx_state_1\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2159161p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159161  RISE       1
\LCD_2:BUART:tx_state_1\/main_4               macrocell74     3806   3996  2159161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:tx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2159161p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159161  RISE       1
\LCD_2:BUART:tx_state_2\/main_4               macrocell75     3806   3996  2159161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q      macrocell58   1250   1250  2153652  RISE       1
\LCD_2:BUART:rx_state_0\/main_7  macrocell65   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell58   1250   1250  2153652  RISE       1
\LCD_2:BUART:rx_status_3\/main_4  macrocell69   2696   3946  2159211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2159217p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell58   1250   1250  2153652  RISE       1
\LCD_2:BUART:pollcount_1\/main_2  macrocell58   2689   3939  2159217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_state_0\/main_3  macrocell65   2686   3936  2159221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_state_3\/main_3  macrocell67   2686   3936  2159221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q        macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_status_3\/main_3  macrocell69   2686   3936  2159221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q         macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_3  macrocell63   2676   3926  2159231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_state_2\/main_3  macrocell66   2676   3926  2159231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q               macrocell66   1250   1250  2151768  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_2  macrocell68   2676   3926  2159231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150953  RISE       1
\LCD_1:BUART:tx_state_0\/main_2               macrocell50     3689   3879  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_3
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q      macrocell52   1250   1250  2150980  RISE       1
\LCD_1:BUART:tx_bitclk\/main_3  macrocell49   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell52   1250   1250  2150980  RISE       1
\LCD_1:BUART:tx_state_1\/main_3  macrocell51   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell52   1250   1250  2150980  RISE       1
\LCD_1:BUART:tx_state_2\/main_3  macrocell52   2604   3854  2159302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell52   1250   1250  2150980  RISE       1
\LCD_1:BUART:tx_state_0\/main_4  macrocell50   2602   3852  2159304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q      macrocell51   1250   1250  2150987  RISE       1
\LCD_1:BUART:tx_bitclk\/main_0  macrocell49   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell51   1250   1250  2150987  RISE       1
\LCD_1:BUART:tx_state_1\/main_0  macrocell51   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell51   1250   1250  2150987  RISE       1
\LCD_1:BUART:tx_state_2\/main_0  macrocell52   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell51   1250   1250  2150987  RISE       1
\LCD_1:BUART:tx_state_0\/main_0  macrocell50   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  2158406  RISE       1
\LCD_1:BUART:tx_state_0\/main_5  macrocell50   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  2158406  RISE       1
\LCD_1:BUART:tx_state_1\/main_5  macrocell51   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell49   1250   1250  2158406  RISE       1
\LCD_1:BUART:tx_state_2\/main_5  macrocell52   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q         macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_3  macrocell40   2542   3792  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_state_0\/main_3  macrocell42   2542   3792  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2159364p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q        macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_status_3\/main_3  macrocell46   2542   3792  2159364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q         macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_2  macrocell40   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_state_0\/main_2  macrocell42   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q        macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_status_3\/main_2  macrocell46   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q         macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_2  macrocell63   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_state_2\/main_2  macrocell66   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q               macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_1  macrocell68   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell68         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_state_2\/main_3  macrocell43   2533   3783  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_state_3\/main_3  macrocell44   2533   3783  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q               macrocell43   1250   1250  2151920  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_2  macrocell45   2533   3783  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q      macrocell57   1250   1250  2153816  RISE       1
\LCD_2:BUART:rx_state_0\/main_8  macrocell65   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell57   1250   1250  2153816  RISE       1
\LCD_2:BUART:rx_status_3\/main_5  macrocell69   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_state_2\/main_2  macrocell43   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_state_3\/main_2  macrocell44   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q               macrocell44   1250   1250  2151926  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_1  macrocell45   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_state_0\/main_2  macrocell65   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_state_3\/main_2  macrocell67   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q        macrocell67   1250   1250  2151926  RISE       1
\LCD_2:BUART:rx_status_3\/main_2  macrocell69   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_0\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell57   1250   1250  2153816  RISE       1
\LCD_2:BUART:pollcount_0\/main_2  macrocell57   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell57   1250   1250  2153816  RISE       1
\LCD_2:BUART:pollcount_1\/main_3  macrocell58   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:txn\/q
Path End       : \LCD_2:BUART:txn\/main_0
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:txn\/q       macrocell78   1250   1250  2159607  RISE       1
\LCD_2:BUART:txn\/main_0  macrocell78   2300   3550  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:txn\/q
Path End       : \LCD_1:BUART:txn\/main_0
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:txn\/q       macrocell55   1250   1250  2159612  RISE       1
\LCD_1:BUART:txn\/main_0  macrocell55   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell75   1250   1250  2149427  RISE       1
\LCD_2:BUART:tx_state_0\/main_4  macrocell73   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell73         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell75   1250   1250  2149427  RISE       1
\LCD_2:BUART:tx_state_1\/main_3  macrocell74   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell75   1250   1250  2149427  RISE       1
\LCD_2:BUART:tx_state_2\/main_3  macrocell75   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell75         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159667p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_last\/q          macrocell62   1250   1250  2159667  RISE       1
\LCD_2:BUART:rx_state_2\/main_8  macrocell66   2240   3490  2159667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150953  RISE       1
\LCD_1:BUART:tx_bitclk\/main_2                macrocell49     3263   3453  2159704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell49         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150953  RISE       1
\LCD_1:BUART:tx_state_1\/main_2               macrocell51     3263   3453  2159704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  2150953  RISE       1
\LCD_1:BUART:tx_state_2\/main_2               macrocell52     3263   3453  2159704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:txn\/main_5
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159736p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3420
-------------------------------------   ---- 
End-of-path arrival time (ps)           3420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159736  RISE       1
\LCD_1:BUART:txn\/main_5                      macrocell55     3230   3420  2159736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159738p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q            macrocell63     1250   1250  2152300  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   2548   3798  2159738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell7       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \LCD_2:BUART:tx_bitclk\/main_2
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2159785p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3372
-------------------------------------   ---- 
End-of-path arrival time (ps)           3372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  2151442  RISE       1
\LCD_2:BUART:tx_bitclk\/main_2                macrocell72     3182   3372  2159785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_2:BUART:txn\/main_5
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2160071p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3085
-------------------------------------   ---- 
End-of-path arrival time (ps)           3085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  2159161  RISE       1
\LCD_2:BUART:txn\/main_5                      macrocell78     2895   3085  2160071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell78         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:tx_state_1\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2160660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2497
-------------------------------------   ---- 
End-of-path arrival time (ps)           2497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159736  RISE       1
\LCD_1:BUART:tx_state_1\/main_4               macrocell51     2307   2497  2160660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \LCD_1:BUART:tx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2160660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2497
-------------------------------------   ---- 
End-of-path arrival time (ps)           2497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  2159736  RISE       1
\LCD_1:BUART:tx_state_2\/main_4               macrocell52     2307   2497  2160660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_status_3\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2161298p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell69         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_status_3\/q       macrocell69    1250   1250  2161298  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_3  statusicell5   3619   4869  2161298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell5        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 12996722p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19445
-------------------------------------   ----- 
End-of-path arrival time (ps)           19445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  12996722  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell91      6217   9797  12996722  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell91      3350  13147  12996722  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell7     6298  19445  12996722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 12997889p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18278
-------------------------------------   ----- 
End-of-path arrival time (ps)           18278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  12997889  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell97      5089   8669  12997889  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell97      3350  12019  12997889  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell8     6259  18278  12997889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell8        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11704
-------------------------------------   ----- 
End-of-path arrival time (ps)           11704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q            macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell82   4775   6025  12999602  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell82   3350   9375  12999602  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2329  11704  12999602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12999646p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  12999646  RISE       1
\PC:BUART:counter_load_not\/main_2           macrocell79      4361   4551  12999646  RISE       1
\PC:BUART:counter_load_not\/q                macrocell79      3350   7901  12999646  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2930  10830  12999646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12999789p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10688
-------------------------------------   ----- 
End-of-path arrival time (ps)           10688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                      macrocell29     1250   1250  12999789  RISE       1
\Impresora:BUART:counter_load_not\/main_1           macrocell14     3778   5028  12999789  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell14     3350   8378  12999789  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2310  10688  12999789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Impresora:BUART:sRX:RxBitCounter\/clock
Path slack     : 12999839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11468
-------------------------------------   ----- 
End-of-path arrival time (ps)           11468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q            macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_counter_load\/main_0  macrocell17   4556   5806  12999839  RISE       1
\Impresora:BUART:rx_counter_load\/q       macrocell17   3350   9156  12999839  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/load   count7cell    2312  11468  12999839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13002705p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell21     1250   1250  12999839  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   6702   7952  13002705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13003247p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12919
-------------------------------------   ----- 
End-of-path arrival time (ps)           12919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13003247  RISE       1
\Impresora:BUART:tx_status_0\/main_3                 macrocell32     3664   7244  13003247  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell32     3350  10594  13003247  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell2    2326  12919  13003247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Impresora:BUART:rx_status_3\/main_5
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13003786p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                            macrocell7    1250   1250  13001880  RISE       1
\Impresora:BUART:rx_status_3\/main_5  macrocell25   8121   9371  13003786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13004271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                macrocell30     1250   1250  13000931  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5136   6386  13004271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q       macrocell15     1250   1250  13000783  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5092   6342  13004314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Impresora:BUART:rx_state_0\/main_5
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13004360p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                           macrocell7    1250   1250  13001880  RISE       1
\Impresora:BUART:rx_state_0\/main_5  macrocell21   7546   8796  13004360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13004487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8669
-------------------------------------   ---- 
End-of-path arrival time (ps)           8669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  12997889  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell94      5089   8669  13004487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sRX:RxSts\/status_4
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13004614p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11553
-------------------------------------   ----- 
End-of-path arrival time (ps)           11553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13004614  RISE       1
\Impresora:BUART:rx_status_4\/main_1                 macrocell26     2312   5892  13004614  RISE       1
\Impresora:BUART:rx_status_4\/q                      macrocell26     3350   9242  13004614  RISE       1
\Impresora:BUART:sRX:RxSts\/status_4                 statusicell1    2311  11553  13004614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004841p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell86      1250   1250  12999602  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4566   5816  13004841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005222p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell94      1250   1250  12999652  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   4185   5435  13005222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005397p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell95      1250   1250  12999856  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   4010   5260  13005397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13005408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7749
-------------------------------------   ---- 
End-of-path arrival time (ps)           7749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN13_0/q                    macrocell1    1250   1250  13002691  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell90   6499   7749  13005408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13005422p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7734
-------------------------------------   ---- 
End-of-path arrival time (ps)           7734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN13_0/q                   macrocell1    1250   1250  13002691  RISE       1
\PC:BUART:rx_state_0\/main_5  macrocell86   6484   7734  13005422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13005612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_state_0\/main_0  macrocell86   6294   7544  13005612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13005612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_state_2\/main_0  macrocell87   6294   7544  13005612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13005612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7544
-------------------------------------   ---- 
End-of-path arrival time (ps)           7544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_state_3\/main_0  macrocell88   6294   7544  13005612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13005686p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q       macrocell80      1250   1250  13001576  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   3721   4971  13005686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13005856p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  13005856  RISE       1
\PC:BUART:txn\/main_3                macrocell99      2931   7301  13005856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:tx_state_0\/main_3
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13005913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13003247  RISE       1
\Impresora:BUART:tx_state_0\/main_3                  macrocell29     3664   7244  13005913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13006114p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell86   5792   7042  13006114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13006114p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell87   5792   7042  13006114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13006114p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7042
-------------------------------------   ---- 
End-of-path arrival time (ps)           7042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell88   5792   7042  13006114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006192p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell16     1250   1250  13006192  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3215   4465  13006192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Impresora:BUART:txn\/main_3
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13006480p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13006480  RISE       1
\Impresora:BUART:txn\/main_3                macrocell34     2306   6676  13006480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13006521p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                macrocell29     1250   1250  12999789  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2886   4136  13006521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007058p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3599
-------------------------------------   ---- 
End-of-path arrival time (ps)           3599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13002000  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3409   3599  13007058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                               model name      delay     AT     slack  edge  Fanout
-------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell81      1250   1250  13007083  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   2324   3574  13007083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13007132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell84   4775   6025  13007132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell89   4775   6025  13007132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13007132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell86   1250   1250  12999602  RISE       1
\PC:BUART:rx_status_3\/main_0  macrocell90   4775   6025  13007132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13007197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN13_1/q                   macrocell2    1250   1250  13003982  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell86   4710   5960  13007197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_1
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13007206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q   macrocell16   1250   1250  13006192  RISE       1
\Impresora:BUART:rx_load_fifo\/main_1  macrocell19   4700   5950  13007206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_3\/main_1
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13007206p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13006192  RISE       1
\Impresora:BUART:rx_status_3\/main_1  macrocell25   4700   5950  13007206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_0\/main_1
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13007222p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13006192  RISE       1
\Impresora:BUART:rx_state_0\/main_1   macrocell21   4684   5934  13007222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_2\/main_1
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13007222p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13006192  RISE       1
\Impresora:BUART:rx_state_2\/main_1   macrocell22   4684   5934  13007222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_3\/main_1
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13007222p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell16   1250   1250  13006192  RISE       1
\Impresora:BUART:rx_state_3\/main_1   macrocell23   4684   5934  13007222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_0
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13007351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q         macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_load_fifo\/main_0  macrocell19   4556   5806  13007351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q               macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_0  macrocell24   4556   5806  13007351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_3\/main_0
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13007351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_status_3\/main_0  macrocell25   4556   5806  13007351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_0
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13007366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q      macrocell30   1250   1250  13000931  RISE       1
\Impresora:BUART:tx_bitclk\/main_0  macrocell28   4541   5791  13007366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_0\/main_0
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13007366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell30   1250   1250  13000931  RISE       1
\Impresora:BUART:tx_state_0\/main_0  macrocell29   4541   5791  13007366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13007482p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell7    1250   1250  13001880  RISE       1
MODIN9_0/main_2  macrocell7    4425   5675  13007482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13007482p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell7    1250   1250  13001880  RISE       1
MODIN9_1/main_3  macrocell8    4425   5675  13007482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_5
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13007507p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_last\/q          macrocell18   1250   1250  13007507  RISE       1
\Impresora:BUART:rx_state_2\/main_5  macrocell22   4399   5649  13007507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13007534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell84   4372   5622  13007534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell89   4372   5622  13007534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13007534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell87   1250   1250  13000005  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell90   4372   5622  13007534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_0\/main_2
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13007717p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_state_0\/main_2  macrocell21   4190   5440  13007717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_2\/main_2
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13007717p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_state_2\/main_2  macrocell22   4190   5440  13007717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_3\/main_2
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13007717p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_state_3\/main_2  macrocell23   4190   5440  13007717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_0\/main_6
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13007726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_state_0\/main_6      macrocell21   4181   5431  13007726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_2\/main_4
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13007726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_state_2\/main_4      macrocell22   4181   5431  13007726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_3\/main_4
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13007726p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_state_3\/main_4      macrocell23   4181   5431  13007726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13007751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN13_1/q                    macrocell2    1250   1250  13003982  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell90   4156   5406  13007751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:txn\/main_1
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13007810p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q  macrocell30   1250   1250  13000931  RISE       1
\Impresora:BUART:txn\/main_1    macrocell34   4097   5347  13007810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2804
-------------------------------------   ---- 
End-of-path arrival time (ps)           2804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  12999646  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   2614   2804  13007853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell11      0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13008047p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  12999646  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell93      4920   5110  13008047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008047p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  12999646  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell94      4920   5110  13008047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_1\/main_1
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13008129p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell29   1250   1250  12999789  RISE       1
\Impresora:BUART:tx_state_1\/main_1  macrocell30   3778   5028  13008129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_2\/main_1
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13008129p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5028
-------------------------------------   ---- 
End-of-path arrival time (ps)           5028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell29   1250   1250  12999789  RISE       1
\Impresora:BUART:tx_state_2\/main_1  macrocell31   3778   5028  13008129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_0\/main_0
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13008165p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_state_0\/main_0  macrocell21   3742   4992  13008165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_2\/main_0
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13008165p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_state_2\/main_0  macrocell22   3742   4992  13008165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_3\/main_0
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13008165p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell21   1250   1250  12999839  RISE       1
\Impresora:BUART:rx_state_3\/main_0  macrocell23   3742   4992  13008165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_1\/main_5
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13008216p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13008216  RISE       1
\Impresora:BUART:tx_state_1\/main_5  macrocell30   3691   4941  13008216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_2\/main_5
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13008216p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13008216  RISE       1
\Impresora:BUART:tx_state_2\/main_5  macrocell31   3691   4941  13008216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3130
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                             model name      delay     AT     slack  edge  Fanout
-----------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell84      1250   1250  12998116  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   4009   5259  13008277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_2
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13008283p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q         macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_load_fifo\/main_2  macrocell19   3624   4874  13008283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008283p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q               macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_1  macrocell24   3624   4874  13008283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_3\/main_2
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13008283p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell23   1250   1250  13000771  RISE       1
\Impresora:BUART:rx_status_3\/main_2  macrocell25   3624   4874  13008283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008291p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13008291  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell81   2926   4866  13008291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13008291p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008291  RISE       1
MODIN9_0/main_0                             macrocell7    2926   4866  13008291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13008291p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008291  RISE       1
MODIN9_1/main_0                             macrocell8    2926   4866  13008291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008291p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008291  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_0   macrocell16   2926   4866  13008291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
MODIN13_0/main_1                     macrocell1    2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
MODIN13_1/main_1                     macrocell2    2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell81   2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
MODIN9_0/main_1                             macrocell7    2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
MODIN9_1/main_1                             macrocell8    2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008293  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_1   macrocell16   2924   4864  13008293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_4
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_load_fifo\/main_4    macrocell19   3612   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q      macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_3  macrocell24   3612   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_address_detected\/q
Path End       : \Impresora:BUART:rx_status_3\/main_6
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_address_detected\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_address_detected\/q  macrocell15   1250   1250  13000783  RISE       1
\Impresora:BUART:rx_status_3\/main_6     macrocell25   3612   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008294  RISE       1
MODIN13_0/main_0                     macrocell1    2922   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008294  RISE       1
MODIN13_1/main_0                     macrocell2    2922   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008294p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008294  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell81   2922   4862  13008294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_0
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008296p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13008296  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_2   macrocell16   2921   4861  13008296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell16         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 13008308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT     slack  edge  Fanout
----------------  -----------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  13002691  RISE       1
MODIN13_0/main_2  macrocell1    3599   4849  13008308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13008308p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell1          0      0  RISE       1

Data path
pin name          model name   delay     AT     slack  edge  Fanout
----------------  -----------  -----  -----  --------  ----  ------
MODIN13_0/q       macrocell1    1250   1250  13002691  RISE       1
MODIN13_1/main_3  macrocell2    3599   4849  13008308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008386  RISE       1
\PC:BUART:rx_state_0\/main_9         macrocell86   2831   4771  13008386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008386  RISE       1
\PC:BUART:rx_state_2\/main_8         macrocell87   2831   4771  13008386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008386p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008386  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell88   2831   4771  13008386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_0\/main_8
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13008387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008387  RISE       1
\Impresora:BUART:rx_state_0\/main_8         macrocell21   2830   4770  13008387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_2\/main_7
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13008387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008387  RISE       1
\Impresora:BUART:rx_state_2\/main_7         macrocell22   2830   4770  13008387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_3\/main_6
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13008387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008387  RISE       1
\Impresora:BUART:rx_state_3\/main_6         macrocell23   2830   4770  13008387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_0\/main_8         macrocell86   2823   4763  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell87   2823   4763  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell88   2823   4763  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_0\/main_7         macrocell86   2822   4762  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_2\/main_6         macrocell87   2822   4762  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008394p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell88   2822   4762  13008394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_0\/main_9
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13008401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008401  RISE       1
\Impresora:BUART:rx_state_0\/main_9         macrocell21   2816   4756  13008401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_2\/main_8
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13008401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008401  RISE       1
\Impresora:BUART:rx_state_2\/main_8         macrocell22   2816   4756  13008401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_3\/main_7
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13008401p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008401  RISE       1
\Impresora:BUART:rx_state_3\/main_7         macrocell23   2816   4756  13008401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008386  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell84   2808   4748  13008408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_load_fifo\/main_7
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13008408p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008401  RISE       1
\Impresora:BUART:rx_load_fifo\/main_7       macrocell19   2808   4748  13008408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008411p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:txn\/q       macrocell99   1250   1250  13008411  RISE       1
\PC:BUART:txn\/main_0  macrocell99   3495   4745  13008411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_load_fifo\/main_6
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13008416p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008387  RISE       1
\Impresora:BUART:rx_load_fifo\/main_6       macrocell19   2801   4741  13008416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_0\/main_7
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13008423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008423  RISE       1
\Impresora:BUART:rx_state_0\/main_7         macrocell21   2793   4733  13008423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_2\/main_6
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13008423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008423  RISE       1
\Impresora:BUART:rx_state_2\/main_6         macrocell22   2793   4733  13008423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_3\/main_5
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13008423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008423  RISE       1
\Impresora:BUART:rx_state_3\/main_5         macrocell23   2793   4733  13008423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_load_fifo\/main_5
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13008425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008423  RISE       1
\Impresora:BUART:rx_load_fifo\/main_5       macrocell19   2792   4732  13008425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008431p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell84   2786   4726  13008431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008434p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13008394  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell84   2782   4722  13008434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_3
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13008501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q      macrocell31   1250   1250  13001261  RISE       1
\Impresora:BUART:tx_bitclk\/main_3  macrocell28   3405   4655  13008501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_0\/main_4
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13008501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell31   1250   1250  13001261  RISE       1
\Impresora:BUART:tx_state_0\/main_4  macrocell29   3405   4655  13008501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13008505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell81   1250   1250  13007083  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell84   3401   4651  13008505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13008505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13007083  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell90   3401   4651  13008505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:txn\/main_4
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13008512p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q  macrocell31   1250   1250  13001261  RISE       1
\Impresora:BUART:txn\/main_4    macrocell34   3395   4645  13008512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13008519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13007083  RISE       1
\PC:BUART:rx_state_0\/main_1   macrocell86   3388   4638  13008519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13007083  RISE       1
\PC:BUART:rx_state_2\/main_1   macrocell87   3388   4638  13008519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13008519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13007083  RISE       1
\PC:BUART:rx_state_3\/main_1   macrocell88   3388   4638  13008519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Impresora:BUART:rx_status_3\/main_4
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13008539p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                            macrocell8    1250   1250  13004014  RISE       1
\Impresora:BUART:rx_status_3\/main_4  macrocell25   3368   4618  13008539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Impresora:BUART:rx_state_0\/main_4
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13008559p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                           macrocell8    1250   1250  13004014  RISE       1
\Impresora:BUART:rx_state_0\/main_4  macrocell21   3348   4598  13008559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  12999646  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell95      4361   4551  13008606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  12999646  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell96      4361   4551  13008606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell94   1250   1250  12999652  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell95   3295   4545  13008611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008611p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell94   1250   1250  12999652  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell96   3295   4545  13008611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008632p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell94   1250   1250  12999652  RISE       1
\PC:BUART:txn\/main_2    macrocell99   3275   4525  13008632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13008645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell94   1250   1250  12999652  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell93   3261   4511  13008645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell94   1250   1250  12999652  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell94   3261   4511  13008645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell95   1250   1250  12999856  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell95   3092   4342  13008815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008815p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell95   1250   1250  12999856  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell96   3092   4342  13008815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008816p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell95   1250   1250  12999856  RISE       1
\PC:BUART:txn\/main_1    macrocell99   3091   4341  13008816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell93   1250   1250  13008818  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell94   3088   4338  13008818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008825p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell93   1250   1250  13008818  RISE       1
\PC:BUART:txn\/main_6   macrocell99   3082   4332  13008825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13008957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell95   1250   1250  12999856  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell93   2950   4200  13008957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell95   1250   1250  12999856  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell94   2950   4200  13008957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell93   1250   1250  13008818  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell95   2929   4179  13008978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008978p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell93   1250   1250  13008818  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell96   2929   4179  13008978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13008987p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell96   1250   1250  13000033  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell93   2919   4169  13008987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13008987p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell96   1250   1250  13000033  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell94   2919   4169  13008987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13008992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell96   1250   1250  13000033  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell95   2914   4164  13008992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13008992p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell96   1250   1250  13000033  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell96   2914   4164  13008992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13008995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell96   1250   1250  13000033  RISE       1
\PC:BUART:txn\/main_4    macrocell99   2912   4162  13008995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13008999p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_last\/q          macrocell83   1250   1250  13008999  RISE       1
\PC:BUART:rx_state_2\/main_5  macrocell87   2908   4158  13008999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:txn\/main_2
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13009023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q  macrocell29   1250   1250  12999789  RISE       1
\Impresora:BUART:txn\/main_2    macrocell34   2884   4134  13009023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_bitclk\/main_1
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13009034p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q      macrocell29   1250   1250  12999789  RISE       1
\Impresora:BUART:tx_bitclk\/main_1  macrocell28   2872   4122  13009034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_0\/main_1
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13009034p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell29   1250   1250  12999789  RISE       1
\Impresora:BUART:tx_state_0\/main_1  macrocell29   2872   4122  13009034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13009083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_state_0\/main_2  macrocell86   2824   4074  13009083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13009083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_state_2\/main_2  macrocell87   2824   4074  13009083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13009083p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_state_3\/main_2  macrocell88   2824   4074  13009083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13009085p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell84   2822   4072  13009085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009085p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell89   2822   4072  13009085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13009085p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell88   1250   1250  13001556  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell90   2822   4072  13009085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13009096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_state_0\/main_6      macrocell86   2810   4060  13009096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13009096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_state_2\/main_4      macrocell87   2810   4060  13009096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13009096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_state_3\/main_4      macrocell88   2810   4060  13009096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13009105p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_load_fifo\/main_4    macrocell84   2802   4052  13009105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009105p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q      macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell89   2802   4052  13009105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_address_detected\/q
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13009105p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_address_detected\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_address_detected\/q  macrocell80   1250   1250  13001576  RISE       1
\PC:BUART:rx_status_3\/main_6     macrocell90   2802   4052  13009105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_0\/main_3
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13009110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_state_0\/main_3  macrocell21   2797   4047  13009110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_2\/main_3
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13009110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_state_2\/main_3  macrocell22   2797   4047  13009110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_3\/main_3
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13009110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_state_3\/main_3  macrocell23   2797   4047  13009110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_0\/main_5
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13009117p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell28   1250   1250  13008216  RISE       1
\Impresora:BUART:tx_state_0\/main_5  macrocell29   2790   4040  13009117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:txn\/main_6
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q  macrocell28   1250   1250  13008216  RISE       1
\Impresora:BUART:txn\/main_6   macrocell34   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_3
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13009141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q         macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_load_fifo\/main_3  macrocell19   2765   4015  13009141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q               macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_2  macrocell24   2765   4015  13009141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell24         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_3\/main_3
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13009141p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell22   1250   1250  13001629  RISE       1
\Impresora:BUART:rx_status_3\/main_3  macrocell25   2765   4015  13009141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_load_fifo\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009215p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_load_fifo\/q            macrocell19     1250   1250  13006170  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3071   4321  13009215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_1\/main_0
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13009271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell30   1250   1250  13000931  RISE       1
\Impresora:BUART:tx_state_1\/main_0  macrocell30   2636   3886  13009271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_2\/main_0
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13009271p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell30   1250   1250  13000931  RISE       1
\Impresora:BUART:tx_state_2\/main_0  macrocell31   2636   3886  13009271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_bitclk\/main_2
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13009415p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13002000  RISE       1
\Impresora:BUART:tx_bitclk\/main_2                macrocell28     3552   3742  13009415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_0\/main_2
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13009415p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13002000  RISE       1
\Impresora:BUART:tx_state_0\/main_2               macrocell29     3552   3742  13009415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Impresora:BUART:txn\/main_5
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13009556p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3601
-------------------------------------   ---- 
End-of-path arrival time (ps)           3601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13009556  RISE       1
\Impresora:BUART:txn\/main_5                      macrocell34     3411   3601  13009556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 13009599p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1

Data path
pin name          model name   delay     AT     slack  edge  Fanout
----------------  -----------  -----  -----  --------  ----  ------
MODIN13_1/q       macrocell2    1250   1250  13003982  RISE       1
MODIN13_1/main_2  macrocell2    2308   3558  13009599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell2          0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_1\/main_3
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13009601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell31   1250   1250  13001261  RISE       1
\Impresora:BUART:tx_state_1\/main_3  macrocell30   2305   3555  13009601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_2\/main_3
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13009601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell31   1250   1250  13001261  RISE       1
\Impresora:BUART:tx_state_2\/main_3  macrocell31   2305   3555  13009601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:txn\/main_0
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13009612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q       macrocell34   1250   1250  13009612  RISE       1
\Impresora:BUART:txn\/main_0  macrocell34   2295   3545  13009612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13009616p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell8    1250   1250  13004014  RISE       1
MODIN9_1/main_2  macrocell8    2291   3541  13009616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13009858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3299
-------------------------------------   ---- 
End-of-path arrival time (ps)           3299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13009858  RISE       1
\PC:BUART:txn\/main_5                      macrocell99      3109   3299  13009858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell99         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13009860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           3297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13009858  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell95      3107   3297  13009860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell95         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13009860p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           3297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  13009858  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell96      3107   3297  13009860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell96         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Impresora:BUART:tx_state_1\/main_4
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13010315p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2842
-------------------------------------   ---- 
End-of-path arrival time (ps)           2842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13009556  RISE       1
\Impresora:BUART:tx_state_1\/main_4               macrocell30     2652   2842  13010315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Impresora:BUART:tx_state_2\/main_4
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13010315p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2842
-------------------------------------   ---- 
End-of-path arrival time (ps)           2842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13009556  RISE       1
\Impresora:BUART:tx_state_2\/main_4               macrocell31     2652   2842  13010315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_1\/main_2
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13010340p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13002000  RISE       1
\Impresora:BUART:tx_state_1\/main_2               macrocell30     2626   2816  13010340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Impresora:BUART:tx_state_2\/main_2
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13010340p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13002000  RISE       1
\Impresora:BUART:tx_state_2\/main_2               macrocell31     2626   2816  13010340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13012014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13016667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell90         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell90    1250   1250  13012014  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell7   2902   4152  13012014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell7        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_3\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_3
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13012024p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13016667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_3\/q       macrocell25    1250   1250  13012024  RISE       1
\Impresora:BUART:sRX:RxSts\/status_3  statusicell1   2893   4143  13012024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell1        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21705834p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21309
-------------------------------------   ----- 
End-of-path arrival time (ps)           21309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                      macrocell119     1250   1250  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/main_1           macrocell100     9163  10413  21705834  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell100     3350  13763  21705834  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   7546  21309  21705834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21713103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14870
-------------------------------------   ----- 
End-of-path arrival time (ps)           14870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q   macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_counter_load\/main_3  macrocell103   7338   8588  21713103  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell103   3350  11938  21713103  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell     2932  14870  21713103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 21715687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17146
-------------------------------------   ----- 
End-of-path arrival time (ps)           17146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  21715687  RISE       1
\Surtidor:BUART:tx_status_0\/main_3                 macrocell122     7891  11471  21715687  RISE       1
\Surtidor:BUART:tx_status_0\/q                      macrocell122     3350  14821  21715687  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0                 statusicell10    2326  17146  21715687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21716464p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q       macrocell101     1250   1250  21713103  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   9609  10859  21716464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21717890p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14943
-------------------------------------   ----- 
End-of-path arrival time (ps)           14943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  21717890  RISE       1
\Surtidor:BUART:rx_status_4\/main_1                 macrocell115     3629   7209  21717890  RISE       1
\Surtidor:BUART:rx_status_4\/q                      macrocell115     3350  10559  21717890  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4                 statusicell9     4385  14943  21717890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21717972p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell120     1250   1250  21711220  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   8101   9351  21717972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21719127p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell14   4370   4370  21719127  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell124     6327  10697  21719127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21719411p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q          macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_2  macrocell118   9163  10413  21719411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21719411p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell120   9163  10413  21719411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21719411p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10413
-------------------------------------   ----- 
End-of-path arrival time (ps)           10413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell121   9163  10413  21719411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21719558p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell119     1250   1250  21705834  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   6515   7765  21719558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21719913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q      macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0  macrocell117   8660   9910  21719913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21719913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell119   8660   9910  21719913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21720158p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell124   8416   9666  21720158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21720354p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q           macrocell117   1250   1250  21720354  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_4  macrocell118   8220   9470  21720354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21720354p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell117   1250   1250  21720354  RISE       1
\Surtidor:BUART:tx_state_1\/main_4  macrocell120   8220   9470  21720354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21720354p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell117   1250   1250  21720354  RISE       1
\Surtidor:BUART:tx_state_2\/main_4  macrocell121   8220   9470  21720354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_6
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21721220p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell117   1250   1250  21720354  RISE       1
\Surtidor:BUART:txn\/main_6   macrocell124   7353   8603  21721220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21721246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_state_2\/main_4      macrocell110   7327   8577  21721246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21721246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8577
-------------------------------------   ---- 
End-of-path arrival time (ps)           8577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q      macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell112   7327   8577  21721246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell112        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21721393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_5   macrocell106   7181   8431  21721393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21721393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_state_0\/main_5      macrocell109   7181   8431  21721393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21721393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_state_3\/main_4      macrocell111   7181   8431  21721393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21721393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_status_3\/main_5     macrocell114   7181   8431  21721393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_3
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21721406p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q      macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:tx_bitclk\/main_3  macrocell117   7168   8418  21721406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21721406p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell119   7168   8418  21721406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21721823p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  21708279  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell14   5311   5501  21721823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21721856p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  21708279  RISE       1
\Surtidor:BUART:tx_state_1\/main_2               macrocell120     7778   7968  21721856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21721856p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  21708279  RISE       1
\Surtidor:BUART:tx_state_2\/main_2               macrocell121     7778   7968  21721856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21721956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4    macrocell105   6618   7868  21721956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21721956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q       macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_6  macrocell107   6618   7868  21721956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_address_detected\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21721956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_address_detected\/clock_0               macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_address_detected\/q  macrocell101   1250   1250  21713103  RISE       1
\Surtidor:BUART:rx_status_2\/main_5     macrocell113   6618   7868  21721956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21722381p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  21715687  RISE       1
\Surtidor:BUART:tx_state_0\/main_3                  macrocell119     3863   7443  21722381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21722438p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  21722438  RISE       1
\Surtidor:BUART:txn\/main_5                      macrocell124     7195   7385  21722438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21722876p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_state_2\/main_2  macrocell110   5697   6947  21722876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21722876p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell112   5697   6947  21722876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell112        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21723099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell117   1250   1250  21720354  RISE       1
\Surtidor:BUART:tx_state_0\/main_6  macrocell119   5474   6724  21723099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21723103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell102     1250   1250  21723103  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   2970   4220  21723103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21723121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell109     1250   1250  21716279  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   2952   4202  21723121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_bitclk\/main_2
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21723745p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  21708279  RISE       1
\Surtidor:BUART:tx_bitclk\/main_2                macrocell117     5889   6079  21723745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21723745p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6079
-------------------------------------   ---- 
End-of-path arrival time (ps)           6079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  21708279  RISE       1
\Surtidor:BUART:tx_state_0\/main_2               macrocell119     5889   6079  21723745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21723825p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell124   4748   5998  21723825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21724357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q          macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_3  macrocell106   4216   5466  21724357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21724357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_state_0\/main_3  macrocell109   4216   5466  21724357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21724357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_state_3\/main_2  macrocell111   4216   5466  21724357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21724357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5466
-------------------------------------   ---- 
End-of-path arrival time (ps)           5466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell114   4216   5466  21724357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21724383p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q       macrocell106   1250   1250  21724383  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_6  macrocell106   4191   5441  21724383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21724421p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_state_2\/main_0  macrocell110   4152   5402  21724421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21724421p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell112   4152   5402  21724421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell112        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21724562p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q                 macrocell124   1250   1250  21724562  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_0  macrocell118   4011   5261  21724562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21724570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_state_2\/main_1   macrocell110   4004   5254  21724570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21724608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell124   3965   5215  21724608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_bitclk\/main_1
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21724685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q      macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:tx_bitclk\/main_1  macrocell117   3888   5138  21724685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell117        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21724685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell119   1250   1250  21705834  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell119   3888   5138  21724685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21724747p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1

Data path
pin name                     model name    delay     AT     slack  edge  Fanout
---------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell124   1250   1250  21724562  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell124   3826   5076  21724747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21724796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q          macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_1  macrocell118   3777   5027  21724796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21724796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell120   3777   5027  21724796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21724796p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell120   1250   1250  21711220  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell121   3777   5027  21724796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21724824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q          macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_3  macrocell118   3750   5000  21724824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21724824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell120   3750   5000  21724824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21724824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell121   1250   1250  21711247  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell121   3750   5000  21724824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell121        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21724906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q          macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_4  macrocell106   3667   4917  21724906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21724906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell109   3667   4917  21724906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21724906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell111   3667   4917  21724906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21724906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell114   3667   4917  21724906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21724917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell105   3657   4907  21724917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q                macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell107   3657   4907  21724917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21724917p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell111   1250   1250  21715304  RISE       1
\Surtidor:BUART:rx_status_2\/main_2  macrocell113   3657   4907  21724917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21724926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell105   3647   4897  21724926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q                macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_4  macrocell107   3647   4897  21724926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21724926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_status_2\/main_3  macrocell113   3647   4897  21724926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724970p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q             macrocell106   1250   1250  21724383  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_7  macrocell107   3604   4854  21724970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:txn\/main_7
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21725431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q  macrocell118   1250   1250  21725431  RISE       1
\Surtidor:BUART:txn\/main_7       macrocell124   3143   4393  21725431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell124        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21725479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q    macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_1  macrocell106   3094   4344  21725479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_state_0\/main_1   macrocell109   3094   4344  21725479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_state_3\/main_1   macrocell111   3094   4344  21725479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21725479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell114   3094   4344  21725479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21725482p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell105   3091   4341  21725482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725482p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_1  macrocell107   3091   4341  21725482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21725482p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  21723103  RISE       1
\Surtidor:BUART:rx_status_2\/main_1  macrocell113   3091   4341  21725482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21725507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q          macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_0  macrocell106   3067   4317  21725507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell106        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_state_0\/main_0  macrocell109   3067   4317  21725507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_state_3\/main_0  macrocell111   3067   4317  21725507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21725507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_status_3\/main_0  macrocell114   3067   4317  21725507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21725509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell105   3064   4314  21725509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_0  macrocell107   3064   4314  21725509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21725509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell109   1250   1250  21716279  RISE       1
\Surtidor:BUART:rx_status_2\/main_0  macrocell113   3064   4314  21725509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21725547p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725547  RISE       1
MODIN1_0/main_1                            macrocell3    2336   4276  21725547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725547p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21725547  RISE       1
MODIN1_1/main_1                            macrocell4    2336   4276  21725547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725547p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  21725547  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell102   2336   4276  21725547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21725548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725548  RISE       1
MODIN1_0/main_0                            macrocell3    2336   4276  21725548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21725548  RISE       1
MODIN1_1/main_0                            macrocell4    2336   4276  21725548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  21725548  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell102   2336   4276  21725548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21725555  RISE       1
\Surtidor:BUART:rx_state_0\/main_8         macrocell109   2328   4268  21725555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725555p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  21725555  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell111   2328   4268  21725555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21725556p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  21725556  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell102   2327   4267  21725556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21725570  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell109   2313   4253  21725570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  21725570  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell111   2313   4253  21725570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Surtidor:BUART:tx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21725570p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell15      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  21722438  RISE       1
\Surtidor:BUART:tx_state_0\/main_5               macrocell119     4063   4253  21725570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell119        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21725577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21725577  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell109   2306   4246  21725577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell109        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21725577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  21725577  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell111   2306   4246  21725577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21725984p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_state_2\/main_3  macrocell110   2590   3840  21725984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725984p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell110   1250   1250  21717854  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell112   2590   3840  21725984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell112        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21726256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell104   1250   1250  21726256  RISE       1
\Surtidor:BUART:rx_state_2\/main_5  macrocell110   2318   3568  21726256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726266p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q       macrocell107   1250   1250  21726266  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_5  macrocell107   2307   3557  21726266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21726266p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q  macrocell107   1250   1250  21726266  RISE       1
\Surtidor:BUART:rx_status_2\/main_4     macrocell113   2307   3557  21726266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21726277p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell4    1250   1250  21719839  RISE       1
MODIN1_1/main_2  macrocell4    2296   3546  21726277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21726285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell3    1250   1250  21719846  RISE       1
MODIN1_0/main_2  macrocell3    2289   3539  21726285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21726285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell3    1250   1250  21719846  RISE       1
MODIN1_1/main_3  macrocell4    2289   3539  21726285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21726311p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21730203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell105     1250   1250  21719715  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   2643   3893  21726311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21726330p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q       macrocell118   1250   1250  21725431  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_5  macrocell118   2243   3493  21726330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell118        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_2\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_2
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21728685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_2\/q       macrocell113   1250   1250  21728685  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_2  statusicell9   2899   4149  21728685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21728691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell114   1250   1250  21728691  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell9   2893   4143  21728691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

