C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/ALU_test.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/ALU_test.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU_test

Top level modules:
	ALU_test

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_CLA.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_CLA.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cla16bit_tb

Top level modules:
	cla16bit_tb

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_adder.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_adder.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_tb

Top level modules:
	adder_tb

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/ALU.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/ALU.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_test_ALU.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_test_ALU.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu_testbench

Top level modules:
	alu_testbench

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_ALU.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/tb_ALU.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu_tb

Top level modules:
	alu_tb

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/CLA.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/CLA.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module cla16bit

Top level modules:
	cla16bit

} {} {}} C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/adder.v {2 {vlog -work work -stats=none C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/adder.v
** Warning: (vlog-14) Failed to open "C:/Users/ahche/OneDrive/Documents/GitHub/VLSI-FUN/Lab2/Q1/Q1.mpf" specified by the MODELSIM environment variable.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}}
