// pin count = 1424 
// logic pin test_data scannable_pin net_name 
IC2 N3 3c0c non-scan DDR_A[0] 
IC1 C7 b scan DDR_A[0] 
IC2 P7 1404 non-scan DDR_A[1] 
IC1 C11 1 scan DDR_A[1] 
IC2 L7 3c0c non-scan DDR_A[10] 
IC1 D7 b scan DDR_A[10] 
IC2 R7 3c0c non-scan DDR_A[11] 
IC1 D10 b scan DDR_A[11] 
IC2 N7 1404 non-scan DDR_A[12] 
IC1 C10 1 scan DDR_A[12] 
IC2 T3 1404 non-scan DDR_A[13] 
IC1 A10 1 scan DDR_A[13] 
IC2 P3 1404 non-scan DDR_A[2] 
IC1 A8 1 scan DDR_A[2] 
IC2 N2 1404 non-scan DDR_A[3] 
IC1 B7 1 scan DDR_A[3] 
IC2 P8 3c0c non-scan DDR_A[4] 
IC1 A6 b scan DDR_A[4] 
IC2 P2 3c0c non-scan DDR_A[5] 
IC1 B6 b scan DDR_A[5] 
IC2 R8 3c0c non-scan DDR_A[6] 
IC1 A9 b scan DDR_A[6] 
IC2 R2 3c0c non-scan DDR_A[7] 
IC1 A7 b scan DDR_A[7] 
IC2 T8 3c0c non-scan DDR_A[8] 
IC1 A11 b scan DDR_A[8] 
IC2 R3 3c0c non-scan DDR_A[9] 
IC1 B9 b scan DDR_A[9] 
IC2 M2 3c0c non-scan DDR_BS[0] 
IC1 C8 b scan DDR_BS[0] 
IC2 N8 3c0c non-scan DDR_BS[1] 
IC1 C9 b scan DDR_BS[1] 
IC2 M3 1404 non-scan DDR_BS[2] 
IC1 D8 1 scan DDR_BS[2] 
IC2 K3 3c0c non-scan DDR_CAS# 
IC1 B4 b scan DDR_CAS# 
IC2 K9 3c0c non-scan DDR_CKE 
IC1 A5 b scan DDR_CKE 
IC2 J7 3c0c non-scan DDR_CLK 
IC1 A2 b scan DDR_CLK 
IC2 L2 1404 non-scan DDR_CS# 
IC1 C5 1 scan DDR_CS# 
IC2 E7 1400 non-scan DDR_DM[0] 
IC1 J4 1 scan DDR_DM[0] 
IC2 D3 1400 non-scan DDR_DM[1] 
IC1 G2 1 scan DDR_DM[1] 
IC2 F7 3c05 non-scan DDR_DQ[1] 
IC1 H3 110b scan DDR_DQ[1] 
IC2 A7 3c05 non-scan DDR_DQ[10] 
IC1 H1 110b scan DDR_DQ[10] 
IC2 C3 3c05 non-scan DDR_DQ[11] 
IC1 E2 110b scan DDR_DQ[11] 
IC2 B8 3c05 non-scan DDR_DQ[12] 
IC1 G1 110b scan DDR_DQ[12] 
IC2 C8 3c05 non-scan DDR_DQ[13] 
IC1 C1 110b scan DDR_DQ[13] 
IC2 C2 3c05 non-scan DDR_DQ[14] 
IC1 H2 110b scan DDR_DQ[14] 
IC2 A2 3c05 non-scan DDR_DQ[15] 
IC1 D2 110b scan DDR_DQ[15] 
IC2 H8 3c05 non-scan DDR_DQ[2] 
IC1 D4 110b scan DDR_DQ[2] 
IC2 F2 3c05 non-scan DDR_DQ[3] 
IC1 G4 110b scan DDR_DQ[3] 
IC2 G2 3c05 non-scan DDR_DQ[4] 
IC1 F3 110b scan DDR_DQ[4] 
IC2 F8 3c05 non-scan DDR_DQ[5] 
IC1 J3 110b scan DDR_DQ[5] 
IC2 H7 3c05 non-scan DDR_DQ[6] 
IC1 C3 110b scan DDR_DQ[6] 
IC2 E3 3c05 non-scan DDR_DQ[7] 
IC1 G3 110b scan DDR_DQ[7] 
IC2 A3 3c05 non-scan DDR_DQ[8] 
IC1 J1 110b scan DDR_DQ[8] 
IC2 D7 3c05 non-scan DDR_DQ[9] 
IC1 D1 110b scan DDR_DQ[9] 
IC2 F3 3c00 non-scan DDR_DQS[0] 
IC1 D3 220b scan DDR_DQS[0] 
IC2 C7 3c00 non-scan DDR_DQS[1] 
IC1 E1 220b scan DDR_DQS[1] 
IC2 K1 3c0c non-scan DDR_ODT0 
IC1 C4 b scan DDR_ODT0 
IC2 J3 3c0c non-scan DDR_RAS# 
IC1 A4 b scan DDR_RAS# 
IC2 T2 3c0c non-scan DDR_RESET 
IC1 D6 b scan DDR_RESET 
IC2 L3 3c0c non-scan DDR_WE# 
IC1 C6 b scan DDR_WE# 
