arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	1.12	vpr	64.71 MiB		-1	-1	0.07	17596	1	0.02	-1	-1	30072	-1	-1	3	9	0	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66268	9	8	75	70	1	34	20	5	5	25	clb	auto	25.5 MiB	0.37	114	98	74	21	50	3	64.7 MiB	0.00	0.00	2.48207	2.48207	-27.0891	-2.48207	2.48207	0.01	0.000107575	9.8776e-05	0.00110372	0.00106107	-1	-1	-1	-1	38	138	12	151211	75605.7	48493.3	1939.73	0.06	0.0197476	0.0166644	2100	8065	-1	119	12	82	91	2625	1383	2.45975	2.45975	-29.6014	-2.45975	0	0	61632.8	2465.31	0.00	0.01	0.00	-1	-1	0.00	0.00468675	0.00431297	13	18	-1	-1	-1	-1	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.60	vpr	65.51 MiB		-1	-1	0.09	18364	1	0.03	-1	-1	30608	-1	-1	9	19	0	-1	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	67084	19	18	308	249	1	135	46	6	6	36	clb	auto	26.2 MiB	3.56	587	468	1358	299	1048	11	65.5 MiB	0.02	0.00	4.87574	4.8546	-99.0856	-4.8546	4.8546	0.02	0.000300463	0.000275416	0.00787823	0.00739934	-1	-1	-1	-1	40	1040	31	403230	226817	88484.8	2457.91	0.20	0.07778	0.0678958	3734	16003	-1	750	18	631	1001	35065	15346	5.69994	5.69994	-115.447	-5.69994	0	0	110337.	3064.92	0.00	0.02	0.01	-1	-1	0.00	0.0168321	0.0154848	54	83	-1	-1	-1	-1	
