<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>GICR -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">GICR</h2><p>Generic Interrupt Controller with result</p>
      <p class="aml">This instruction acknowledges interrupts when FEAT_GCIE is implemented.</p>
    <p>
        This is an alias of
        <a href="sysl.html">SYSL</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="sysl.html">SYSL</a>.
        </li><li>The description of <a href="sysl.html">SYSL</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <h3 class="classheading"><a id="iclass_system"/>System<span style="font-size:smaller;"><br/>(FEAT_GCIE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">1</td><td colspan="3" class="lr">op2</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="3"/><td colspan="4"/><td class="droppedname">L</td><td colspan="2"/><td colspan="3" class="droppedname">op1</td><td colspan="4" class="droppedname">CRn</td><td colspan="4" class="droppedname">CRm</td><td colspan="3"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="GICR_SYSL_RC_systeminstrs"/><p class="asm-code">GICR  <a href="#XtOrXZR__4" title="Is the 64-bit name of the general-purpose destination register, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, <a href="#gicr_op_option" title="Is a GICR operation name, as listed for the GICR system instruction group, ">&lt;gicr_op&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="sysl.html#SYSL_RC_systeminstrs">SYSL</a>  <a href="sysl.html#XtOrXZR__4">&lt;Xt&gt;</a>, #0, C12, C3, #<a href="sysl.html#op2">&lt;op2&gt;</a></p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">SysLOp('000', '1100', '0011', op2) == Sysl_GICR</span>.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="XtOrXZR__4"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;gicr_op&gt;</td><td><a id="gicr_op_option"/>
        <p>Is a GICR operation name, as listed for the GICR system instruction group, 
          encoded in
          <q>op2</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">op2</th>
                <th class="symbol">&lt;gicr_op&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">000</td>
                <td class="symbol">CDIA</td>
              </tr>
              <tr>
                <td class="bitfield">001</td>
                <td class="symbol">CDNMIA</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="sysl.html">SYSL</a> gives the operational pseudocode for this instruction.</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
