User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/WriteLatency/SRAM/128KB/128KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 11900 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 128 x 32 x 16
 - Row Activation   : 1 / 128 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 4 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 2
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 592.011um x 65.5681um = 72918um^2
 |--- Mat Area      = 4.62508um x 2.049um = 9.47681um^2   (190.887%)
 |--- Subarray Area = 2.13508um x 1.0245um = 2.18739um^2   (206.753%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 101.616%
Timing:
 -  Read Latency = 83.7168ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 41.9865ps
 |--- Mat Latency    = 41.5591ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 37.9649ps
       |--- Row Decoder Latency = 14.2208ps
       |--- Bitline Latency     = 5.40217ps,0ps,0ps
       |--- Senseamp Latency    = 3.75908ps
       |--- Mux Latency         = 14.5829ps
       |--- Precharge Latency   = 8.96133ps
       |--- Read Pulse   = 0ps
 - Write Latency = 62.6379ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 20.9933ps
 |--- Mat Latency    = 41.5591ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 37.9649ps
       |--- Row Decoder Latency = 14.2208ps
       |--- Charge Latency      = 4.197ps
 - Read Bandwidth  = 489.215GB/s
 - Write Bandwidth = 421.442GB/s
Power:
 -  Read Dynamic Energy = 240.957pJ
 |--- TSV Dynamic Energy    = 231.121pJ
 |--- H-Tree Dynamic Energy = 9.2438pJ
 |--- Mat Dynamic Energy    = 0.0185132pJ per mat
    |--- Predecoder Dynamic Energy = 0.000342871pJ
    |--- Subarray Dynamic Energy   = 0.00454258pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000389812pJ
       |--- Mux Decoder Dynamic Energy = 0.000945582pJ
       |--- Senseamp Dynamic Energy    = 0.00137056pJ
       |--- Mux Dynamic Energy         = 0.000177705pJ
       |--- Precharge Dynamic Energy   = 0.00157213pJ
 - Write Dynamic Energy = 240.572pJ
 |--- TSV Dynamic Energy    = 231.121pJ
 |--- H-Tree Dynamic Energy = 9.2438pJ
 |--- Mat Dynamic Energy    = 0.00648206pJ per mat
    |--- Predecoder Dynamic Energy = 0.000342871pJ
    |--- Subarray Dynamic Energy   = 0.0015348pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000389812pJ
       |--- Mux Decoder Dynamic Energy = 0.000945582pJ
       |--- Mux Dynamic Energy         = 0.000177705pJ
 - Leakage Power = 55.1569uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 841.627pW per mat

Finished!
