// Seed: 404897754
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri1 id_3,
    input  tri0 id_4
);
  wire id_6, id_7, id_8, id_9, id_10;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output logic id_4,
    output wand id_5,
    input wor id_6,
    input tri1 id_7
    , id_10,
    input tri id_8
);
  wire id_11;
  always_ff @(posedge $display);
  assign id_10 = id_8;
  always_latch @(posedge ~1) begin : LABEL_0
    if (id_6) begin : LABEL_0
      #1 begin : LABEL_0
        id_4 = new;
      end
    end
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_0,
      id_8,
      id_6
  );
  id_12(
      .id_0(id_2), .id_1(id_4), .id_2(1)
  );
endmodule
