$date
	Fri Mar 25 10:27:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_tb $end
$var wire 64 ! PC_Out [63:0] $end
$var reg 64 " PC_In [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module pc1 $end
$var wire 64 % PC_In [63:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 64 & PC_Out [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000 &
b10000000000 %
0$
1#
b10000000000 "
b10000000000 !
$end
#15
b0 !
b0 &
b100000000000 "
b100000000000 %
1$
#20
0#
#30
b1000000000000 "
b1000000000000 %
0$
#40
b1000000000000 !
b1000000000000 &
1#
#45
b10000000000000 "
b10000000000000 %
