WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head'.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers_tb.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=run_single_head' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xck26-sfvc784-2LV-c' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.setup=0' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=1' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/2025.1/Vitis/lnx64/tools/vcxx/libexec//clang++"
   Compiling apatb_run_single_head.cpp
   Compiling simple_head_helpers.cpp_pre.cpp.tb.cpp
   Compiling simple_head_helpers_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_run_single_head_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
cycle |h0_phase    |rdy |done |start |op    |h1_phase    |rdy |done |start |op    |h2_phase    |rdy |done |start |op    |h3_phase    |rdy |done |start |op    
0     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
1     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
2     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
3     |Q           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
4     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
5     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
6     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
7     |K           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
8     |K           |1   |-    |1     |K     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
9     |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
10    |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
11    |V           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
12    |V           |1   |-    |1     |V     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
13    |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
14    |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
15    |DONE        |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
16    |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
17    |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
18    |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
19    |DONE        |-   |-    |-     |-     |Q           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
20    |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
21    |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
22    |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
23    |DONE        |-   |-    |-     |-     |K           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
24    |DONE        |-   |-    |-     |-     |K           |1   |-    |1     |K     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
25    |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
26    |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
27    |DONE        |-   |-    |-     |-     |V           |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
28    |DONE        |-   |-    |-     |-     |V           |1   |-    |1     |V     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
29    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
30    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
31    |DONE        |-   |-    |-     |-     |DONE        |-   |1    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
32    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     
33    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
34    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
35    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |1    |-     |-     |Q           |-   |-    |-     |-     
36    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     |Q           |-   |-    |-     |-     
37    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
38    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
39    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |1    |-     |-     |Q           |-   |-    |-     |-     
40    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |1   |-    |1     |K     |Q           |-   |-    |-     |-     
41    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
42    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     |Q           |-   |-    |-     |-     
43    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |1    |-     |-     |Q           |-   |-    |-     |-     
44    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |1   |-    |1     |V     |Q           |-   |-    |-     |-     
45    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     
46    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     
47    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |1    |-     |-     |Q           |-   |-    |-     |-     
48    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     
49    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     
50    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |-    |-     |-     
51    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |-   |1    |-     |-     
52    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |Q           |1   |-    |1     |Q     
53    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     
54    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |-    |-     |-     
55    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |-   |1    |-     |-     
56    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |K           |1   |-    |1     |K     
57    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     
58    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |-    |-     |-     
59    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |-   |1    |-     |-     
60    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |V           |1   |-    |1     |V     
61    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     
62    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     
63    |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |-    |-     |-     |DONE        |-   |1    |-     |-     
simple_head_helpers test complete.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [HLS 200-1485] This is output feeding back to input case. Cosim wouldn't go into SVUVM flow.
This_is_a_wire_readwrite_port_case
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_run_single_head_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj run_single_head.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./run_single_head_subsystem -s run_single_head -debug all 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/run_single_head.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_single_head
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/run_single_head.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_run_single_head_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/run_single_head_subsystem/run_single_head_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers_simplified/run_single_head/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.run_single_head_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.run_single_head
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=77)
Compiling module xil_defaultlib.svr_if_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=1)
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_run_single_head_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot run_single_head

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Nov 26 13:31:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
