<root><simulation><result_generated_time />2023-05-16 18:38:50<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/16</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />140</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [320, 1, 1], 'O': [15, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('C', 2), ('K', 3)], [('C', 32)]], [], []]<I />[[[('K', 3)], []], [[('OY', 5), ('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('OY', 5), ('K', 3)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 2), ('OX', 5), ('C', 2)], [('C', 4), ('K', 2)], []]<I />[[('K', 2), ('K', 2), ('OX', 5), ('C', 2), ('C', 4), ('K', 2)], [], []]<O />[[('K', 2), ('K', 2), ('OX', 5), ('C', 2), ('C', 4)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [3.0, 8.0, 1.0, 1.0], 'O': [64.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 98304, 98304], 'I': [320, 102400, 102400], 'O': [160, 4800, 4800], 'O_partial': [160, 0, 0], 'O_final': [0, 4800, 4800]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.62, 0.0, 0.0], 'O': [0.31, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.01, 0.0], 'I': [0.62, 0.01, 0.0], 'O': [0.31, 0.01, 0.0]}<effective_mem_size_bit />{'W': [32, 24576, 98304], 'I': [320, 102400, 102400], 'O': [160, 2400, 4800], 'O_partial': [160, 0, 0], 'O_final': [0, 2400, 4800]}<total_unit_count />{'W': [960, 192, 1, 1], 'I': [960, 320, 1, 1], 'O': [960, 15, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [320, 320, 1, 1], 'O': [15, 15, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [3.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[61440, 12288], [12288, 12288], [12288, 0]]<I />[[25600, 12800], [12800, 12800], [12800, 0]]<O />[[(4200, 4800), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(4200, 4800), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 600), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[7680, 1536], [192, 192], [48, 0]]<I />[[3200, 1600], [200, 200], [50, 0]]<O />[[(525, 600), (75, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([525, 600], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />20480</mac_count></basic_info><energy><total_energy />672781.6<mem_energy_breakdown><W />[3.1, 38.1, 63.9]<I />[1.7, 39.6, 66.6]<O />[0.4, 1.9, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />1024.0<total />672563.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4071<utilization_without_data_loading />0.9375<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.4342<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />737<latency_cycle_without_data_loading />320<ideal_computing_cycle />320<data_loading><load_cycle_total />417<load_cycle_individual />{'W': [24, 192, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 192, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-319], [-273, -112], [-320, -320]], 'I': [[-319], [-160, -320], [-320, -320]], 'O': [[-320], [-316, -310], [-311, -318]]}<mem_stall_cycle_shared />{'W': [[-319], [-273, 0], [0, 0]], 'I': [[-319], [-160, 0], [0, 0]], 'O': [[-320], [-316, -310], [-311, -318]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 98304, 98304], 'I': [320, 102400, 102400], 'O': [160, 4800, 4800], 'O_partial': [160, 0, 0], 'O_final': [0, 4800, 4800]}<data_size_each_level_total />{'W': [12288, 98304, 98304], 'I': [102400, 102400, 102400], 'O': [2400, 4800, 4800]}<loop_cycles_each_level />{'W': [40, 320, 320], 'I': [320, 320, 320], 'O': [160, 320, 320]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [2, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 307.2]], 'I': [[8.0, 1.0], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 1.0], [15.0, 15.0], [15.0, 15.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 307.2]], 'I': [[8.0, 2.0], [640.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 8.0], [120.0, 15.0], [15.0, 15.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [307.2, 307.2], [307.2, 0]], 'I': [[8.0, 2.0], [640.0, 320.0], [320.0, 0]], 'O': [[8.0, 1.0], [15.0, 15.0], [15.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [962.2, 642.2], [627.2, 15.0]], 'I': [[8.0, 2.0], [962.2, 642.2], [627.2, 15.0]], 'O': [[8.0, 1.0], [962.2, 642.2], [627.2, 15.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 320], [40, 40, 8], [320, 320, 1]], 'I': [[1, 1, 320], [160, 320, 1], [320, 320, 1]], 'O': [[1, 1, 320], [160, 160, 2], [320, 320, 1]]}<trans_time_real />{'W': [[0, 1, 320], [[1, 40, 8], [24, 40, 8]], [[192, 320, 1], [48, 320, 1]]], 'I': [[0, 1, 320], [[5, 320, 1], [200, 320, 1]], [[200, 320, 1], [50, 320, 1]]], 'O': [[0, 1, 320], [[2, 160, 2], [5, 160, 2]], [[9, 320, 1], [2, 320, 1]]]}<single_stall_cycle />{'W': [[-1], [-39, -16], [-128, -272]], 'I': [[-1], [-155, 40], [-120, -270]], 'O': [[-1], [-158, -155], [-311, -318]]}<single_stall_count />{'W': [319, 7, 0], 'I': [319, 0, 0], 'O': [320, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [168, 0], 'I': [0, 0], 'O': [10, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-320, -320], [-311, -320]], 1: [[-152, -320], [-310, -311]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>