{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 15 23:25:23 2018 " "Info: Processing started: Sat Dec 15 23:25:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetinho2 -c projetinho2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetinho2 -c projetinho2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Tx\[0\]\$latch " "Warning: Node \"Tx\[0\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tx\[1\]\$latch " "Warning: Node \"Tx\[1\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ty\[0\]\$latch " "Warning: Node \"Ty\[0\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Ty\[1\]\$latch " "Warning: Node \"Ty\[1\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tz\[0\]\$latch " "Warning: Node \"Tz\[0\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Tz\[1\]\$latch " "Warning: Node \"Tz\[1\]\$latch\" is a latch" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "memoria\[3\] " "Info: Assuming node \"memoria\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "memoria\[2\] " "Info: Assuming node \"memoria\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "memoria\[1\] " "Info: Assuming node \"memoria\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } } { "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/luana_000/desktop/quack/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Tz\[1\]\$latch memoria\[2\] memoria\[1\] 2.293 ns register " "Info: tsu for register \"Tz\[1\]\$latch\" (data pin = \"memoria\[2\]\", clock pin = \"memoria\[1\]\") is 2.293 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.343 ns + Longest pin register " "Info: + Longest pin to register delay is 6.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns memoria\[2\] 1 CLK PIN_B5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 7; CLK Node = 'memoria\[2\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.520 ns) + CELL(0.366 ns) 5.743 ns Mux1~0 2 COMB LCCOMB_X33_Y12_N22 1 " "Info: 2: + IC(4.520 ns) + CELL(0.366 ns) = 5.743 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { memoria[2] Mux1~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.346 ns) 6.343 ns Tz\[1\]\$latch 3 REG LCCOMB_X33_Y12_N4 1 " "Info: 3: + IC(0.254 ns) + CELL(0.346 ns) = 6.343 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; REG Node = 'Tz\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { Mux1~0 Tz[1]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.569 ns ( 24.74 % ) " "Info: Total cell delay = 1.569 ns ( 24.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.774 ns ( 75.26 % ) " "Info: Total interconnect delay = 4.774 ns ( 75.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "6.343 ns" { memoria[2] Mux1~0 Tz[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "6.343 ns" { memoria[2] {} memoria[2]~combout {} Mux1~0 {} Tz[1]$latch {} } { 0.000ns 0.000ns 4.520ns 0.254ns } { 0.000ns 0.857ns 0.366ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.620 ns + " "Info: + Micro setup delay of destination is 0.620 ns" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memoria\[1\] destination 4.670 ns - Shortest register " "Info: - Shortest clock path from clock \"memoria\[1\]\" to destination register is 4.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns memoria\[1\] 1 CLK PIN_V10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 5; CLK Node = 'memoria\[1\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.228 ns) 2.358 ns Mux6~0 2 COMB LCCOMB_X33_Y12_N28 1 " "Info: 2: + IC(1.303 ns) + CELL(0.228 ns) = 2.358 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { memoria[1] Mux6~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.650 ns Mux6~0clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.650 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.053 ns) 4.670 ns Tz\[1\]\$latch 4 REG LCCOMB_X33_Y12_N4 1 " "Info: 4: + IC(0.967 ns) + CELL(0.053 ns) = 4.670 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; REG Node = 'Tz\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Mux6~0clkctrl Tz[1]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 23.73 % ) " "Info: Total cell delay = 1.108 ns ( 23.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.562 ns ( 76.27 % ) " "Info: Total interconnect delay = 3.562 ns ( 76.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.670 ns" { memoria[1] Mux6~0 Mux6~0clkctrl Tz[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.670 ns" { memoria[1] {} memoria[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} Tz[1]$latch {} } { 0.000ns 0.000ns 1.303ns 1.292ns 0.967ns } { 0.000ns 0.827ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "6.343 ns" { memoria[2] Mux1~0 Tz[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "6.343 ns" { memoria[2] {} memoria[2]~combout {} Mux1~0 {} Tz[1]$latch {} } { 0.000ns 0.000ns 4.520ns 0.254ns } { 0.000ns 0.857ns 0.366ns 0.346ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.670 ns" { memoria[1] Mux6~0 Mux6~0clkctrl Tz[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.670 ns" { memoria[1] {} memoria[1]~combout {} Mux6~0 {} Mux6~0clkctrl {} Tz[1]$latch {} } { 0.000ns 0.000ns 1.303ns 1.292ns 0.967ns } { 0.000ns 0.827ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "memoria\[2\] Tx\[1\] Tx\[1\]\$latch 9.186 ns register " "Info: tco from clock \"memoria\[2\]\" to destination pin \"Tx\[1\]\" through register \"Tx\[1\]\$latch\" is 9.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memoria\[2\] source 4.972 ns + Longest register " "Info: + Longest clock path from clock \"memoria\[2\]\" to source register is 4.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns memoria\[2\] 1 CLK PIN_B5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 7; CLK Node = 'memoria\[2\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.225 ns) 2.664 ns Mux6~0 2 COMB LCCOMB_X33_Y12_N28 1 " "Info: 2: + IC(1.582 ns) + CELL(0.225 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { memoria[2] Mux6~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.956 ns Mux6~0clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.053 ns) 4.972 ns Tx\[1\]\$latch 4 REG LCCOMB_X33_Y12_N20 1 " "Info: 4: + IC(0.963 ns) + CELL(0.053 ns) = 4.972 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; REG Node = 'Tx\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { Mux6~0clkctrl Tx[1]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 22.83 % ) " "Info: Total cell delay = 1.135 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 77.17 % ) " "Info: Total interconnect delay = 3.837 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { memoria[2] Mux6~0 Mux6~0clkctrl Tx[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { memoria[2] {} memoria[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} Tx[1]$latch {} } { 0.000ns 0.000ns 1.582ns 1.292ns 0.963ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.214 ns + Longest register pin " "Info: + Longest register to pin delay is 4.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx\[1\]\$latch 1 REG LCCOMB_X33_Y12_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 1; REG Node = 'Tx\[1\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx[1]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(1.962 ns) 4.214 ns Tx\[1\] 2 PIN PIN_W13 0 " "Info: 2: + IC(2.252 ns) + CELL(1.962 ns) = 4.214 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'Tx\[1\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Tx[1]$latch Tx[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 46.56 % ) " "Info: Total cell delay = 1.962 ns ( 46.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.252 ns ( 53.44 % ) " "Info: Total interconnect delay = 2.252 ns ( 53.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Tx[1]$latch Tx[1] } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { Tx[1]$latch {} Tx[1] {} } { 0.000ns 2.252ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { memoria[2] Mux6~0 Mux6~0clkctrl Tx[1]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.972 ns" { memoria[2] {} memoria[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} Tx[1]$latch {} } { 0.000ns 0.000ns 1.582ns 1.292ns 0.963ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { Tx[1]$latch Tx[1] } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.214 ns" { Tx[1]$latch {} Tx[1] {} } { 0.000ns 2.252ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Ty\[0\]\$latch memoria\[1\] memoria\[2\] -0.713 ns register " "Info: th for register \"Ty\[0\]\$latch\" (data pin = \"memoria\[1\]\", clock pin = \"memoria\[2\]\") is -0.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "memoria\[2\] destination 4.974 ns + Longest register " "Info: + Longest clock path from clock \"memoria\[2\]\" to destination register is 4.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns memoria\[2\] 1 CLK PIN_B5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 7; CLK Node = 'memoria\[2\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.225 ns) 2.664 ns Mux6~0 2 COMB LCCOMB_X33_Y12_N28 1 " "Info: 2: + IC(1.582 ns) + CELL(0.225 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { memoria[2] Mux6~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.000 ns) 3.956 ns Mux6~0clkctrl 3 COMB CLKCTRL_G10 6 " "Info: 3: + IC(1.292 ns) + CELL(0.000 ns) = 3.956 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'Mux6~0clkctrl'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { Mux6~0 Mux6~0clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.053 ns) 4.974 ns Ty\[0\]\$latch 4 REG LCCOMB_X33_Y12_N10 1 " "Info: 4: + IC(0.965 ns) + CELL(0.053 ns) = 4.974 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; REG Node = 'Ty\[0\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Mux6~0clkctrl Ty[0]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.135 ns ( 22.82 % ) " "Info: Total cell delay = 1.135 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.839 ns ( 77.18 % ) " "Info: Total interconnect delay = 3.839 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { memoria[2] Mux6~0 Mux6~0clkctrl Ty[0]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { memoria[2] {} memoria[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} Ty[0]$latch {} } { 0.000ns 0.000ns 1.582ns 1.292ns 0.965ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.687 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns memoria\[1\] 1 CLK PIN_V10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V10; Fanout = 5; CLK Node = 'memoria\[1\]'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.203 ns) + CELL(0.225 ns) 5.255 ns Mux2~0 2 COMB LCCOMB_X33_Y12_N6 1 " "Info: 2: + IC(4.203 ns) + CELL(0.225 ns) = 5.255 ns; Loc. = LCCOMB_X33_Y12_N6; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { memoria[1] Mux2~0 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 5.687 ns Ty\[0\]\$latch 3 REG LCCOMB_X33_Y12_N10 1 " "Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 5.687 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; REG Node = 'Ty\[0\]\$latch'" {  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { Mux2~0 Ty[0]$latch } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/luana_000/Desktop/EUODEIOSD/Controle.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 22.45 % ) " "Info: Total cell delay = 1.277 ns ( 22.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.410 ns ( 77.55 % ) " "Info: Total interconnect delay = 4.410 ns ( 77.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { memoria[1] Mux2~0 Ty[0]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { memoria[1] {} memoria[1]~combout {} Mux2~0 {} Ty[0]$latch {} } { 0.000ns 0.000ns 4.203ns 0.207ns } { 0.000ns 0.827ns 0.225ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { memoria[2] Mux6~0 Mux6~0clkctrl Ty[0]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "4.974 ns" { memoria[2] {} memoria[2]~combout {} Mux6~0 {} Mux6~0clkctrl {} Ty[0]$latch {} } { 0.000ns 0.000ns 1.582ns 1.292ns 0.965ns } { 0.000ns 0.857ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/luana_000/desktop/quack/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { memoria[1] Mux2~0 Ty[0]$latch } "NODE_NAME" } } { "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/luana_000/desktop/quack/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { memoria[1] {} memoria[1]~combout {} Mux2~0 {} Ty[0]$latch {} } { 0.000ns 0.000ns 4.203ns 0.207ns } { 0.000ns 0.827ns 0.225ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 15 23:25:24 2018 " "Info: Processing ended: Sat Dec 15 23:25:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
