// Seed: 1200300918
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7
    , id_11,
    output supply0 id_8,
    input tri0 id_9
);
  assign id_11 = id_0 != 1'h0;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd47
) (
    output wand id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    output supply0 id_6,
    input wire _id_7,
    input wire id_8
);
  logic [1  !==  id_7 : -1 'b0] \id_10 ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_8,
      id_4,
      id_8,
      id_1,
      id_8,
      id_2,
      id_1
  );
endmodule
