Generating HDL for page 41.10.01.1 CONSOLE CYCLE START at 10/24/2020 9:52:50 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_41_10_01_1_CONSOLE_CYCLE_START_tb.vhdl, generating default test bench code.
Note: DOT Function at 3C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 5H
Found combinatorial loop (need D FF) at output of gate at 4H
Removed 2 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5H to ignored block(s) or identical signal names
Removed 6 outputs from Gate at 3H to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of OUT_4B_C,PS_STOPPED_AT_CYCLE_END,PS_CONSOLE_HOME_POSITION
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_G
	and inputs of PS_START_KEY_2,PS_CONS_CLOCK_3_POS,MS_CONS_CYCLE_START_RESET
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_K
	and inputs of MV_CONS_MODE_SW_DISPLAY_MODE,MV_STORAGE_SCAN_MODE_1
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of OUT_4D_K,PS_CONSOLE_HOME_POSITION,PS_START_KEY_2
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of MS_CONS_CYCLE_START_RESET,PS_CONS_CLOCK_3_POS,PS_STOPPED_AT_LAST_EXEC_CYCLE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D
	and inputs of MV_STORAGE_SCAN_MODE_1,MV_CONS_ADDRESS_ENTRY_NORMAL_2
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_C
	and inputs of OUT_3F_D,OUT_3H_Q
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_2F_C
	and logic function of EQUAL
Generating Statement for block at 2G with output pin(s) of OUT_2G_R
	and inputs of MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ,OUT_3H_Q
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_Q
	and inputs of OUT_2G_R
	and logic function of EQUAL
Generating Statement for block at 5H with *latched* output pin(s) of OUT_5H_D_Latch, OUT_5H_D_Latch
	and inputs of MS_CONS_CYCLE_START_CND,MS_PROGRAM_RESET_4,OUT_4H_E
	and logic function of NAND
Generating Statement for block at 4H with *latched* output pin(s) of OUT_4H_E_Latch, OUT_4H_E_Latch
	and inputs of OUT_5H_D,OUT_DOT_3C,OUT_DOT_3E
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_Q, OUT_3H_Q, OUT_3H_Q, OUT_3H_Q
	and inputs of OUT_4H_E
	and logic function of EQUAL
Generating Statement for block at 2H with output pin(s) of OUT_2H_R, OUT_2H_R
	and inputs of OUT_3H_Q,PS_CONS_CLOCK_1_POS
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_C
	and inputs of OUT_2H_R
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C
	and inputs of OUT_3B_G,OUT_3C_G
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E
	and inputs of OUT_3D_G,OUT_3E_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_PROGRAM_SET_BRANCH_CTRL
	from gate output OUT_1F_C
Generating output sheet edge signal assignment to 
	signal MS_CONS_RESET_START_CONDITION
	from gate output OUT_1G_Q
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_CYCLE_START
	from gate output OUT_5H_D
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_CYCLE_START
	from gate output OUT_3H_Q
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_ROUTINE_START
	from gate output OUT_2H_R
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_ROUTINE_START
	from gate output OUT_1I_C
Generating D Flip Flop for block at 5H
Generating D Flip Flop for block at 4H
