WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500041 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000041 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250042 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250042 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8548715 heartbeat IPC: 2.818 cumulative IPC: 2.175 (Simulation time: 00 hr 00 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_3.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 12353182 heartbeat IPC: 2.628 cumulative IPC: 2.458 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 16193097 heartbeat IPC: 2.604 cumulative IPC: 2.514 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 20026344 heartbeat IPC: 2.609 cumulative IPC: 2.541 (Simulation time: 00 hr 02 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_3.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 23881369 heartbeat IPC: 2.594 cumulative IPC: 2.552 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 27731160 heartbeat IPC: 2.598 cumulative IPC: 2.56 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 31564147 heartbeat IPC: 2.609 cumulative IPC: 2.568 (Simulation time: 00 hr 03 min 36 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_3.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 35405118 heartbeat IPC: 2.604 cumulative IPC: 2.572 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 39242936 heartbeat IPC: 2.606 cumulative IPC: 2.576 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 43063343 heartbeat IPC: 2.618 cumulative IPC: 2.581 (Simulation time: 00 hr 04 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_fp_3.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 38727330 cumulative IPC: 2.582 (Simulation time: 00 hr 05 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 38727330 cumulative IPC: 2.582 (Simulation time: 00 hr 05 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_fp_3.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.582 instructions: 100000000 cycles: 38727330
CPU 0 Branch Prediction Accuracy: 99.33% MPKI: 0.2508 Average ROB Occupancy at Mispredict: 198.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.249
BRANCH_CONDITIONAL: 0.0021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0001
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    3151554 HIT:        804 MISS:    3150750
LLC LOAD         ACCESS:    3149929 HIT:          0 MISS:    3149929
LLC RFO          ACCESS:        229 HIT:          0 MISS:        229
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        800 HIT:        800 MISS:          0
LLC TRANSLATION  ACCESS:        596 HIT:          4 MISS:        592
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 78.47 cycles
cpu0_DTLB TOTAL        ACCESS:    7510368 HIT:    7260718 MISS:     249650
cpu0_DTLB LOAD         ACCESS:    7510368 HIT:    7260718 MISS:     249650
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.185 cycles
cpu0_ITLB TOTAL        ACCESS:       5048 HIT:       4858 MISS:        190
cpu0_ITLB LOAD         ACCESS:       5048 HIT:       4858 MISS:        190
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 54.51 cycles
cpu0_L1D TOTAL        ACCESS:    7720984 HIT:      56171 MISS:    7664813
cpu0_L1D LOAD         ACCESS:    7666902 HIT:       3522 MISS:    7663380
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:       4348 HIT:       3511 MISS:        837
cpu0_L1D TRANSLATION  ACCESS:      49734 HIT:      49138 MISS:        596
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 42.95 cycles
cpu0_L1I TOTAL        ACCESS:       5815 HIT:       5815 MISS:          0
cpu0_L1I LOAD         ACCESS:       5815 HIT:       5815 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    3151558 HIT:        800 MISS:    3150758
cpu0_L2C LOAD         ACCESS:    3149933 HIT:          0 MISS:    3149933
cpu0_L2C RFO          ACCESS:        229 HIT:          0 MISS:        229
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        800 HIT:        800 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        596 HIT:          0 MISS:        596
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 99.47 cycles
cpu0_STLB TOTAL        ACCESS:      49643 HIT:         10 MISS:      49633
cpu0_STLB LOAD         ACCESS:      49643 HIT:         10 MISS:      49633
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 19.65 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    3041940
  ROW_BUFFER_MISS:     108471
 AVG DBUS CONGESTED CYCLE: 3.798
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        183
  FULL:        376
