<stg><name>conv1</name>


<trans_list>

<trans id="1507" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="2" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="10" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="11" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="14" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="23" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="24" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="25" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="28" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="37" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="38" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="39" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="40" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="42" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="43" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="51" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="52" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="53" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="54" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="56" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="57" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="65" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="66" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="67" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="67" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="68" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="70" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="71" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="79" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="80" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="81" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="82" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="84" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="93" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="94" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="95" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="96" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="98" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="99" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="107" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="108" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="109" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="110" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="112" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="113" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="121" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="122" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="123" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="124" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="125" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="127" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="128" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="129" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="132" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="133" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="142" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul46"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %input_fm_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="input_fm_buffer_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %output_fm_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %output_fm_buffer_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %output_fm_buffer_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %output_fm_buffer_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %output_fm_buffer_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %output_fm_buffer_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %output_fm_buffer_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %output_fm_buffer_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:14 %store_ln31 = store i2 0, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %store_ln31 = store i8 0, i8 %phi_mul46

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln31 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TILE_I:0 %phi_mul46_load = load i8 %phi_mul46

]]></Node>
<StgValue><ssdm name="phi_mul46_load"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
TILE_I:1 %tj_3 = load i2 %tj

]]></Node>
<StgValue><ssdm name="tj_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
TILE_I:2 %zext_ln31 = zext i8 %phi_mul46_load

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
TILE_I:3 %add_ln31_2 = add i8 %phi_mul46_load, i8 85

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
TILE_I:4 %icmp_ln31 = icmp_eq  i2 %tj_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
TILE_I:5 %add_ln31 = add i2 %tj_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_I:6 %br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %RELU_Y.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_I.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_I.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
TILE_I.split:2 %empty = add i9 %zext_ln31, i9 508

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
TILE_I.split:3 %p_cast5 = sext i9 %empty

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="9">
<![CDATA[
TILE_I.split:4 %empty_99 = trunc i9 %empty

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
TILE_I.split:5 %br_ln32 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="7" op_0_bw="32">
<![CDATA[
RELU_Y.preheader:0 %nr = alloca i32 1

]]></Node>
<StgValue><ssdm name="nr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU_Y.preheader:1 %store_ln81 = store i7 0, i7 %nr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
RELU_Y.preheader:2 %br_ln81 = br void %RELU_Y

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.body4:0 %ti = phi i2 0, void %TILE_I.split, i2 %add_ln32, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body4:1 %phi_mul44 = phi i8 0, void %TILE_I.split, i8 %add_ln32_2, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit

]]></Node>
<StgValue><ssdm name="phi_mul44"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
for.body4:2 %zext_ln32 = zext i8 %phi_mul44

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4:3 %add_ln32_2 = add i8 %phi_mul44, i8 85

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:4 %icmp_ln32 = icmp_eq  i2 %ti, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4:5 %add_ln32 = add i2 %ti, i2 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:6 %br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc71

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.body4.split:2 %br_ln40 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71:0 %store_ln31 = store i2 %add_ln31, i2 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc71:1 %store_ln31 = store i8 %add_ln31_2, i8 %phi_mul46

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
for.inc71:2 %br_ln31 = br void %TILE_I

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_100 = phi i19 0, void %for.body4.split, i19 %empty_101, void %.exit

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="39" op_0_bw="39" op_1_bw="0" op_2_bw="39" op_3_bw="0">
<![CDATA[
memset.loop:1 %phi_mul = phi i39 0, void %for.body4.split, i39 %next_mul, void %.exit

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop:2 %exitcond654 = icmp_eq  i19 %empty_100, i19 462400

]]></Node>
<StgValue><ssdm name="exitcond654"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop:3 %empty_101 = add i19 %empty_100, i19 1

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:4 %br_ln0 = br i1 %exitcond654, void %memset.loop.split, void %memset.loop.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
memset.loop.split:1 %next_mul = add i39 %phi_mul, i39 594460

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:2 %p_cast3 = partselect i3 @_ssdm_op_PartSelect.i3.i39.i32.i32, i39 %phi_mul, i32 35, i32 37

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="19">
<![CDATA[
memset.loop.split:3 %p_cast60 = zext i19 %empty_100

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:4 %output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:6 %output_fm_buffer_2_addr = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %output_fm_buffer_3_addr = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %output_fm_buffer_4_addr = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:9 %output_fm_buffer_5_addr = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:10 %output_fm_buffer_6_addr = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:11 %output_fm_buffer_7_addr = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop.split:12 %switch_ln0 = switch i3 %p_cast3, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.6:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.5:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.4:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.3:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.2:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.1:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.0:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.7:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="0"/>
<literal name="p_cast3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond654" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.preheader:0 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty_102 = phi i14 %empty_103, void %memset.loop.i.split, i14 0, void %memset.loop.i.preheader

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i:1 %exitcond665 = icmp_eq  i14 %empty_102, i14 8649

]]></Node>
<StgValue><ssdm name="exitcond665"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i:2 %empty_103 = add i14 %empty_102, i14 1

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond665, void %memset.loop.i.split, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8649, i64 8649, i64 8649

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.i.split:1 %p_cast61 = zext i14 %empty_102

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i14 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
IN_BUFFER_NIN.i:0 %add_ln114_1 = add i9 %zext_ln32, i9 508

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="9">
<![CDATA[
IN_BUFFER_NIN.i:1 %sext_ln114 = sext i9 %add_ln114_1

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
IN_BUFFER_NIN.i:2 %br_ln110 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:0 %by = phi i7 %add_ln110, void %for.inc22.i, i7 0, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
IN_BUFFER_BX.i:1 %phi_mul24 = phi i14 %add_ln110_2, void %for.inc22.i, i14 0, void %IN_BUFFER_NIN.i

]]></Node>
<StgValue><ssdm name="phi_mul24"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
IN_BUFFER_BX.i:2 %add_ln110_2 = add i14 %phi_mul24, i14 93

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="7">
<![CDATA[
IN_BUFFER_BX.i:3 %zext_ln110 = zext i7 %by

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
IN_BUFFER_BX.i:4 %icmp_ln110 = icmp_eq  i7 %by, i7 93

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
IN_BUFFER_BX.i:5 %add_ln110 = add i7 %by, i7 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN_BUFFER_BX.i:6 %br_ln110 = br i1 %icmp_ln110, void %IN_BUFFER_BX.i.split, void %TY.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN_BUFFER_BX.i.split:0 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 93, i64 93, i64 93

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:1 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="7">
<![CDATA[
IN_BUFFER_BX.i.split:2 %by_cast6 = zext i7 %by

]]></Node>
<StgValue><ssdm name="by_cast6"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:3 %empty_104 = add i10 %p_cast5, i10 %zext_ln110

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
IN_BUFFER_BX.i.split:4 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_104, i32 9

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
IN_BUFFER_BX.i.split:5 %icmp_ln41 = icmp_sgt  i10 %empty_104, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
IN_BUFFER_BX.i.split:6 %add_ln41 = add i8 %empty_99, i8 %by_cast6

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
IN_BUFFER_BX.i.split:7 %select_ln40 = select i1 %tmp_14, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
IN_BUFFER_BX.i.split:8 %or_ln40 = or i1 %tmp_14, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
IN_BUFFER_BX.i.split:9 %yClamped = select i1 %or_ln40, i8 %select_ln40, i8 %add_ln41

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
IN_BUFFER_BX.i.split:10 %zext_ln118 = zext i8 %yClamped

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
IN_BUFFER_BX.i.split:11 %tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yClamped, i8 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
IN_BUFFER_BX.i.split:12 %sub_ln118 = sub i16 %tmp_27, i16 %zext_ln118

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
IN_BUFFER_BX.i.split:13 %br_ln111 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
TY.preheader:0 %br_ln65 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i7 %add_ln111, void %for.inc.i.split, i7 0, void %IN_BUFFER_BX.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="7">
<![CDATA[
for.inc.i:1 %zext_ln118_1 = zext i7 %bx

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i:2 %add_ln118 = add i14 %phi_mul24, i14 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="14">
<![CDATA[
for.inc.i:3 %zext_ln118_2 = zext i14 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_addr_13 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="7">
<![CDATA[
for.inc.i:5 %zext_ln111 = zext i7 %bx

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:6 %icmp_ln111 = icmp_eq  i7 %bx, i7 93

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:7 %add_ln111 = add i7 %bx, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:2 %add_ln114 = add i10 %sext_ln114, i10 %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:3 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:4 %icmp_ln41_2 = icmp_sgt  i10 %add_ln114, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:5 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln114, i32 9

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:6 %select_ln40_5 = select i1 %tmp_17, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln40_5"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:7 %or_ln40_2 = or i1 %tmp_16, i1 %icmp_ln41_2

]]></Node>
<StgValue><ssdm name="or_ln40_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:8 %xClamped = select i1 %or_ln40_2, i10 %select_ln40_5, i10 %add_ln114

]]></Node>
<StgValue><ssdm name="xClamped"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="10">
<![CDATA[
for.inc.i.split:9 %sext_ln118 = sext i10 %xClamped

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:10 %add_ln118_1 = add i16 %sub_ln118, i16 %sext_ln118

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i.split:11 %zext_ln118_3 = zext i16 %add_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:12 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln110 = br void %IN_BUFFER_BX.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 93, i64 93, i64 93

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln111"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i.split:13 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:14 %bitcast_ln118 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln118"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc.i.split:15 %store_ln118 = store i32 %bitcast_ln118, i14 %input_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:16 %br_ln111 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TY:0 %nout = phi i7 %add_ln47, void %for.inc64.7, i7 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="nout"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="7">
<![CDATA[
TY:1 %zext_ln65 = zext i7 %nout

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
TY:2 %tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %nout, i3 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="10">
<![CDATA[
TY:3 %zext_ln65_1 = zext i10 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
TY:4 %add_ln65 = add i11 %zext_ln65_1, i11 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="7">
<![CDATA[
TY:5 %trunc_ln47 = trunc i7 %nout

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
TY:6 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %nout, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY:7 %br_ln47 = br i1 %tmp_15, void %TY.split, void %OUT_BUFFER_TY.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.split:0 %speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.split:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
TY.split:2 %trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nout, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
TY.split:3 %br_ln51 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.preheader:0 %br_ln130 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX:0 %ty = phi i7 %add_ln51, void %for.inc61, i7 0, void %TY.split

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX:1 %phi_mul26 = phi i13 %add_ln51_10, void %for.inc61, i13 0, void %TY.split

]]></Node>
<StgValue><ssdm name="phi_mul26"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX:2 %add_ln51_10 = add i13 %phi_mul26, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX:3 %icmp_ln51 = icmp_eq  i7 %ty, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX:4 %add_ln51 = add i7 %ty, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:5 %br_ln51 = br i1 %icmp_ln51, void %TX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln52 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64:0 %or_ln47 = or i6 %trunc_ln47, i6 1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="6">
<![CDATA[
for.inc64:1 %zext_ln65_2 = zext i6 %or_ln47

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64:2 %tmp_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47, i3 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="9">
<![CDATA[
for.inc64:3 %zext_ln65_3 = zext i9 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64:4 %add_ln65_1 = add i10 %zext_ln65_3, i10 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:5 %br_ln51 = br void %TX.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY:0 %tx = phi i7 %add_ln52, void %arrayidx5013.exit, i7 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="7">
<![CDATA[
KY:1 %tx_cast = zext i7 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KY:2 %empty_105 = add i13 %phi_mul26, i13 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="13">
<![CDATA[
KY:3 %p_cast63 = zext i13 %empty_105

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:4 %output_fm_buffer_addr_13 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_13"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:5 %output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:6 %output_fm_buffer_2_addr_1 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:7 %output_fm_buffer_3_addr_1 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_1"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:8 %output_fm_buffer_4_addr_1 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:9 %output_fm_buffer_5_addr_1 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_1"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:10 %output_fm_buffer_6_addr_1 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:11 %output_fm_buffer_7_addr_1 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY:12 %icmp_ln52 = icmp_eq  i7 %tx, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY:13 %add_ln52 = add i7 %tx, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:14 %br_ln52 = br i1 %icmp_ln52, void %KY.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i16 %output_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
KY.split:3 %output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="16">
<![CDATA[
KY.split:4 %output_fm_buffer_2_load = load i16 %output_fm_buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="16">
<![CDATA[
KY.split:5 %output_fm_buffer_3_load = load i16 %output_fm_buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="16">
<![CDATA[
KY.split:6 %output_fm_buffer_4_load = load i16 %output_fm_buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
KY.split:7 %output_fm_buffer_5_load = load i16 %output_fm_buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="16">
<![CDATA[
KY.split:8 %output_fm_buffer_6_load = load i16 %output_fm_buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
KY.split:9 %output_fm_buffer_7_load = load i16 %output_fm_buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln51 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i16 %output_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
KY.split:3 %output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="16">
<![CDATA[
KY.split:4 %output_fm_buffer_2_load = load i16 %output_fm_buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="16">
<![CDATA[
KY.split:5 %output_fm_buffer_3_load = load i16 %output_fm_buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="16">
<![CDATA[
KY.split:6 %output_fm_buffer_4_load = load i16 %output_fm_buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="16">
<![CDATA[
KY.split:7 %output_fm_buffer_5_load = load i16 %output_fm_buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="16">
<![CDATA[
KY.split:8 %output_fm_buffer_6_load = load i16 %output_fm_buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="16">
<![CDATA[
KY.split:9 %output_fm_buffer_7_load = load i16 %output_fm_buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.split:10 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load, i32 %output_fm_buffer_1_load, i32 %output_fm_buffer_2_load, i32 %output_fm_buffer_3_load, i32 %output_fm_buffer_4_load, i32 %output_fm_buffer_5_load, i32 %output_fm_buffer_6_load, i32 %output_fm_buffer_7_load, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
KY.split:11 %br_ln55 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX:0 %ky = phi i4 %add_ln55, void %for.inc55, i4 0, void %KY.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX:1 %add51_lcssa28 = phi i32 %empty_107, void %for.inc55, i32 %tmp_1, void %KY.split

]]></Node>
<StgValue><ssdm name="add51_lcssa28"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="4">
<![CDATA[
KX:2 %zext_ln65_6 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln65_6"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX:3 %add_ln65_3 = add i11 %add_ln65, i11 %zext_ln65_6

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="11">
<![CDATA[
KX:4 %zext_ln65_7 = zext i11 %add_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_7"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="11">
<![CDATA[
KX:5 %trunc_ln65 = trunc i11 %add_ln65_3

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln65, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX:7 %add_ln65_4 = add i13 %p_shl3, i13 %zext_ln65_7

]]></Node>
<StgValue><ssdm name="add_ln65_4"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="4">
<![CDATA[
KX:8 %zext_ln55 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:9 %icmp_ln55 = icmp_eq  i4 %ky, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX:10 %add_ln55 = add i4 %ky, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX:11 %br_ln55 = br i1 %icmp_ln55, void %KX.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.split:2 %empty_106 = add i7 %zext_ln55, i7 %ty

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="7">
<![CDATA[
KX.split:3 %zext_ln65_10 = zext i7 %empty_106

]]></Node>
<StgValue><ssdm name="zext_ln65_10"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.split:4 %mul_ln65 = mul i14 %zext_ln65_10, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
KX.split:5 %br_ln56 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.case.7, i3 0, void %arrayidx5013.case.0, i3 1, void %arrayidx5013.case.1, i3 2, void %arrayidx5013.case.2, i3 3, void %arrayidx5013.case.3, i3 4, void %arrayidx5013.case.4, i3 5, void %arrayidx5013.case.5, i3 6, void %arrayidx5013.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.6:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.6:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.5:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.5:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.4:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.4:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.3:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.3:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.2:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.2:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.1:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.1:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.0:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.0:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.case.7:0 %store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
<literal name="trunc_ln7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.case.7:1 %br_ln65 = br void %arrayidx5013.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN:0 %kx = phi i4 %add_ln56, void %NIN.split, i4 0, void %KX.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN:1 %empty_107 = phi i32 %add3, void %NIN.split, i32 %add51_lcssa28, void %KX.split

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="4">
<![CDATA[
NIN:2 %zext_ln65_13 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln65_13"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN:3 %add_ln65_8 = add i13 %add_ln65_4, i13 %zext_ln65_13

]]></Node>
<StgValue><ssdm name="add_ln65_8"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="13">
<![CDATA[
NIN:4 %zext_ln65_14 = zext i13 %add_ln65_8

]]></Node>
<StgValue><ssdm name="zext_ln65_14"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_14

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="4">
<![CDATA[
NIN:6 %zext_ln56 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:7 %icmp_ln56 = icmp_eq  i4 %kx, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN:8 %add_ln56 = add i4 %kx, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN:9 %br_ln56 = br i1 %icmp_ln56, void %NIN.split, void %for.inc55

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.split:2 %add_ln60 = add i7 %zext_ln56, i7 %tx

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="7">
<![CDATA[
NIN.split:3 %zext_ln65_18 = zext i7 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln65_18"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.split:4 %add_ln65_10 = add i14 %mul_ln65, i14 %zext_ln65_18

]]></Node>
<StgValue><ssdm name="add_ln65_10"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="14">
<![CDATA[
NIN.split:5 %zext_ln65_19 = zext i14 %add_ln65_10

]]></Node>
<StgValue><ssdm name="zext_ln65_19"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.split:6 %input_fm_buffer_addr_14 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_14"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="13">
<![CDATA[
NIN.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="14">
<![CDATA[
NIN.split:9 %input_fm_buffer_load = load i14 %input_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:0 %br_ln55 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="404" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="13">
<![CDATA[
NIN.split:7 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="14">
<![CDATA[
NIN.split:9 %input_fm_buffer_load = load i14 %input_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
NIN.split:8 %bitcast_ln65 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="408" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="409" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:10 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="410" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add3 = fadd i32 %empty_107, i32 %mul

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="411" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add3 = fadd i32 %empty_107, i32 %mul

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="412" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add3 = fadd i32 %empty_107, i32 %mul

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.split:11 %add3 = fadd i32 %empty_107, i32 %mul

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
NIN.split:12 %br_ln56 = br void %NIN

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.exit:0 %br_ln52 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.1:0 %ty_7 = phi i7 %add_ln51_3, void %for.inc61.1, i7 0, void %for.inc64

]]></Node>
<StgValue><ssdm name="ty_7"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.1:1 %phi_mul28 = phi i13 %add_ln51_11, void %for.inc61.1, i13 0, void %for.inc64

]]></Node>
<StgValue><ssdm name="phi_mul28"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="13">
<![CDATA[
TX.1:2 %zext_ln51 = zext i13 %phi_mul28

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.1:3 %add_ln51_11 = add i13 %phi_mul28, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
TX.1:4 %empty_112 = add i14 %zext_ln51, i14 7225

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.1:5 %icmp_ln51_3 = icmp_eq  i7 %ty_7, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_3"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.1:6 %add_ln51_3 = add i7 %ty_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.1:7 %br_ln51 = br i1 %icmp_ln51_3, void %TX.1.split, void %for.inc64.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.1.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.1.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
TX.1.split:2 %br_ln52 = br void %KY.1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.1:0 %or_ln47_1 = or i6 %trunc_ln47, i6 2

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.1:1 %zext_ln65_4 = zext i6 %or_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.1:2 %tmp_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.1:3 %zext_ln65_5 = zext i9 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln65_5"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.1:4 %add_ln65_2 = add i10 %zext_ln65_5, i10 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.1:5 %br_ln51 = br void %TX.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="435" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.1:0 %tx_9 = phi i7 %add_ln52_1, void %arrayidx5013.1.exit, i7 0, void %TX.1.split

]]></Node>
<StgValue><ssdm name="tx_9"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="7">
<![CDATA[
KY.1:1 %tx_9_cast = zext i7 %tx_9

]]></Node>
<StgValue><ssdm name="tx_9_cast"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KY.1:2 %empty_113 = add i14 %empty_112, i14 %tx_9_cast

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="14">
<![CDATA[
KY.1:3 %p_cast67 = zext i14 %empty_113

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:4 %output_fm_buffer_addr_15 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_15"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:5 %output_fm_buffer_1_addr_3 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:6 %output_fm_buffer_2_addr_3 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_3"/></StgValue>
</operation>

<operation id="442" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:7 %output_fm_buffer_3_addr_3 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_3"/></StgValue>
</operation>

<operation id="443" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:8 %output_fm_buffer_4_addr_3 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_3"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:9 %output_fm_buffer_5_addr_3 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_3"/></StgValue>
</operation>

<operation id="445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:10 %output_fm_buffer_6_addr_3 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_3"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.1:11 %output_fm_buffer_7_addr_3 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_3"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.1:12 %icmp_ln52_1 = icmp_eq  i7 %tx_9, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.1:13 %add_ln52_1 = add i7 %tx_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.1:14 %br_ln52 = br i1 %icmp_ln52_1, void %KY.1.split, void %for.inc61.1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:2 %output_fm_buffer_load_7 = load i16 %output_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_7"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:3 %output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:4 %output_fm_buffer_2_load_1 = load i16 %output_fm_buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_1"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:5 %output_fm_buffer_3_load_1 = load i16 %output_fm_buffer_3_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_1"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:6 %output_fm_buffer_4_load_1 = load i16 %output_fm_buffer_4_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_1"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:7 %output_fm_buffer_5_load_1 = load i16 %output_fm_buffer_5_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_1"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:8 %output_fm_buffer_6_load_1 = load i16 %output_fm_buffer_6_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_1"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:9 %output_fm_buffer_7_load_1 = load i16 %output_fm_buffer_7_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_1"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.1:0 %br_ln51 = br void %TX.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="459" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.1.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.1.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:2 %output_fm_buffer_load_7 = load i16 %output_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_7"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:3 %output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_1"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:4 %output_fm_buffer_2_load_1 = load i16 %output_fm_buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_1"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:5 %output_fm_buffer_3_load_1 = load i16 %output_fm_buffer_3_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_1"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:6 %output_fm_buffer_4_load_1 = load i16 %output_fm_buffer_4_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_1"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:7 %output_fm_buffer_5_load_1 = load i16 %output_fm_buffer_5_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_1"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:8 %output_fm_buffer_6_load_1 = load i16 %output_fm_buffer_6_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_1"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="16">
<![CDATA[
KY.1.split:9 %output_fm_buffer_7_load_1 = load i16 %output_fm_buffer_7_addr_3

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_1"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.1.split:10 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_7, i32 %output_fm_buffer_1_load_1, i32 %output_fm_buffer_2_load_1, i32 %output_fm_buffer_3_load_1, i32 %output_fm_buffer_4_load_1, i32 %output_fm_buffer_5_load_1, i32 %output_fm_buffer_6_load_1, i32 %output_fm_buffer_7_load_1, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
KY.1.split:11 %br_ln55 = br void %KX.1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.1:0 %ky_1 = phi i4 %add_ln55_1, void %for.inc55.1, i4 0, void %KY.1.split

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.1:1 %add51_1_lcssa31 = phi i32 %add51_129, void %for.inc55.1, i32 %tmp_2, void %KY.1.split

]]></Node>
<StgValue><ssdm name="add51_1_lcssa31"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="4">
<![CDATA[
KX.1:2 %zext_ln65_11 = zext i4 %ky_1

]]></Node>
<StgValue><ssdm name="zext_ln65_11"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.1:3 %add_ln65_6 = add i10 %add_ln65_1, i10 %zext_ln65_11

]]></Node>
<StgValue><ssdm name="add_ln65_6"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="10">
<![CDATA[
KX.1:4 %zext_ln65_12 = zext i10 %add_ln65_6

]]></Node>
<StgValue><ssdm name="zext_ln65_12"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.1:5 %p_shl9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_6, i3 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.1:6 %add_ln65_7 = add i13 %p_shl9, i13 %zext_ln65_12

]]></Node>
<StgValue><ssdm name="add_ln65_7"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="4">
<![CDATA[
KX.1:7 %zext_ln55_1 = zext i4 %ky_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.1:8 %icmp_ln55_1 = icmp_eq  i4 %ky_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.1:9 %add_ln55_1 = add i4 %ky_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.1:10 %br_ln55 = br i1 %icmp_ln55_1, void %KX.1.split, void %for.inc58.1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.1.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.1.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.1.split:2 %empty_114 = add i7 %zext_ln55_1, i7 %ty_7

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="7">
<![CDATA[
KX.1.split:3 %zext_ln65_17 = zext i7 %empty_114

]]></Node>
<StgValue><ssdm name="zext_ln65_17"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.1.split:4 %mul_ln65_1 = mul i14 %zext_ln65_17, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_1"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
KX.1.split:5 %br_ln56 = br void %NIN.1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.1:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.1.case.7, i3 0, void %arrayidx5013.1.case.0, i3 1, void %arrayidx5013.1.case.1, i3 2, void %arrayidx5013.1.case.2, i3 3, void %arrayidx5013.1.case.3, i3 4, void %arrayidx5013.1.case.4, i3 5, void %arrayidx5013.1.case.5, i3 6, void %arrayidx5013.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.6:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_6_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.6:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.5:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.5:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.4:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.4:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.3:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.3:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.2:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.2:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.1:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.1:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.0:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.0:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.1.case.7:0 %store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_7_addr_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.case.7:1 %br_ln65 = br void %arrayidx5013.1.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.1:0 %kx_1 = phi i4 %add_ln56_1, void %NIN.1.split, i4 0, void %KX.1.split

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.1:1 %add51_129 = phi i32 %add51_1, void %NIN.1.split, i32 %add51_1_lcssa31, void %KX.1.split

]]></Node>
<StgValue><ssdm name="add51_129"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="4">
<![CDATA[
NIN.1:2 %zext_ln65_22 = zext i4 %kx_1

]]></Node>
<StgValue><ssdm name="zext_ln65_22"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.1:3 %add_ln65_13 = add i13 %add_ln65_7, i13 %zext_ln65_22

]]></Node>
<StgValue><ssdm name="add_ln65_13"/></StgValue>
</operation>

<operation id="509" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="13">
<![CDATA[
NIN.1:4 %zext_ln65_23 = zext i13 %add_ln65_13

]]></Node>
<StgValue><ssdm name="zext_ln65_23"/></StgValue>
</operation>

<operation id="510" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.1:5 %conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_23

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_1"/></StgValue>
</operation>

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="4">
<![CDATA[
NIN.1:6 %zext_ln56_1 = zext i4 %kx_1

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.1:7 %icmp_ln56_1 = icmp_eq  i4 %kx_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_1"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.1:8 %add_ln56_1 = add i4 %kx_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.1:9 %br_ln56 = br i1 %icmp_ln56_1, void %NIN.1.split, void %for.inc55.1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.1.split:2 %add_ln60_1 = add i7 %zext_ln56_1, i7 %tx_9

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="7">
<![CDATA[
NIN.1.split:3 %zext_ln65_27 = zext i7 %add_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln65_27"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.1.split:4 %add_ln65_15 = add i14 %mul_ln65_1, i14 %zext_ln65_27

]]></Node>
<StgValue><ssdm name="add_ln65_15"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="14">
<![CDATA[
NIN.1.split:5 %zext_ln65_28 = zext i14 %add_ln65_15

]]></Node>
<StgValue><ssdm name="zext_ln65_28"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.1.split:6 %input_fm_buffer_addr_15 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_28

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_15"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
NIN.1.split:7 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="521" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="14">
<![CDATA[
NIN.1.split:9 %input_fm_buffer_load_10 = load i14 %input_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_10"/></StgValue>
</operation>

<operation id="522" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.1:0 %br_ln55 = br void %KX.1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="523" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="13">
<![CDATA[
NIN.1.split:7 %conv1_weights_load_1 = load i13 %conv1_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_load_1"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="14">
<![CDATA[
NIN.1.split:9 %input_fm_buffer_load_10 = load i14 %input_fm_buffer_addr_15

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
NIN.1.split:8 %bitcast_ln65_1 = bitcast i32 %conv1_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln65_1"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:10 %mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="527" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:10 %mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="528" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:10 %mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10

]]></Node>
<StgValue><ssdm name="mul44_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="529" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:11 %add51_1 = fadd i32 %add51_129, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="530" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:11 %add51_1 = fadd i32 %add51_129, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="531" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:11 %add51_1 = fadd i32 %add51_129, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="532" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.1.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.1.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.1.split:11 %add51_1 = fadd i32 %add51_129, i32 %mul44_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
NIN.1.split:12 %br_ln56 = br void %NIN.1

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="536" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.1.exit:0 %br_ln52 = br void %KY.1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.2:0 %ty_9 = phi i7 %add_ln51_4, void %for.inc61.2, i7 0, void %for.inc64.1

]]></Node>
<StgValue><ssdm name="ty_9"/></StgValue>
</operation>

<operation id="538" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.2:1 %phi_mul30 = phi i13 %add_ln51_12, void %for.inc61.2, i13 0, void %for.inc64.1

]]></Node>
<StgValue><ssdm name="phi_mul30"/></StgValue>
</operation>

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="13">
<![CDATA[
TX.2:2 %zext_ln51_1 = zext i13 %phi_mul30

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.2:3 %add_ln51_12 = add i13 %phi_mul30, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="541" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TX.2:4 %empty_115 = add i15 %zext_ln51_1, i15 14450

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="542" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.2:5 %icmp_ln51_4 = icmp_eq  i7 %ty_9, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_4"/></StgValue>
</operation>

<operation id="543" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.2:6 %add_ln51_4 = add i7 %ty_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="544" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.2:7 %br_ln51 = br i1 %icmp_ln51_4, void %TX.2.split, void %for.inc64.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.2.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.2.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
TX.2.split:2 %br_ln52 = br void %KY.2

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="548" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.2:0 %or_ln47_2 = or i6 %trunc_ln47, i6 3

]]></Node>
<StgValue><ssdm name="or_ln47_2"/></StgValue>
</operation>

<operation id="549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.2:1 %zext_ln65_8 = zext i6 %or_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln65_8"/></StgValue>
</operation>

<operation id="550" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.2:2 %tmp_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.2:3 %zext_ln65_9 = zext i9 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln65_9"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.2:4 %add_ln65_5 = add i10 %zext_ln65_9, i10 %zext_ln65_8

]]></Node>
<StgValue><ssdm name="add_ln65_5"/></StgValue>
</operation>

<operation id="553" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.2:5 %br_ln51 = br void %TX.3

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="554" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.2:0 %tx_11 = phi i7 %add_ln52_2, void %arrayidx5013.2.exit, i7 0, void %TX.2.split

]]></Node>
<StgValue><ssdm name="tx_11"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="15" op_0_bw="7">
<![CDATA[
KY.2:1 %tx_11_cast = zext i7 %tx_11

]]></Node>
<StgValue><ssdm name="tx_11_cast"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KY.2:2 %empty_116 = add i15 %empty_115, i15 %tx_11_cast

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="15">
<![CDATA[
KY.2:3 %p_cast71 = zext i15 %empty_116

]]></Node>
<StgValue><ssdm name="p_cast71"/></StgValue>
</operation>

<operation id="558" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:4 %output_fm_buffer_addr_16 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_16"/></StgValue>
</operation>

<operation id="559" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:5 %output_fm_buffer_1_addr_5 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_5"/></StgValue>
</operation>

<operation id="560" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:6 %output_fm_buffer_2_addr_5 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_5"/></StgValue>
</operation>

<operation id="561" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:7 %output_fm_buffer_3_addr_5 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_5"/></StgValue>
</operation>

<operation id="562" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:8 %output_fm_buffer_4_addr_5 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_5"/></StgValue>
</operation>

<operation id="563" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:9 %output_fm_buffer_5_addr_5 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_5"/></StgValue>
</operation>

<operation id="564" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:10 %output_fm_buffer_6_addr_5 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_5"/></StgValue>
</operation>

<operation id="565" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.2:11 %output_fm_buffer_7_addr_5 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast71

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_5"/></StgValue>
</operation>

<operation id="566" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.2:12 %icmp_ln52_2 = icmp_eq  i7 %tx_11, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_2"/></StgValue>
</operation>

<operation id="567" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.2:13 %add_ln52_2 = add i7 %tx_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="568" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.2:14 %br_ln52 = br i1 %icmp_ln52_2, void %KY.2.split, void %for.inc61.2

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:2 %output_fm_buffer_load_8 = load i16 %output_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_8"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:3 %output_fm_buffer_1_load_3 = load i16 %output_fm_buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_3"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:4 %output_fm_buffer_2_load_3 = load i16 %output_fm_buffer_2_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_3"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:5 %output_fm_buffer_3_load_3 = load i16 %output_fm_buffer_3_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_3"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:6 %output_fm_buffer_4_load_3 = load i16 %output_fm_buffer_4_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_3"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:7 %output_fm_buffer_5_load_3 = load i16 %output_fm_buffer_5_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_3"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:8 %output_fm_buffer_6_load_3 = load i16 %output_fm_buffer_6_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_3"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:9 %output_fm_buffer_7_load_3 = load i16 %output_fm_buffer_7_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_3"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.2:0 %br_ln51 = br void %TX.2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.2.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.2.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:2 %output_fm_buffer_load_8 = load i16 %output_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_8"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:3 %output_fm_buffer_1_load_3 = load i16 %output_fm_buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_3"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:4 %output_fm_buffer_2_load_3 = load i16 %output_fm_buffer_2_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_3"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:5 %output_fm_buffer_3_load_3 = load i16 %output_fm_buffer_3_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_3"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:6 %output_fm_buffer_4_load_3 = load i16 %output_fm_buffer_4_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_3"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:7 %output_fm_buffer_5_load_3 = load i16 %output_fm_buffer_5_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_3"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:8 %output_fm_buffer_6_load_3 = load i16 %output_fm_buffer_6_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_3"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
KY.2.split:9 %output_fm_buffer_7_load_3 = load i16 %output_fm_buffer_7_addr_5

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_3"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.2.split:10 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_8, i32 %output_fm_buffer_1_load_3, i32 %output_fm_buffer_2_load_3, i32 %output_fm_buffer_3_load_3, i32 %output_fm_buffer_4_load_3, i32 %output_fm_buffer_5_load_3, i32 %output_fm_buffer_6_load_3, i32 %output_fm_buffer_7_load_3, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
KY.2.split:11 %br_ln55 = br void %KX.2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="590" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.2:0 %ky_2 = phi i4 %add_ln55_2, void %for.inc55.2, i4 0, void %KY.2.split

]]></Node>
<StgValue><ssdm name="ky_2"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.2:1 %add51_2_lcssa34 = phi i32 %add51_232, void %for.inc55.2, i32 %tmp_4, void %KY.2.split

]]></Node>
<StgValue><ssdm name="add51_2_lcssa34"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="10" op_0_bw="4">
<![CDATA[
KX.2:2 %zext_ln65_20 = zext i4 %ky_2

]]></Node>
<StgValue><ssdm name="zext_ln65_20"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.2:3 %add_ln65_11 = add i10 %add_ln65_2, i10 %zext_ln65_20

]]></Node>
<StgValue><ssdm name="add_ln65_11"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="10">
<![CDATA[
KX.2:4 %zext_ln65_21 = zext i10 %add_ln65_11

]]></Node>
<StgValue><ssdm name="zext_ln65_21"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.2:5 %p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_11, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.2:6 %add_ln65_12 = add i13 %p_shl, i13 %zext_ln65_21

]]></Node>
<StgValue><ssdm name="add_ln65_12"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="4">
<![CDATA[
KX.2:7 %zext_ln55_2 = zext i4 %ky_2

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.2:8 %icmp_ln55_2 = icmp_eq  i4 %ky_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.2:9 %add_ln55_2 = add i4 %ky_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.2:10 %br_ln55 = br i1 %icmp_ln55_2, void %KX.2.split, void %for.inc58.2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.2.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.2.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.2.split:2 %empty_117 = add i7 %zext_ln55_2, i7 %ty_9

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="7">
<![CDATA[
KX.2.split:3 %zext_ln65_26 = zext i7 %empty_117

]]></Node>
<StgValue><ssdm name="zext_ln65_26"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.2.split:4 %mul_ln65_2 = mul i14 %zext_ln65_26, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_2"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
KX.2.split:5 %br_ln56 = br void %NIN.2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.2:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.2.case.7, i3 0, void %arrayidx5013.2.case.0, i3 1, void %arrayidx5013.2.case.1, i3 2, void %arrayidx5013.2.case.2, i3 3, void %arrayidx5013.2.case.3, i3 4, void %arrayidx5013.2.case.4, i3 5, void %arrayidx5013.2.case.5, i3 6, void %arrayidx5013.2.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.6:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.6:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.5:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.5:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.4:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_4_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.4:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.3:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.3:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="616" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.2:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.2:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.1:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.1:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.0:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.0:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.2.case.7:0 %store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_7_addr_5

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.case.7:1 %br_ln65 = br void %arrayidx5013.2.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="624" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.2:0 %kx_2 = phi i4 %add_ln56_2, void %NIN.2.split, i4 0, void %KX.2.split

]]></Node>
<StgValue><ssdm name="kx_2"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.2:1 %add51_232 = phi i32 %add51_2, void %NIN.2.split, i32 %add51_2_lcssa34, void %KX.2.split

]]></Node>
<StgValue><ssdm name="add51_232"/></StgValue>
</operation>

<operation id="626" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="4">
<![CDATA[
NIN.2:2 %zext_ln65_31 = zext i4 %kx_2

]]></Node>
<StgValue><ssdm name="zext_ln65_31"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.2:3 %add_ln65_18 = add i13 %add_ln65_12, i13 %zext_ln65_31

]]></Node>
<StgValue><ssdm name="add_ln65_18"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="13">
<![CDATA[
NIN.2:4 %zext_ln65_32 = zext i13 %add_ln65_18

]]></Node>
<StgValue><ssdm name="zext_ln65_32"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.2:5 %conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_32

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_2"/></StgValue>
</operation>

<operation id="630" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="4">
<![CDATA[
NIN.2:6 %zext_ln56_2 = zext i4 %kx_2

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="631" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.2:7 %icmp_ln56_2 = icmp_eq  i4 %kx_2, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_2"/></StgValue>
</operation>

<operation id="632" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.2:8 %add_ln56_2 = add i4 %kx_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="633" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.2:9 %br_ln56 = br i1 %icmp_ln56_2, void %NIN.2.split, void %for.inc55.2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="634" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.2.split:2 %add_ln60_2 = add i7 %zext_ln56_2, i7 %tx_11

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="7">
<![CDATA[
NIN.2.split:3 %zext_ln65_36 = zext i7 %add_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln65_36"/></StgValue>
</operation>

<operation id="636" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.2.split:4 %add_ln65_20 = add i14 %mul_ln65_2, i14 %zext_ln65_36

]]></Node>
<StgValue><ssdm name="add_ln65_20"/></StgValue>
</operation>

<operation id="637" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="14">
<![CDATA[
NIN.2.split:5 %zext_ln65_37 = zext i14 %add_ln65_20

]]></Node>
<StgValue><ssdm name="zext_ln65_37"/></StgValue>
</operation>

<operation id="638" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.2.split:6 %input_fm_buffer_addr_16 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_37

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_16"/></StgValue>
</operation>

<operation id="639" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="13">
<![CDATA[
NIN.2.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="640" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="14">
<![CDATA[
NIN.2.split:9 %input_fm_buffer_load_11 = load i14 %input_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_11"/></StgValue>
</operation>

<operation id="641" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.2:0 %br_ln55 = br void %KX.2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="642" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="13">
<![CDATA[
NIN.2.split:7 %conv1_weights_load_2 = load i13 %conv1_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_load_2"/></StgValue>
</operation>

<operation id="643" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="14">
<![CDATA[
NIN.2.split:9 %input_fm_buffer_load_11 = load i14 %input_fm_buffer_addr_16

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="644" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
NIN.2.split:8 %bitcast_ln65_2 = bitcast i32 %conv1_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln65_2"/></StgValue>
</operation>

<operation id="645" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:10 %mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="646" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:10 %mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="647" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:10 %mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11

]]></Node>
<StgValue><ssdm name="mul44_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="648" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:11 %add51_2 = fadd i32 %add51_232, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="649" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:11 %add51_2 = fadd i32 %add51_232, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="650" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:11 %add51_2 = fadd i32 %add51_232, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="651" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.2.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="652" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.2.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="653" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.2.split:11 %add51_2 = fadd i32 %add51_232, i32 %mul44_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="654" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
NIN.2.split:12 %br_ln56 = br void %NIN.2

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="655" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.2.exit:0 %br_ln52 = br void %KY.2

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="656" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.3:0 %ty_10 = phi i7 %add_ln51_5, void %for.inc61.3, i7 0, void %for.inc64.2

]]></Node>
<StgValue><ssdm name="ty_10"/></StgValue>
</operation>

<operation id="657" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.3:1 %phi_mul32 = phi i13 %add_ln51_13, void %for.inc61.3, i13 0, void %for.inc64.2

]]></Node>
<StgValue><ssdm name="phi_mul32"/></StgValue>
</operation>

<operation id="658" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="15" op_0_bw="13">
<![CDATA[
TX.3:2 %zext_ln51_2 = zext i13 %phi_mul32

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="659" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.3:3 %add_ln51_13 = add i13 %phi_mul32, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="660" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TX.3:4 %empty_118 = add i15 %zext_ln51_2, i15 21675

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="661" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.3:5 %icmp_ln51_5 = icmp_eq  i7 %ty_10, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_5"/></StgValue>
</operation>

<operation id="662" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.3:6 %add_ln51_5 = add i7 %ty_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="663" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.3:7 %br_ln51 = br i1 %icmp_ln51_5, void %TX.3.split, void %for.inc64.3

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="664" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.3.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="665" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.3.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="666" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
TX.3.split:2 %br_ln52 = br void %KY.3

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="667" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.3:0 %or_ln47_3 = or i6 %trunc_ln47, i6 4

]]></Node>
<StgValue><ssdm name="or_ln47_3"/></StgValue>
</operation>

<operation id="668" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.3:1 %zext_ln65_15 = zext i6 %or_ln47_3

]]></Node>
<StgValue><ssdm name="zext_ln65_15"/></StgValue>
</operation>

<operation id="669" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.3:2 %tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="670" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.3:3 %zext_ln65_16 = zext i9 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln65_16"/></StgValue>
</operation>

<operation id="671" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.3:4 %add_ln65_9 = add i10 %zext_ln65_16, i10 %zext_ln65_15

]]></Node>
<StgValue><ssdm name="add_ln65_9"/></StgValue>
</operation>

<operation id="672" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.3:5 %br_ln51 = br void %TX.4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="673" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.3:0 %tx_12 = phi i7 %add_ln52_3, void %arrayidx5013.3.exit, i7 0, void %TX.3.split

]]></Node>
<StgValue><ssdm name="tx_12"/></StgValue>
</operation>

<operation id="674" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="7">
<![CDATA[
KY.3:1 %tx_12_cast = zext i7 %tx_12

]]></Node>
<StgValue><ssdm name="tx_12_cast"/></StgValue>
</operation>

<operation id="675" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KY.3:2 %empty_119 = add i15 %empty_118, i15 %tx_12_cast

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="676" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="15">
<![CDATA[
KY.3:3 %p_cast75 = zext i15 %empty_119

]]></Node>
<StgValue><ssdm name="p_cast75"/></StgValue>
</operation>

<operation id="677" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:4 %output_fm_buffer_addr_17 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_17"/></StgValue>
</operation>

<operation id="678" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:5 %output_fm_buffer_1_addr_6 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_6"/></StgValue>
</operation>

<operation id="679" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:6 %output_fm_buffer_2_addr_6 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_6"/></StgValue>
</operation>

<operation id="680" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:7 %output_fm_buffer_3_addr_6 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_6"/></StgValue>
</operation>

<operation id="681" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:8 %output_fm_buffer_4_addr_6 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_6"/></StgValue>
</operation>

<operation id="682" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:9 %output_fm_buffer_5_addr_6 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_6"/></StgValue>
</operation>

<operation id="683" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:10 %output_fm_buffer_6_addr_6 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_6"/></StgValue>
</operation>

<operation id="684" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.3:11 %output_fm_buffer_7_addr_6 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast75

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_6"/></StgValue>
</operation>

<operation id="685" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.3:12 %icmp_ln52_3 = icmp_eq  i7 %tx_12, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_3"/></StgValue>
</operation>

<operation id="686" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.3:13 %add_ln52_3 = add i7 %tx_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_3"/></StgValue>
</operation>

<operation id="687" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.3:14 %br_ln52 = br i1 %icmp_ln52_3, void %KY.3.split, void %for.inc61.3

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="688" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:2 %output_fm_buffer_load_9 = load i16 %output_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_9"/></StgValue>
</operation>

<operation id="689" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:3 %output_fm_buffer_1_load_4 = load i16 %output_fm_buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_4"/></StgValue>
</operation>

<operation id="690" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:4 %output_fm_buffer_2_load_4 = load i16 %output_fm_buffer_2_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_4"/></StgValue>
</operation>

<operation id="691" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:5 %output_fm_buffer_3_load_4 = load i16 %output_fm_buffer_3_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_4"/></StgValue>
</operation>

<operation id="692" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:6 %output_fm_buffer_4_load_4 = load i16 %output_fm_buffer_4_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_4"/></StgValue>
</operation>

<operation id="693" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:7 %output_fm_buffer_5_load_4 = load i16 %output_fm_buffer_5_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_4"/></StgValue>
</operation>

<operation id="694" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:8 %output_fm_buffer_6_load_4 = load i16 %output_fm_buffer_6_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_4"/></StgValue>
</operation>

<operation id="695" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:9 %output_fm_buffer_7_load_4 = load i16 %output_fm_buffer_7_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_4"/></StgValue>
</operation>

<operation id="696" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.3:0 %br_ln51 = br void %TX.3

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="697" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.3.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="698" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.3.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="699" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:2 %output_fm_buffer_load_9 = load i16 %output_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_9"/></StgValue>
</operation>

<operation id="700" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:3 %output_fm_buffer_1_load_4 = load i16 %output_fm_buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_4"/></StgValue>
</operation>

<operation id="701" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:4 %output_fm_buffer_2_load_4 = load i16 %output_fm_buffer_2_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_4"/></StgValue>
</operation>

<operation id="702" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:5 %output_fm_buffer_3_load_4 = load i16 %output_fm_buffer_3_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_4"/></StgValue>
</operation>

<operation id="703" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:6 %output_fm_buffer_4_load_4 = load i16 %output_fm_buffer_4_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_4"/></StgValue>
</operation>

<operation id="704" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:7 %output_fm_buffer_5_load_4 = load i16 %output_fm_buffer_5_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_4"/></StgValue>
</operation>

<operation id="705" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:8 %output_fm_buffer_6_load_4 = load i16 %output_fm_buffer_6_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_4"/></StgValue>
</operation>

<operation id="706" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
KY.3.split:9 %output_fm_buffer_7_load_4 = load i16 %output_fm_buffer_7_addr_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_4"/></StgValue>
</operation>

<operation id="707" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.3.split:10 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_9, i32 %output_fm_buffer_1_load_4, i32 %output_fm_buffer_2_load_4, i32 %output_fm_buffer_3_load_4, i32 %output_fm_buffer_4_load_4, i32 %output_fm_buffer_5_load_4, i32 %output_fm_buffer_6_load_4, i32 %output_fm_buffer_7_load_4, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="708" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
KY.3.split:11 %br_ln55 = br void %KX.3

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="709" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.3:0 %ky_3 = phi i4 %add_ln55_3, void %for.inc55.3, i4 0, void %KY.3.split

]]></Node>
<StgValue><ssdm name="ky_3"/></StgValue>
</operation>

<operation id="710" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.3:1 %add51_3_lcssa37 = phi i32 %add51_335, void %for.inc55.3, i32 %tmp_5, void %KY.3.split

]]></Node>
<StgValue><ssdm name="add51_3_lcssa37"/></StgValue>
</operation>

<operation id="711" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="4">
<![CDATA[
KX.3:2 %zext_ln65_29 = zext i4 %ky_3

]]></Node>
<StgValue><ssdm name="zext_ln65_29"/></StgValue>
</operation>

<operation id="712" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.3:3 %add_ln65_16 = add i10 %add_ln65_5, i10 %zext_ln65_29

]]></Node>
<StgValue><ssdm name="add_ln65_16"/></StgValue>
</operation>

<operation id="713" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="10">
<![CDATA[
KX.3:4 %zext_ln65_30 = zext i10 %add_ln65_16

]]></Node>
<StgValue><ssdm name="zext_ln65_30"/></StgValue>
</operation>

<operation id="714" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.3:5 %p_shl10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_16, i3 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="715" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.3:6 %add_ln65_17 = add i13 %p_shl10, i13 %zext_ln65_30

]]></Node>
<StgValue><ssdm name="add_ln65_17"/></StgValue>
</operation>

<operation id="716" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="4">
<![CDATA[
KX.3:7 %zext_ln55_3 = zext i4 %ky_3

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="717" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.3:8 %icmp_ln55_3 = icmp_eq  i4 %ky_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="718" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.3:9 %add_ln55_3 = add i4 %ky_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_3"/></StgValue>
</operation>

<operation id="719" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.3:10 %br_ln55 = br i1 %icmp_ln55_3, void %KX.3.split, void %for.inc58.3

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="720" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.3.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="721" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.3.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="722" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.3.split:2 %empty_120 = add i7 %zext_ln55_3, i7 %ty_10

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="723" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="14" op_0_bw="7">
<![CDATA[
KX.3.split:3 %zext_ln65_35 = zext i7 %empty_120

]]></Node>
<StgValue><ssdm name="zext_ln65_35"/></StgValue>
</operation>

<operation id="724" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.3.split:4 %mul_ln65_3 = mul i14 %zext_ln65_35, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_3"/></StgValue>
</operation>

<operation id="725" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
KX.3.split:5 %br_ln56 = br void %NIN.3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="726" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.3:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.3.case.7, i3 0, void %arrayidx5013.3.case.0, i3 1, void %arrayidx5013.3.case.1, i3 2, void %arrayidx5013.3.case.2, i3 3, void %arrayidx5013.3.case.3, i3 4, void %arrayidx5013.3.case.4, i3 5, void %arrayidx5013.3.case.5, i3 6, void %arrayidx5013.3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="727" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.6:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="728" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.6:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="729" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.5:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="730" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.5:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="731" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.4:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="732" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.4:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="733" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.3:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="734" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.3:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="735" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.2:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="736" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.2:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="737" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.1:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="738" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.1:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="739" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.0:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="740" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.0:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="741" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.3.case.7:0 %store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="742" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.case.7:1 %br_ln65 = br void %arrayidx5013.3.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.3:0 %kx_3 = phi i4 %add_ln56_3, void %NIN.3.split, i4 0, void %KX.3.split

]]></Node>
<StgValue><ssdm name="kx_3"/></StgValue>
</operation>

<operation id="744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.3:1 %add51_335 = phi i32 %add51_3, void %NIN.3.split, i32 %add51_3_lcssa37, void %KX.3.split

]]></Node>
<StgValue><ssdm name="add51_335"/></StgValue>
</operation>

<operation id="745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="13" op_0_bw="4">
<![CDATA[
NIN.3:2 %zext_ln65_40 = zext i4 %kx_3

]]></Node>
<StgValue><ssdm name="zext_ln65_40"/></StgValue>
</operation>

<operation id="746" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.3:3 %add_ln65_23 = add i13 %add_ln65_17, i13 %zext_ln65_40

]]></Node>
<StgValue><ssdm name="add_ln65_23"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="13">
<![CDATA[
NIN.3:4 %zext_ln65_41 = zext i13 %add_ln65_23

]]></Node>
<StgValue><ssdm name="zext_ln65_41"/></StgValue>
</operation>

<operation id="748" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.3:5 %conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_41

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_3"/></StgValue>
</operation>

<operation id="749" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="4">
<![CDATA[
NIN.3:6 %zext_ln56_3 = zext i4 %kx_3

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="750" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.3:7 %icmp_ln56_3 = icmp_eq  i4 %kx_3, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_3"/></StgValue>
</operation>

<operation id="751" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.3:8 %add_ln56_3 = add i4 %kx_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_3"/></StgValue>
</operation>

<operation id="752" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.3:9 %br_ln56 = br i1 %icmp_ln56_3, void %NIN.3.split, void %for.inc55.3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="753" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.3.split:2 %add_ln60_3 = add i7 %zext_ln56_3, i7 %tx_12

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="754" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="14" op_0_bw="7">
<![CDATA[
NIN.3.split:3 %zext_ln65_45 = zext i7 %add_ln60_3

]]></Node>
<StgValue><ssdm name="zext_ln65_45"/></StgValue>
</operation>

<operation id="755" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.3.split:4 %add_ln65_25 = add i14 %mul_ln65_3, i14 %zext_ln65_45

]]></Node>
<StgValue><ssdm name="add_ln65_25"/></StgValue>
</operation>

<operation id="756" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="14">
<![CDATA[
NIN.3.split:5 %zext_ln65_46 = zext i14 %add_ln65_25

]]></Node>
<StgValue><ssdm name="zext_ln65_46"/></StgValue>
</operation>

<operation id="757" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.3.split:6 %input_fm_buffer_addr_17 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_46

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_17"/></StgValue>
</operation>

<operation id="758" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="13">
<![CDATA[
NIN.3.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="759" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="14">
<![CDATA[
NIN.3.split:9 %input_fm_buffer_load_12 = load i14 %input_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_12"/></StgValue>
</operation>

<operation id="760" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.3:0 %br_ln55 = br void %KX.3

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="761" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="13">
<![CDATA[
NIN.3.split:7 %conv1_weights_load_3 = load i13 %conv1_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_load_3"/></StgValue>
</operation>

<operation id="762" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="14">
<![CDATA[
NIN.3.split:9 %input_fm_buffer_load_12 = load i14 %input_fm_buffer_addr_17

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="763" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32">
<![CDATA[
NIN.3.split:8 %bitcast_ln65_3 = bitcast i32 %conv1_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln65_3"/></StgValue>
</operation>

<operation id="764" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:10 %mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="765" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:10 %mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="766" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:10 %mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12

]]></Node>
<StgValue><ssdm name="mul44_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="767" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:11 %add51_3 = fadd i32 %add51_335, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="768" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:11 %add51_3 = fadd i32 %add51_335, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="769" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:11 %add51_3 = fadd i32 %add51_335, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="770" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.3.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="771" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.3.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="772" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.3.split:11 %add51_3 = fadd i32 %add51_335, i32 %mul44_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="773" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
NIN.3.split:12 %br_ln56 = br void %NIN.3

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="774" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.3.exit:0 %br_ln52 = br void %KY.3

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="775" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.4:0 %ty_11 = phi i7 %add_ln51_6, void %for.inc61.4, i7 0, void %for.inc64.3

]]></Node>
<StgValue><ssdm name="ty_11"/></StgValue>
</operation>

<operation id="776" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.4:1 %phi_mul34 = phi i13 %add_ln51_14, void %for.inc61.4, i13 0, void %for.inc64.3

]]></Node>
<StgValue><ssdm name="phi_mul34"/></StgValue>
</operation>

<operation id="777" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="13">
<![CDATA[
TX.4:2 %zext_ln51_3 = zext i13 %phi_mul34

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="778" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.4:3 %add_ln51_14 = add i13 %phi_mul34, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="779" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
TX.4:4 %empty_121 = add i16 %zext_ln51_3, i16 28900

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="780" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.4:5 %icmp_ln51_6 = icmp_eq  i7 %ty_11, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_6"/></StgValue>
</operation>

<operation id="781" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.4:6 %add_ln51_6 = add i7 %ty_11, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="782" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.4:7 %br_ln51 = br i1 %icmp_ln51_6, void %TX.4.split, void %for.inc64.4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="783" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.4.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="784" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.4.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="785" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
TX.4.split:2 %br_ln52 = br void %KY.4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="786" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.4:0 %or_ln47_4 = or i6 %trunc_ln47, i6 5

]]></Node>
<StgValue><ssdm name="or_ln47_4"/></StgValue>
</operation>

<operation id="787" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.4:1 %zext_ln65_24 = zext i6 %or_ln47_4

]]></Node>
<StgValue><ssdm name="zext_ln65_24"/></StgValue>
</operation>

<operation id="788" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.4:2 %tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="789" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.4:3 %zext_ln65_25 = zext i9 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln65_25"/></StgValue>
</operation>

<operation id="790" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.4:4 %add_ln65_14 = add i10 %zext_ln65_25, i10 %zext_ln65_24

]]></Node>
<StgValue><ssdm name="add_ln65_14"/></StgValue>
</operation>

<operation id="791" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.4:5 %br_ln51 = br void %TX.5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="792" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.4:0 %tx_13 = phi i7 %add_ln52_4, void %arrayidx5013.4.exit, i7 0, void %TX.4.split

]]></Node>
<StgValue><ssdm name="tx_13"/></StgValue>
</operation>

<operation id="793" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="7">
<![CDATA[
KY.4:1 %tx_13_cast = zext i7 %tx_13

]]></Node>
<StgValue><ssdm name="tx_13_cast"/></StgValue>
</operation>

<operation id="794" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
KY.4:2 %empty_122 = add i16 %empty_121, i16 %tx_13_cast

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="795" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="16">
<![CDATA[
KY.4:3 %p_cast79 = zext i16 %empty_122

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="796" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:4 %output_fm_buffer_addr_18 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_18"/></StgValue>
</operation>

<operation id="797" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:5 %output_fm_buffer_1_addr_7 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_7"/></StgValue>
</operation>

<operation id="798" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:6 %output_fm_buffer_2_addr_7 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_7"/></StgValue>
</operation>

<operation id="799" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:7 %output_fm_buffer_3_addr_7 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_7"/></StgValue>
</operation>

<operation id="800" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:8 %output_fm_buffer_4_addr_7 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_7"/></StgValue>
</operation>

<operation id="801" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:9 %output_fm_buffer_5_addr_7 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_7"/></StgValue>
</operation>

<operation id="802" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:10 %output_fm_buffer_6_addr_7 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_7"/></StgValue>
</operation>

<operation id="803" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.4:11 %output_fm_buffer_7_addr_7 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast79

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_7"/></StgValue>
</operation>

<operation id="804" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.4:12 %icmp_ln52_4 = icmp_eq  i7 %tx_13, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_4"/></StgValue>
</operation>

<operation id="805" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.4:13 %add_ln52_4 = add i7 %tx_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_4"/></StgValue>
</operation>

<operation id="806" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.4:14 %br_ln52 = br i1 %icmp_ln52_4, void %KY.4.split, void %for.inc61.4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="807" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:2 %output_fm_buffer_load_10 = load i16 %output_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_10"/></StgValue>
</operation>

<operation id="808" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:3 %output_fm_buffer_1_load_5 = load i16 %output_fm_buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_5"/></StgValue>
</operation>

<operation id="809" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:4 %output_fm_buffer_2_load_5 = load i16 %output_fm_buffer_2_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_5"/></StgValue>
</operation>

<operation id="810" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:5 %output_fm_buffer_3_load_5 = load i16 %output_fm_buffer_3_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_5"/></StgValue>
</operation>

<operation id="811" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:6 %output_fm_buffer_4_load_5 = load i16 %output_fm_buffer_4_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_5"/></StgValue>
</operation>

<operation id="812" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:7 %output_fm_buffer_5_load_5 = load i16 %output_fm_buffer_5_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_5"/></StgValue>
</operation>

<operation id="813" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:8 %output_fm_buffer_6_load_5 = load i16 %output_fm_buffer_6_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_5"/></StgValue>
</operation>

<operation id="814" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:9 %output_fm_buffer_7_load_5 = load i16 %output_fm_buffer_7_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_5"/></StgValue>
</operation>

<operation id="815" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.4:0 %br_ln51 = br void %TX.4

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="816" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.4.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="817" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.4.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="818" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:2 %output_fm_buffer_load_10 = load i16 %output_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_10"/></StgValue>
</operation>

<operation id="819" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:3 %output_fm_buffer_1_load_5 = load i16 %output_fm_buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_5"/></StgValue>
</operation>

<operation id="820" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:4 %output_fm_buffer_2_load_5 = load i16 %output_fm_buffer_2_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_5"/></StgValue>
</operation>

<operation id="821" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:5 %output_fm_buffer_3_load_5 = load i16 %output_fm_buffer_3_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_5"/></StgValue>
</operation>

<operation id="822" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:6 %output_fm_buffer_4_load_5 = load i16 %output_fm_buffer_4_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_5"/></StgValue>
</operation>

<operation id="823" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:7 %output_fm_buffer_5_load_5 = load i16 %output_fm_buffer_5_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_5"/></StgValue>
</operation>

<operation id="824" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:8 %output_fm_buffer_6_load_5 = load i16 %output_fm_buffer_6_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_5"/></StgValue>
</operation>

<operation id="825" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="16">
<![CDATA[
KY.4.split:9 %output_fm_buffer_7_load_5 = load i16 %output_fm_buffer_7_addr_7

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_5"/></StgValue>
</operation>

<operation id="826" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.4.split:10 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_10, i32 %output_fm_buffer_1_load_5, i32 %output_fm_buffer_2_load_5, i32 %output_fm_buffer_3_load_5, i32 %output_fm_buffer_4_load_5, i32 %output_fm_buffer_5_load_5, i32 %output_fm_buffer_6_load_5, i32 %output_fm_buffer_7_load_5, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="827" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
KY.4.split:11 %br_ln55 = br void %KX.4

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="828" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.4:0 %ky_4 = phi i4 %add_ln55_4, void %for.inc55.4, i4 0, void %KY.4.split

]]></Node>
<StgValue><ssdm name="ky_4"/></StgValue>
</operation>

<operation id="829" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.4:1 %add51_4_lcssa40 = phi i32 %add51_438, void %for.inc55.4, i32 %tmp_6, void %KY.4.split

]]></Node>
<StgValue><ssdm name="add51_4_lcssa40"/></StgValue>
</operation>

<operation id="830" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="4">
<![CDATA[
KX.4:2 %zext_ln65_38 = zext i4 %ky_4

]]></Node>
<StgValue><ssdm name="zext_ln65_38"/></StgValue>
</operation>

<operation id="831" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.4:3 %add_ln65_21 = add i10 %add_ln65_9, i10 %zext_ln65_38

]]></Node>
<StgValue><ssdm name="add_ln65_21"/></StgValue>
</operation>

<operation id="832" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="10">
<![CDATA[
KX.4:4 %zext_ln65_39 = zext i10 %add_ln65_21

]]></Node>
<StgValue><ssdm name="zext_ln65_39"/></StgValue>
</operation>

<operation id="833" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.4:5 %p_shl11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_21, i3 0

]]></Node>
<StgValue><ssdm name="p_shl11"/></StgValue>
</operation>

<operation id="834" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.4:6 %add_ln65_22 = add i13 %p_shl11, i13 %zext_ln65_39

]]></Node>
<StgValue><ssdm name="add_ln65_22"/></StgValue>
</operation>

<operation id="835" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="4">
<![CDATA[
KX.4:7 %zext_ln55_4 = zext i4 %ky_4

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="836" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.4:8 %icmp_ln55_4 = icmp_eq  i4 %ky_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="837" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.4:9 %add_ln55_4 = add i4 %ky_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_4"/></StgValue>
</operation>

<operation id="838" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.4:10 %br_ln55 = br i1 %icmp_ln55_4, void %KX.4.split, void %for.inc58.4

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="839" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.4.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="840" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.4.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="841" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.4.split:2 %empty_123 = add i7 %zext_ln55_4, i7 %ty_11

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="842" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="14" op_0_bw="7">
<![CDATA[
KX.4.split:3 %zext_ln65_44 = zext i7 %empty_123

]]></Node>
<StgValue><ssdm name="zext_ln65_44"/></StgValue>
</operation>

<operation id="843" st_id="70" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.4.split:4 %mul_ln65_4 = mul i14 %zext_ln65_44, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_4"/></StgValue>
</operation>

<operation id="844" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
KX.4.split:5 %br_ln56 = br void %NIN.4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="845" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.4:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.4.case.7, i3 0, void %arrayidx5013.4.case.0, i3 1, void %arrayidx5013.4.case.1, i3 2, void %arrayidx5013.4.case.2, i3 3, void %arrayidx5013.4.case.3, i3 4, void %arrayidx5013.4.case.4, i3 5, void %arrayidx5013.4.case.5, i3 6, void %arrayidx5013.4.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="846" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.6:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_6_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="847" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.6:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="848" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.5:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_5_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="849" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.5:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="850" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.4:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="851" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.4:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="852" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.3:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="853" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.3:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="854" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.2:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="855" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.2:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="856" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.1:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="857" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.1:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="858" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.0:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="859" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.0:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="860" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.4.case.7:0 %store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="861" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.case.7:1 %br_ln65 = br void %arrayidx5013.4.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="862" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.4:0 %kx_4 = phi i4 %add_ln56_4, void %NIN.4.split, i4 0, void %KX.4.split

]]></Node>
<StgValue><ssdm name="kx_4"/></StgValue>
</operation>

<operation id="863" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.4:1 %add51_438 = phi i32 %add51_4, void %NIN.4.split, i32 %add51_4_lcssa40, void %KX.4.split

]]></Node>
<StgValue><ssdm name="add51_438"/></StgValue>
</operation>

<operation id="864" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="13" op_0_bw="4">
<![CDATA[
NIN.4:2 %zext_ln65_49 = zext i4 %kx_4

]]></Node>
<StgValue><ssdm name="zext_ln65_49"/></StgValue>
</operation>

<operation id="865" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.4:3 %add_ln65_28 = add i13 %add_ln65_22, i13 %zext_ln65_49

]]></Node>
<StgValue><ssdm name="add_ln65_28"/></StgValue>
</operation>

<operation id="866" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="13">
<![CDATA[
NIN.4:4 %zext_ln65_50 = zext i13 %add_ln65_28

]]></Node>
<StgValue><ssdm name="zext_ln65_50"/></StgValue>
</operation>

<operation id="867" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.4:5 %conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_50

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_4"/></StgValue>
</operation>

<operation id="868" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="7" op_0_bw="4">
<![CDATA[
NIN.4:6 %zext_ln56_4 = zext i4 %kx_4

]]></Node>
<StgValue><ssdm name="zext_ln56_4"/></StgValue>
</operation>

<operation id="869" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.4:7 %icmp_ln56_4 = icmp_eq  i4 %kx_4, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_4"/></StgValue>
</operation>

<operation id="870" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.4:8 %add_ln56_4 = add i4 %kx_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_4"/></StgValue>
</operation>

<operation id="871" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.4:9 %br_ln56 = br i1 %icmp_ln56_4, void %NIN.4.split, void %for.inc55.4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="872" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.4.split:2 %add_ln60_4 = add i7 %zext_ln56_4, i7 %tx_13

]]></Node>
<StgValue><ssdm name="add_ln60_4"/></StgValue>
</operation>

<operation id="873" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="14" op_0_bw="7">
<![CDATA[
NIN.4.split:3 %zext_ln65_52 = zext i7 %add_ln60_4

]]></Node>
<StgValue><ssdm name="zext_ln65_52"/></StgValue>
</operation>

<operation id="874" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.4.split:4 %add_ln65_29 = add i14 %mul_ln65_4, i14 %zext_ln65_52

]]></Node>
<StgValue><ssdm name="add_ln65_29"/></StgValue>
</operation>

<operation id="875" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="14">
<![CDATA[
NIN.4.split:5 %zext_ln65_53 = zext i14 %add_ln65_29

]]></Node>
<StgValue><ssdm name="zext_ln65_53"/></StgValue>
</operation>

<operation id="876" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.4.split:6 %input_fm_buffer_addr_18 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_53

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_18"/></StgValue>
</operation>

<operation id="877" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="13">
<![CDATA[
NIN.4.split:7 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="878" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="14">
<![CDATA[
NIN.4.split:9 %input_fm_buffer_load_13 = load i14 %input_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_13"/></StgValue>
</operation>

<operation id="879" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.4:0 %br_ln55 = br void %KX.4

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="880" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="13">
<![CDATA[
NIN.4.split:7 %conv1_weights_load_4 = load i13 %conv1_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_load_4"/></StgValue>
</operation>

<operation id="881" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="14">
<![CDATA[
NIN.4.split:9 %input_fm_buffer_load_13 = load i14 %input_fm_buffer_addr_18

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="882" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32">
<![CDATA[
NIN.4.split:8 %bitcast_ln65_4 = bitcast i32 %conv1_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln65_4"/></StgValue>
</operation>

<operation id="883" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:10 %mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="884" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:10 %mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="885" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:10 %mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13

]]></Node>
<StgValue><ssdm name="mul44_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="886" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:11 %add51_4 = fadd i32 %add51_438, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="887" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:11 %add51_4 = fadd i32 %add51_438, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="888" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:11 %add51_4 = fadd i32 %add51_438, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="889" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.4.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="890" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.4.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="891" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.4.split:11 %add51_4 = fadd i32 %add51_438, i32 %mul44_4

]]></Node>
<StgValue><ssdm name="add51_4"/></StgValue>
</operation>

<operation id="892" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
NIN.4.split:12 %br_ln56 = br void %NIN.4

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="893" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.4.exit:0 %br_ln52 = br void %KY.4

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="894" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.5:0 %ty_12 = phi i7 %add_ln51_7, void %for.inc61.5, i7 0, void %for.inc64.4

]]></Node>
<StgValue><ssdm name="ty_12"/></StgValue>
</operation>

<operation id="895" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.5:1 %phi_mul36 = phi i13 %add_ln51_15, void %for.inc61.5, i13 0, void %for.inc64.4

]]></Node>
<StgValue><ssdm name="phi_mul36"/></StgValue>
</operation>

<operation id="896" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="13">
<![CDATA[
TX.5:2 %zext_ln51_4 = zext i13 %phi_mul36

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="897" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.5:3 %add_ln51_15 = add i13 %phi_mul36, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="898" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
TX.5:4 %empty_124 = add i16 %zext_ln51_4, i16 36125

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="899" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.5:5 %icmp_ln51_7 = icmp_eq  i7 %ty_12, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_7"/></StgValue>
</operation>

<operation id="900" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.5:6 %add_ln51_7 = add i7 %ty_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="901" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.5:7 %br_ln51 = br i1 %icmp_ln51_7, void %TX.5.split, void %for.inc64.5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="902" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.5.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="903" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.5.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="904" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0">
<![CDATA[
TX.5.split:2 %br_ln52 = br void %KY.5

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="905" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.5:0 %or_ln47_5 = or i6 %trunc_ln47, i6 6

]]></Node>
<StgValue><ssdm name="or_ln47_5"/></StgValue>
</operation>

<operation id="906" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.5:1 %zext_ln65_33 = zext i6 %or_ln47_5

]]></Node>
<StgValue><ssdm name="zext_ln65_33"/></StgValue>
</operation>

<operation id="907" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.5:2 %tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.5:3 %zext_ln65_34 = zext i9 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln65_34"/></StgValue>
</operation>

<operation id="909" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.5:4 %add_ln65_19 = add i10 %zext_ln65_34, i10 %zext_ln65_33

]]></Node>
<StgValue><ssdm name="add_ln65_19"/></StgValue>
</operation>

<operation id="910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.5:5 %br_ln51 = br void %TX.6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="911" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.5:0 %tx_14 = phi i7 %add_ln52_5, void %arrayidx5013.5.exit, i7 0, void %TX.5.split

]]></Node>
<StgValue><ssdm name="tx_14"/></StgValue>
</operation>

<operation id="912" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="7">
<![CDATA[
KY.5:1 %tx_14_cast = zext i7 %tx_14

]]></Node>
<StgValue><ssdm name="tx_14_cast"/></StgValue>
</operation>

<operation id="913" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
KY.5:2 %empty_125 = add i16 %empty_124, i16 %tx_14_cast

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="914" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="16">
<![CDATA[
KY.5:3 %p_cast83 = zext i16 %empty_125

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="915" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:4 %output_fm_buffer_addr_19 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_19"/></StgValue>
</operation>

<operation id="916" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:5 %output_fm_buffer_1_addr_8 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_8"/></StgValue>
</operation>

<operation id="917" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:6 %output_fm_buffer_2_addr_8 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_8"/></StgValue>
</operation>

<operation id="918" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:7 %output_fm_buffer_3_addr_8 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_8"/></StgValue>
</operation>

<operation id="919" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:8 %output_fm_buffer_4_addr_8 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_8"/></StgValue>
</operation>

<operation id="920" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:9 %output_fm_buffer_5_addr_8 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_8"/></StgValue>
</operation>

<operation id="921" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:10 %output_fm_buffer_6_addr_8 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_8"/></StgValue>
</operation>

<operation id="922" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.5:11 %output_fm_buffer_7_addr_8 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast83

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_8"/></StgValue>
</operation>

<operation id="923" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.5:12 %icmp_ln52_5 = icmp_eq  i7 %tx_14, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_5"/></StgValue>
</operation>

<operation id="924" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.5:13 %add_ln52_5 = add i7 %tx_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="925" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.5:14 %br_ln52 = br i1 %icmp_ln52_5, void %KY.5.split, void %for.inc61.5

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="926" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:2 %output_fm_buffer_load_11 = load i16 %output_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_11"/></StgValue>
</operation>

<operation id="927" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:3 %output_fm_buffer_1_load_6 = load i16 %output_fm_buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_6"/></StgValue>
</operation>

<operation id="928" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:4 %output_fm_buffer_2_load_6 = load i16 %output_fm_buffer_2_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_6"/></StgValue>
</operation>

<operation id="929" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:5 %output_fm_buffer_3_load_6 = load i16 %output_fm_buffer_3_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_6"/></StgValue>
</operation>

<operation id="930" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:6 %output_fm_buffer_4_load_6 = load i16 %output_fm_buffer_4_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_6"/></StgValue>
</operation>

<operation id="931" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:7 %output_fm_buffer_5_load_6 = load i16 %output_fm_buffer_5_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_6"/></StgValue>
</operation>

<operation id="932" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:8 %output_fm_buffer_6_load_6 = load i16 %output_fm_buffer_6_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_6"/></StgValue>
</operation>

<operation id="933" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:9 %output_fm_buffer_7_load_6 = load i16 %output_fm_buffer_7_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_6"/></StgValue>
</operation>

<operation id="934" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.5:0 %br_ln51 = br void %TX.5

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="935" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.5.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="936" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.5.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="937" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:2 %output_fm_buffer_load_11 = load i16 %output_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_11"/></StgValue>
</operation>

<operation id="938" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:3 %output_fm_buffer_1_load_6 = load i16 %output_fm_buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_6"/></StgValue>
</operation>

<operation id="939" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:4 %output_fm_buffer_2_load_6 = load i16 %output_fm_buffer_2_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_6"/></StgValue>
</operation>

<operation id="940" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:5 %output_fm_buffer_3_load_6 = load i16 %output_fm_buffer_3_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_6"/></StgValue>
</operation>

<operation id="941" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:6 %output_fm_buffer_4_load_6 = load i16 %output_fm_buffer_4_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_6"/></StgValue>
</operation>

<operation id="942" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:7 %output_fm_buffer_5_load_6 = load i16 %output_fm_buffer_5_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_6"/></StgValue>
</operation>

<operation id="943" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:8 %output_fm_buffer_6_load_6 = load i16 %output_fm_buffer_6_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_6"/></StgValue>
</operation>

<operation id="944" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="16">
<![CDATA[
KY.5.split:9 %output_fm_buffer_7_load_6 = load i16 %output_fm_buffer_7_addr_8

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_6"/></StgValue>
</operation>

<operation id="945" st_id="83" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.5.split:10 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_11, i32 %output_fm_buffer_1_load_6, i32 %output_fm_buffer_2_load_6, i32 %output_fm_buffer_3_load_6, i32 %output_fm_buffer_4_load_6, i32 %output_fm_buffer_5_load_6, i32 %output_fm_buffer_6_load_6, i32 %output_fm_buffer_7_load_6, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="946" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
KY.5.split:11 %br_ln55 = br void %KX.5

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="947" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.5:0 %ky_5 = phi i4 %add_ln55_5, void %for.inc55.5, i4 0, void %KY.5.split

]]></Node>
<StgValue><ssdm name="ky_5"/></StgValue>
</operation>

<operation id="948" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.5:1 %add51_5_lcssa43 = phi i32 %add51_541, void %for.inc55.5, i32 %tmp_7, void %KY.5.split

]]></Node>
<StgValue><ssdm name="add51_5_lcssa43"/></StgValue>
</operation>

<operation id="949" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="10" op_0_bw="4">
<![CDATA[
KX.5:2 %zext_ln65_47 = zext i4 %ky_5

]]></Node>
<StgValue><ssdm name="zext_ln65_47"/></StgValue>
</operation>

<operation id="950" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.5:3 %add_ln65_26 = add i10 %add_ln65_14, i10 %zext_ln65_47

]]></Node>
<StgValue><ssdm name="add_ln65_26"/></StgValue>
</operation>

<operation id="951" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="10">
<![CDATA[
KX.5:4 %zext_ln65_48 = zext i10 %add_ln65_26

]]></Node>
<StgValue><ssdm name="zext_ln65_48"/></StgValue>
</operation>

<operation id="952" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.5:5 %p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_26, i3 0

]]></Node>
<StgValue><ssdm name="p_shl12"/></StgValue>
</operation>

<operation id="953" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.5:6 %add_ln65_27 = add i13 %p_shl12, i13 %zext_ln65_48

]]></Node>
<StgValue><ssdm name="add_ln65_27"/></StgValue>
</operation>

<operation id="954" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="7" op_0_bw="4">
<![CDATA[
KX.5:7 %zext_ln55_5 = zext i4 %ky_5

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="955" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.5:8 %icmp_ln55_5 = icmp_eq  i4 %ky_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="956" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.5:9 %add_ln55_5 = add i4 %ky_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_5"/></StgValue>
</operation>

<operation id="957" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.5:10 %br_ln55 = br i1 %icmp_ln55_5, void %KX.5.split, void %for.inc58.5

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="958" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.5.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="959" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.5.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="960" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.5.split:2 %empty_126 = add i7 %zext_ln55_5, i7 %ty_12

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="961" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="14" op_0_bw="7">
<![CDATA[
KX.5.split:3 %zext_ln65_51 = zext i7 %empty_126

]]></Node>
<StgValue><ssdm name="zext_ln65_51"/></StgValue>
</operation>

<operation id="962" st_id="84" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.5.split:4 %mul_ln65_5 = mul i14 %zext_ln65_51, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_5"/></StgValue>
</operation>

<operation id="963" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
KX.5.split:5 %br_ln56 = br void %NIN.5

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="964" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.5:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.5.case.7, i3 0, void %arrayidx5013.5.case.0, i3 1, void %arrayidx5013.5.case.1, i3 2, void %arrayidx5013.5.case.2, i3 3, void %arrayidx5013.5.case.3, i3 4, void %arrayidx5013.5.case.4, i3 5, void %arrayidx5013.5.case.5, i3 6, void %arrayidx5013.5.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="965" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.6:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_6_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="966" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.6:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="967" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.5:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_5_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="968" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.5:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="969" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.4:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="970" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.4:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="971" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.3:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="972" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.3:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="973" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.2:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="974" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.2:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="975" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.1:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="976" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.1:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="977" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.0:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="978" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.0:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="979" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.5.case.7:0 %store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_7_addr_8

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="980" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.case.7:1 %br_ln65 = br void %arrayidx5013.5.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="981" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.5:0 %kx_5 = phi i4 %add_ln56_5, void %NIN.5.split, i4 0, void %KX.5.split

]]></Node>
<StgValue><ssdm name="kx_5"/></StgValue>
</operation>

<operation id="982" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.5:1 %add51_541 = phi i32 %add51_5, void %NIN.5.split, i32 %add51_5_lcssa43, void %KX.5.split

]]></Node>
<StgValue><ssdm name="add51_541"/></StgValue>
</operation>

<operation id="983" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="13" op_0_bw="4">
<![CDATA[
NIN.5:2 %zext_ln65_56 = zext i4 %kx_5

]]></Node>
<StgValue><ssdm name="zext_ln65_56"/></StgValue>
</operation>

<operation id="984" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.5:3 %add_ln65_32 = add i13 %add_ln65_27, i13 %zext_ln65_56

]]></Node>
<StgValue><ssdm name="add_ln65_32"/></StgValue>
</operation>

<operation id="985" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="13">
<![CDATA[
NIN.5:4 %zext_ln65_57 = zext i13 %add_ln65_32

]]></Node>
<StgValue><ssdm name="zext_ln65_57"/></StgValue>
</operation>

<operation id="986" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.5:5 %conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_57

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_5"/></StgValue>
</operation>

<operation id="987" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="7" op_0_bw="4">
<![CDATA[
NIN.5:6 %zext_ln56_5 = zext i4 %kx_5

]]></Node>
<StgValue><ssdm name="zext_ln56_5"/></StgValue>
</operation>

<operation id="988" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.5:7 %icmp_ln56_5 = icmp_eq  i4 %kx_5, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_5"/></StgValue>
</operation>

<operation id="989" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.5:8 %add_ln56_5 = add i4 %kx_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_5"/></StgValue>
</operation>

<operation id="990" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.5:9 %br_ln56 = br i1 %icmp_ln56_5, void %NIN.5.split, void %for.inc55.5

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="991" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.5.split:2 %add_ln60_5 = add i7 %zext_ln56_5, i7 %tx_14

]]></Node>
<StgValue><ssdm name="add_ln60_5"/></StgValue>
</operation>

<operation id="992" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="14" op_0_bw="7">
<![CDATA[
NIN.5.split:3 %zext_ln65_59 = zext i7 %add_ln60_5

]]></Node>
<StgValue><ssdm name="zext_ln65_59"/></StgValue>
</operation>

<operation id="993" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.5.split:4 %add_ln65_33 = add i14 %mul_ln65_5, i14 %zext_ln65_59

]]></Node>
<StgValue><ssdm name="add_ln65_33"/></StgValue>
</operation>

<operation id="994" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="14">
<![CDATA[
NIN.5.split:5 %zext_ln65_60 = zext i14 %add_ln65_33

]]></Node>
<StgValue><ssdm name="zext_ln65_60"/></StgValue>
</operation>

<operation id="995" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.5.split:6 %input_fm_buffer_addr_19 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_60

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_19"/></StgValue>
</operation>

<operation id="996" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
NIN.5.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="997" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
NIN.5.split:9 %input_fm_buffer_load_14 = load i14 %input_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_14"/></StgValue>
</operation>

<operation id="998" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.5:0 %br_ln55 = br void %KX.5

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="999" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="13">
<![CDATA[
NIN.5.split:7 %conv1_weights_load_5 = load i13 %conv1_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_load_5"/></StgValue>
</operation>

<operation id="1000" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="14">
<![CDATA[
NIN.5.split:9 %input_fm_buffer_load_14 = load i14 %input_fm_buffer_addr_19

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_14"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1001" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
NIN.5.split:8 %bitcast_ln65_5 = bitcast i32 %conv1_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln65_5"/></StgValue>
</operation>

<operation id="1002" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:10 %mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1003" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:10 %mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1004" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:10 %mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14

]]></Node>
<StgValue><ssdm name="mul44_5"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1005" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:11 %add51_5 = fadd i32 %add51_541, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1006" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:11 %add51_5 = fadd i32 %add51_541, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1007" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:11 %add51_5 = fadd i32 %add51_541, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1008" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.5.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="1009" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.5.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="1010" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.5.split:11 %add51_5 = fadd i32 %add51_541, i32 %mul44_5

]]></Node>
<StgValue><ssdm name="add51_5"/></StgValue>
</operation>

<operation id="1011" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
NIN.5.split:12 %br_ln56 = br void %NIN.5

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1012" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.5.exit:0 %br_ln52 = br void %KY.5

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1013" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.6:0 %ty_13 = phi i7 %add_ln51_8, void %for.inc61.6, i7 0, void %for.inc64.5

]]></Node>
<StgValue><ssdm name="ty_13"/></StgValue>
</operation>

<operation id="1014" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.6:1 %phi_mul38 = phi i13 %add_ln51_16, void %for.inc61.6, i13 0, void %for.inc64.5

]]></Node>
<StgValue><ssdm name="phi_mul38"/></StgValue>
</operation>

<operation id="1015" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="13">
<![CDATA[
TX.6:2 %zext_ln51_5 = zext i13 %phi_mul38

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="1016" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.6:3 %add_ln51_16 = add i13 %phi_mul38, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="1017" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
TX.6:4 %empty_127 = add i16 %zext_ln51_5, i16 43350

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="1018" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.6:5 %icmp_ln51_8 = icmp_eq  i7 %ty_13, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_8"/></StgValue>
</operation>

<operation id="1019" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.6:6 %add_ln51_8 = add i7 %ty_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="1020" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.6:7 %br_ln51 = br i1 %icmp_ln51_8, void %TX.6.split, void %for.inc64.6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="1021" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.6.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="1022" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.6.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="1023" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
TX.6.split:2 %br_ln52 = br void %KY.6

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="1024" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc64.6:0 %or_ln47_6 = or i6 %trunc_ln47, i6 7

]]></Node>
<StgValue><ssdm name="or_ln47_6"/></StgValue>
</operation>

<operation id="1025" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="6">
<![CDATA[
for.inc64.6:1 %zext_ln65_42 = zext i6 %or_ln47_6

]]></Node>
<StgValue><ssdm name="zext_ln65_42"/></StgValue>
</operation>

<operation id="1026" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc64.6:2 %tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1027" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="10" op_0_bw="9">
<![CDATA[
for.inc64.6:3 %zext_ln65_43 = zext i9 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln65_43"/></StgValue>
</operation>

<operation id="1028" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc64.6:4 %add_ln65_24 = add i10 %zext_ln65_43, i10 %zext_ln65_42

]]></Node>
<StgValue><ssdm name="add_ln65_24"/></StgValue>
</operation>

<operation id="1029" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.6:5 %br_ln51 = br void %TX.7

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1030" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.6:0 %tx_15 = phi i7 %add_ln52_6, void %arrayidx5013.6.exit, i7 0, void %TX.6.split

]]></Node>
<StgValue><ssdm name="tx_15"/></StgValue>
</operation>

<operation id="1031" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="7">
<![CDATA[
KY.6:1 %tx_15_cast = zext i7 %tx_15

]]></Node>
<StgValue><ssdm name="tx_15_cast"/></StgValue>
</operation>

<operation id="1032" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
KY.6:2 %empty_128 = add i16 %empty_127, i16 %tx_15_cast

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="1033" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="16">
<![CDATA[
KY.6:3 %p_cast87 = zext i16 %empty_128

]]></Node>
<StgValue><ssdm name="p_cast87"/></StgValue>
</operation>

<operation id="1034" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:4 %output_fm_buffer_addr_20 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_20"/></StgValue>
</operation>

<operation id="1035" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:5 %output_fm_buffer_1_addr_9 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_9"/></StgValue>
</operation>

<operation id="1036" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:6 %output_fm_buffer_2_addr_9 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_9"/></StgValue>
</operation>

<operation id="1037" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:7 %output_fm_buffer_3_addr_9 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_9"/></StgValue>
</operation>

<operation id="1038" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:8 %output_fm_buffer_4_addr_9 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_9"/></StgValue>
</operation>

<operation id="1039" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:9 %output_fm_buffer_5_addr_9 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_9"/></StgValue>
</operation>

<operation id="1040" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:10 %output_fm_buffer_6_addr_9 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_9"/></StgValue>
</operation>

<operation id="1041" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.6:11 %output_fm_buffer_7_addr_9 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast87

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_9"/></StgValue>
</operation>

<operation id="1042" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.6:12 %icmp_ln52_6 = icmp_eq  i7 %tx_15, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_6"/></StgValue>
</operation>

<operation id="1043" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.6:13 %add_ln52_6 = add i7 %tx_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_6"/></StgValue>
</operation>

<operation id="1044" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.6:14 %br_ln52 = br i1 %icmp_ln52_6, void %KY.6.split, void %for.inc61.6

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="1045" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:2 %output_fm_buffer_load_12 = load i16 %output_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_12"/></StgValue>
</operation>

<operation id="1046" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:3 %output_fm_buffer_1_load_7 = load i16 %output_fm_buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_7"/></StgValue>
</operation>

<operation id="1047" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:4 %output_fm_buffer_2_load_7 = load i16 %output_fm_buffer_2_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_7"/></StgValue>
</operation>

<operation id="1048" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:5 %output_fm_buffer_3_load_7 = load i16 %output_fm_buffer_3_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_7"/></StgValue>
</operation>

<operation id="1049" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:6 %output_fm_buffer_4_load_7 = load i16 %output_fm_buffer_4_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_7"/></StgValue>
</operation>

<operation id="1050" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:7 %output_fm_buffer_5_load_7 = load i16 %output_fm_buffer_5_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_7"/></StgValue>
</operation>

<operation id="1051" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:8 %output_fm_buffer_6_load_7 = load i16 %output_fm_buffer_6_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_7"/></StgValue>
</operation>

<operation id="1052" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:9 %output_fm_buffer_7_load_7 = load i16 %output_fm_buffer_7_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_7"/></StgValue>
</operation>

<operation id="1053" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.6:0 %br_ln51 = br void %TX.6

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1054" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.6.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="1055" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.6.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="1056" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:2 %output_fm_buffer_load_12 = load i16 %output_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_12"/></StgValue>
</operation>

<operation id="1057" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:3 %output_fm_buffer_1_load_7 = load i16 %output_fm_buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_7"/></StgValue>
</operation>

<operation id="1058" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:4 %output_fm_buffer_2_load_7 = load i16 %output_fm_buffer_2_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_7"/></StgValue>
</operation>

<operation id="1059" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:5 %output_fm_buffer_3_load_7 = load i16 %output_fm_buffer_3_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_7"/></StgValue>
</operation>

<operation id="1060" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:6 %output_fm_buffer_4_load_7 = load i16 %output_fm_buffer_4_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_7"/></StgValue>
</operation>

<operation id="1061" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:7 %output_fm_buffer_5_load_7 = load i16 %output_fm_buffer_5_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_7"/></StgValue>
</operation>

<operation id="1062" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:8 %output_fm_buffer_6_load_7 = load i16 %output_fm_buffer_6_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_7"/></StgValue>
</operation>

<operation id="1063" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="16">
<![CDATA[
KY.6.split:9 %output_fm_buffer_7_load_7 = load i16 %output_fm_buffer_7_addr_9

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_7"/></StgValue>
</operation>

<operation id="1064" st_id="97" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.6.split:10 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_12, i32 %output_fm_buffer_1_load_7, i32 %output_fm_buffer_2_load_7, i32 %output_fm_buffer_3_load_7, i32 %output_fm_buffer_4_load_7, i32 %output_fm_buffer_5_load_7, i32 %output_fm_buffer_6_load_7, i32 %output_fm_buffer_7_load_7, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1065" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
KY.6.split:11 %br_ln55 = br void %KX.6

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1066" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.6:0 %ky_6 = phi i4 %add_ln55_6, void %for.inc55.6, i4 0, void %KY.6.split

]]></Node>
<StgValue><ssdm name="ky_6"/></StgValue>
</operation>

<operation id="1067" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.6:1 %add51_6_lcssa46 = phi i32 %add51_644, void %for.inc55.6, i32 %tmp_8, void %KY.6.split

]]></Node>
<StgValue><ssdm name="add51_6_lcssa46"/></StgValue>
</operation>

<operation id="1068" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="4">
<![CDATA[
KX.6:2 %zext_ln65_54 = zext i4 %ky_6

]]></Node>
<StgValue><ssdm name="zext_ln65_54"/></StgValue>
</operation>

<operation id="1069" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.6:3 %add_ln65_30 = add i10 %add_ln65_19, i10 %zext_ln65_54

]]></Node>
<StgValue><ssdm name="add_ln65_30"/></StgValue>
</operation>

<operation id="1070" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="13" op_0_bw="10">
<![CDATA[
KX.6:4 %zext_ln65_55 = zext i10 %add_ln65_30

]]></Node>
<StgValue><ssdm name="zext_ln65_55"/></StgValue>
</operation>

<operation id="1071" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.6:5 %p_shl13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_30, i3 0

]]></Node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="1072" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.6:6 %add_ln65_31 = add i13 %p_shl13, i13 %zext_ln65_55

]]></Node>
<StgValue><ssdm name="add_ln65_31"/></StgValue>
</operation>

<operation id="1073" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="4">
<![CDATA[
KX.6:7 %zext_ln55_6 = zext i4 %ky_6

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="1074" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.6:8 %icmp_ln55_6 = icmp_eq  i4 %ky_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="1075" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.6:9 %add_ln55_6 = add i4 %ky_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_6"/></StgValue>
</operation>

<operation id="1076" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.6:10 %br_ln55 = br i1 %icmp_ln55_6, void %KX.6.split, void %for.inc58.6

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="1077" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.6.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="1078" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.6.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="1079" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.6.split:2 %empty_129 = add i7 %zext_ln55_6, i7 %ty_13

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="1080" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="14" op_0_bw="7">
<![CDATA[
KX.6.split:3 %zext_ln65_58 = zext i7 %empty_129

]]></Node>
<StgValue><ssdm name="zext_ln65_58"/></StgValue>
</operation>

<operation id="1081" st_id="98" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.6.split:4 %mul_ln65_6 = mul i14 %zext_ln65_58, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_6"/></StgValue>
</operation>

<operation id="1082" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
KX.6.split:5 %br_ln56 = br void %NIN.6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1083" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.6:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.6.case.7, i3 0, void %arrayidx5013.6.case.0, i3 1, void %arrayidx5013.6.case.1, i3 2, void %arrayidx5013.6.case.2, i3 3, void %arrayidx5013.6.case.3, i3 4, void %arrayidx5013.6.case.4, i3 5, void %arrayidx5013.6.case.5, i3 6, void %arrayidx5013.6.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="1084" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.6:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_6_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1085" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.6:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1086" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.5:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_5_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1087" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.5:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1088" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.4:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_4_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1089" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.4:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1090" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.3:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1091" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.3:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1092" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.2:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1093" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.2:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1094" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.1:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1095" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.1:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1096" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.0:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1097" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.0:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1098" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.6.case.7:0 %store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_7_addr_9

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1099" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.case.7:1 %br_ln65 = br void %arrayidx5013.6.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1100" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.6:0 %kx_6 = phi i4 %add_ln56_6, void %NIN.6.split, i4 0, void %KX.6.split

]]></Node>
<StgValue><ssdm name="kx_6"/></StgValue>
</operation>

<operation id="1101" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.6:1 %add51_644 = phi i32 %add51_6, void %NIN.6.split, i32 %add51_6_lcssa46, void %KX.6.split

]]></Node>
<StgValue><ssdm name="add51_644"/></StgValue>
</operation>

<operation id="1102" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="13" op_0_bw="4">
<![CDATA[
NIN.6:2 %zext_ln65_63 = zext i4 %kx_6

]]></Node>
<StgValue><ssdm name="zext_ln65_63"/></StgValue>
</operation>

<operation id="1103" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.6:3 %add_ln65_36 = add i13 %add_ln65_31, i13 %zext_ln65_63

]]></Node>
<StgValue><ssdm name="add_ln65_36"/></StgValue>
</operation>

<operation id="1104" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="13">
<![CDATA[
NIN.6:4 %zext_ln65_64 = zext i13 %add_ln65_36

]]></Node>
<StgValue><ssdm name="zext_ln65_64"/></StgValue>
</operation>

<operation id="1105" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.6:5 %conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_64

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_6"/></StgValue>
</operation>

<operation id="1106" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="4">
<![CDATA[
NIN.6:6 %zext_ln56_6 = zext i4 %kx_6

]]></Node>
<StgValue><ssdm name="zext_ln56_6"/></StgValue>
</operation>

<operation id="1107" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.6:7 %icmp_ln56_6 = icmp_eq  i4 %kx_6, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_6"/></StgValue>
</operation>

<operation id="1108" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.6:8 %add_ln56_6 = add i4 %kx_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_6"/></StgValue>
</operation>

<operation id="1109" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.6:9 %br_ln56 = br i1 %icmp_ln56_6, void %NIN.6.split, void %for.inc55.6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1110" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.6.split:2 %add_ln60_6 = add i7 %zext_ln56_6, i7 %tx_15

]]></Node>
<StgValue><ssdm name="add_ln60_6"/></StgValue>
</operation>

<operation id="1111" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="14" op_0_bw="7">
<![CDATA[
NIN.6.split:3 %zext_ln65_66 = zext i7 %add_ln60_6

]]></Node>
<StgValue><ssdm name="zext_ln65_66"/></StgValue>
</operation>

<operation id="1112" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.6.split:4 %add_ln65_37 = add i14 %mul_ln65_6, i14 %zext_ln65_66

]]></Node>
<StgValue><ssdm name="add_ln65_37"/></StgValue>
</operation>

<operation id="1113" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="14">
<![CDATA[
NIN.6.split:5 %zext_ln65_67 = zext i14 %add_ln65_37

]]></Node>
<StgValue><ssdm name="zext_ln65_67"/></StgValue>
</operation>

<operation id="1114" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.6.split:6 %input_fm_buffer_addr_20 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_67

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_20"/></StgValue>
</operation>

<operation id="1115" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="13">
<![CDATA[
NIN.6.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1116" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="14">
<![CDATA[
NIN.6.split:9 %input_fm_buffer_load_15 = load i14 %input_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_15"/></StgValue>
</operation>

<operation id="1117" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.6:0 %br_ln55 = br void %KX.6

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1118" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="13">
<![CDATA[
NIN.6.split:7 %conv1_weights_load_6 = load i13 %conv1_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_load_6"/></StgValue>
</operation>

<operation id="1119" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="14">
<![CDATA[
NIN.6.split:9 %input_fm_buffer_load_15 = load i14 %input_fm_buffer_addr_20

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_15"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1120" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32">
<![CDATA[
NIN.6.split:8 %bitcast_ln65_6 = bitcast i32 %conv1_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln65_6"/></StgValue>
</operation>

<operation id="1121" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:10 %mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1122" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:10 %mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1123" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:10 %mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15

]]></Node>
<StgValue><ssdm name="mul44_6"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1124" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:11 %add51_6 = fadd i32 %add51_644, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1125" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:11 %add51_6 = fadd i32 %add51_644, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1126" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:11 %add51_6 = fadd i32 %add51_644, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1127" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.6.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="1128" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.6.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="1129" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.6.split:11 %add51_6 = fadd i32 %add51_644, i32 %mul44_6

]]></Node>
<StgValue><ssdm name="add51_6"/></StgValue>
</operation>

<operation id="1130" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
NIN.6.split:12 %br_ln56 = br void %NIN.6

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1131" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.6.exit:0 %br_ln52 = br void %KY.6

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1132" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
TX.7:0 %ty_14 = phi i7 %add_ln51_9, void %for.inc61.7, i7 0, void %for.inc64.6

]]></Node>
<StgValue><ssdm name="ty_14"/></StgValue>
</operation>

<operation id="1133" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
TX.7:1 %phi_mul40 = phi i13 %add_ln51_17, void %for.inc61.7, i13 0, void %for.inc64.6

]]></Node>
<StgValue><ssdm name="phi_mul40"/></StgValue>
</operation>

<operation id="1134" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="13">
<![CDATA[
TX.7:2 %zext_ln51_6 = zext i13 %phi_mul40

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="1135" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
TX.7:3 %add_ln51_17 = add i13 %phi_mul40, i13 85

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="1136" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
TX.7:4 %empty_130 = add i15 %zext_ln51_6, i15 17807

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="1137" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.7:5 %icmp_ln51_9 = icmp_eq  i7 %ty_14, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln51_9"/></StgValue>
</operation>

<operation id="1138" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TX.7:6 %add_ln51_9 = add i7 %ty_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="1139" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX.7:7 %br_ln51 = br i1 %icmp_ln51_9, void %TX.7.split, void %for.inc64.7

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="1140" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.7.split:0 %speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln51"/></StgValue>
</operation>

<operation id="1141" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.7.split:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="1142" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
TX.7.split:2 %br_ln52 = br void %KY.7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="1143" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc64.7:0 %add_ln47 = add i7 %nout, i7 8

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="1144" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
for.inc64.7:1 %br_ln47 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1145" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
KY.7:0 %tx_16 = phi i7 %add_ln52_7, void %arrayidx5013.7.exit, i7 0, void %TX.7.split

]]></Node>
<StgValue><ssdm name="tx_16"/></StgValue>
</operation>

<operation id="1146" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="15" op_0_bw="7">
<![CDATA[
KY.7:1 %tx_16_cast110 = zext i7 %tx_16

]]></Node>
<StgValue><ssdm name="tx_16_cast110"/></StgValue>
</operation>

<operation id="1147" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
KY.7:2 %empty_131 = add i15 %empty_130, i15 %tx_16_cast110

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="1148" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="15">
<![CDATA[
KY.7:3 %p_cast91 = sext i15 %empty_131

]]></Node>
<StgValue><ssdm name="p_cast91"/></StgValue>
</operation>

<operation id="1149" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="16">
<![CDATA[
KY.7:4 %p_cast91_cast = zext i16 %p_cast91

]]></Node>
<StgValue><ssdm name="p_cast91_cast"/></StgValue>
</operation>

<operation id="1150" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:5 %output_fm_buffer_addr_21 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_21"/></StgValue>
</operation>

<operation id="1151" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:6 %output_fm_buffer_1_addr_10 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_10"/></StgValue>
</operation>

<operation id="1152" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:7 %output_fm_buffer_2_addr_10 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_10"/></StgValue>
</operation>

<operation id="1153" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:8 %output_fm_buffer_3_addr_10 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_10"/></StgValue>
</operation>

<operation id="1154" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:9 %output_fm_buffer_4_addr_10 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_10"/></StgValue>
</operation>

<operation id="1155" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:10 %output_fm_buffer_5_addr_10 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_10"/></StgValue>
</operation>

<operation id="1156" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:11 %output_fm_buffer_6_addr_10 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_10"/></StgValue>
</operation>

<operation id="1157" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY.7:12 %output_fm_buffer_7_addr_10 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast91_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_10"/></StgValue>
</operation>

<operation id="1158" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.7:13 %icmp_ln52_7 = icmp_eq  i7 %tx_16, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln52_7"/></StgValue>
</operation>

<operation id="1159" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KY.7:14 %add_ln52_7 = add i7 %tx_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52_7"/></StgValue>
</operation>

<operation id="1160" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY.7:15 %br_ln52 = br i1 %icmp_ln52_7, void %KY.7.split, void %for.inc61.7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="1161" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:2 %output_fm_buffer_load_13 = load i16 %output_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_13"/></StgValue>
</operation>

<operation id="1162" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:3 %output_fm_buffer_1_load_8 = load i16 %output_fm_buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_8"/></StgValue>
</operation>

<operation id="1163" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:4 %output_fm_buffer_2_load_8 = load i16 %output_fm_buffer_2_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_8"/></StgValue>
</operation>

<operation id="1164" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:5 %output_fm_buffer_3_load_8 = load i16 %output_fm_buffer_3_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_8"/></StgValue>
</operation>

<operation id="1165" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:6 %output_fm_buffer_4_load_8 = load i16 %output_fm_buffer_4_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_8"/></StgValue>
</operation>

<operation id="1166" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:7 %output_fm_buffer_5_load_8 = load i16 %output_fm_buffer_5_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_8"/></StgValue>
</operation>

<operation id="1167" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:8 %output_fm_buffer_6_load_8 = load i16 %output_fm_buffer_6_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_8"/></StgValue>
</operation>

<operation id="1168" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:9 %output_fm_buffer_7_load_8 = load i16 %output_fm_buffer_7_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_8"/></StgValue>
</operation>

<operation id="1169" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
for.inc61.7:0 %br_ln51 = br void %TX.7

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1170" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.7.split:0 %speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln52"/></StgValue>
</operation>

<operation id="1171" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.7.split:1 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="1172" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:2 %output_fm_buffer_load_13 = load i16 %output_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_13"/></StgValue>
</operation>

<operation id="1173" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:3 %output_fm_buffer_1_load_8 = load i16 %output_fm_buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_8"/></StgValue>
</operation>

<operation id="1174" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:4 %output_fm_buffer_2_load_8 = load i16 %output_fm_buffer_2_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_8"/></StgValue>
</operation>

<operation id="1175" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:5 %output_fm_buffer_3_load_8 = load i16 %output_fm_buffer_3_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_8"/></StgValue>
</operation>

<operation id="1176" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:6 %output_fm_buffer_4_load_8 = load i16 %output_fm_buffer_4_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_8"/></StgValue>
</operation>

<operation id="1177" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:7 %output_fm_buffer_5_load_8 = load i16 %output_fm_buffer_5_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_8"/></StgValue>
</operation>

<operation id="1178" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:8 %output_fm_buffer_6_load_8 = load i16 %output_fm_buffer_6_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_8"/></StgValue>
</operation>

<operation id="1179" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="16">
<![CDATA[
KY.7.split:9 %output_fm_buffer_7_load_8 = load i16 %output_fm_buffer_7_addr_10

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_8"/></StgValue>
</operation>

<operation id="1180" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
KY.7.split:10 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_13, i32 %output_fm_buffer_1_load_8, i32 %output_fm_buffer_2_load_8, i32 %output_fm_buffer_3_load_8, i32 %output_fm_buffer_4_load_8, i32 %output_fm_buffer_5_load_8, i32 %output_fm_buffer_6_load_8, i32 %output_fm_buffer_7_load_8, i3 %trunc_ln7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1181" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
KY.7.split:11 %br_ln55 = br void %KX.7

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1182" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
KX.7:0 %ky_7 = phi i4 %add_ln55_7, void %for.inc55.7, i4 0, void %KY.7.split

]]></Node>
<StgValue><ssdm name="ky_7"/></StgValue>
</operation>

<operation id="1183" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX.7:1 %add51_7_lcssa49 = phi i32 %add51_747, void %for.inc55.7, i32 %tmp_9, void %KY.7.split

]]></Node>
<StgValue><ssdm name="add51_7_lcssa49"/></StgValue>
</operation>

<operation id="1184" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="4">
<![CDATA[
KX.7:2 %zext_ln65_61 = zext i4 %ky_7

]]></Node>
<StgValue><ssdm name="zext_ln65_61"/></StgValue>
</operation>

<operation id="1185" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.7:3 %add_ln65_34 = add i10 %add_ln65_24, i10 %zext_ln65_61

]]></Node>
<StgValue><ssdm name="add_ln65_34"/></StgValue>
</operation>

<operation id="1186" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="10">
<![CDATA[
KX.7:4 %zext_ln65_62 = zext i10 %add_ln65_34

]]></Node>
<StgValue><ssdm name="zext_ln65_62"/></StgValue>
</operation>

<operation id="1187" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
KX.7:5 %p_shl14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_34, i3 0

]]></Node>
<StgValue><ssdm name="p_shl14"/></StgValue>
</operation>

<operation id="1188" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KX.7:6 %add_ln65_35 = add i13 %p_shl14, i13 %zext_ln65_62

]]></Node>
<StgValue><ssdm name="add_ln65_35"/></StgValue>
</operation>

<operation id="1189" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="7" op_0_bw="4">
<![CDATA[
KX.7:7 %zext_ln55_7 = zext i4 %ky_7

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="1190" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.7:8 %icmp_ln55_7 = icmp_eq  i4 %ky_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="1191" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
KX.7:9 %add_ln55_7 = add i4 %ky_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln55_7"/></StgValue>
</operation>

<operation id="1192" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX.7:10 %br_ln55 = br i1 %icmp_ln55_7, void %KX.7.split, void %for.inc58.7

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="1193" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.7.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="1194" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.7.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="1195" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.7.split:2 %empty_132 = add i7 %zext_ln55_7, i7 %ty_14

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="1196" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="7">
<![CDATA[
KX.7.split:3 %zext_ln65_65 = zext i7 %empty_132

]]></Node>
<StgValue><ssdm name="zext_ln65_65"/></StgValue>
</operation>

<operation id="1197" st_id="112" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KX.7.split:4 %mul_ln65_7 = mul i14 %zext_ln65_65, i14 93

]]></Node>
<StgValue><ssdm name="mul_ln65_7"/></StgValue>
</operation>

<operation id="1198" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0">
<![CDATA[
KX.7.split:5 %br_ln56 = br void %NIN.7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1199" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc58.7:0 %switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.7.case.7, i3 0, void %arrayidx5013.7.case.0, i3 1, void %arrayidx5013.7.case.1, i3 2, void %arrayidx5013.7.case.2, i3 3, void %arrayidx5013.7.case.3, i3 4, void %arrayidx5013.7.case.4, i3 5, void %arrayidx5013.7.case.5, i3 6, void %arrayidx5013.7.case.6

]]></Node>
<StgValue><ssdm name="switch_ln65"/></StgValue>
</operation>

<operation id="1200" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.6:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_6_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1201" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-2"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.6:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1202" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.5:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_5_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1203" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-3"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.5:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1204" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.4:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_4_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1205" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-4"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.4:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1206" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.3:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1207" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="3"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.3:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1208" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.2:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1209" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="2"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.2:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1210" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.1:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1211" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="1"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.1:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1212" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.0:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1213" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="0"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.0:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="1214" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
arrayidx5013.7.case.7:0 %store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_7_addr_10

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1215" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7" val="-1"/>
<literal name="icmp_ln55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.case.7:1 %br_ln65 = br void %arrayidx5013.7.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1216" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NIN.7:0 %kx_7 = phi i4 %add_ln56_7, void %NIN.7.split, i4 0, void %KX.7.split

]]></Node>
<StgValue><ssdm name="kx_7"/></StgValue>
</operation>

<operation id="1217" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
NIN.7:1 %add51_747 = phi i32 %add51_7, void %NIN.7.split, i32 %add51_7_lcssa49, void %KX.7.split

]]></Node>
<StgValue><ssdm name="add51_747"/></StgValue>
</operation>

<operation id="1218" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="13" op_0_bw="4">
<![CDATA[
NIN.7:2 %zext_ln65_68 = zext i4 %kx_7

]]></Node>
<StgValue><ssdm name="zext_ln65_68"/></StgValue>
</operation>

<operation id="1219" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
NIN.7:3 %add_ln65_38 = add i13 %add_ln65_35, i13 %zext_ln65_68

]]></Node>
<StgValue><ssdm name="add_ln65_38"/></StgValue>
</operation>

<operation id="1220" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="13">
<![CDATA[
NIN.7:4 %zext_ln65_69 = zext i13 %add_ln65_38

]]></Node>
<StgValue><ssdm name="zext_ln65_69"/></StgValue>
</operation>

<operation id="1221" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.7:5 %conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_69

]]></Node>
<StgValue><ssdm name="conv1_weights_addr_7"/></StgValue>
</operation>

<operation id="1222" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="4">
<![CDATA[
NIN.7:6 %zext_ln56_7 = zext i4 %kx_7

]]></Node>
<StgValue><ssdm name="zext_ln56_7"/></StgValue>
</operation>

<operation id="1223" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.7:7 %icmp_ln56_7 = icmp_eq  i4 %kx_7, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln56_7"/></StgValue>
</operation>

<operation id="1224" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NIN.7:8 %add_ln56_7 = add i4 %kx_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln56_7"/></StgValue>
</operation>

<operation id="1225" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NIN.7:9 %br_ln56 = br i1 %icmp_ln56_7, void %NIN.7.split, void %for.inc55.7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1226" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
NIN.7.split:2 %add_ln60_7 = add i7 %zext_ln56_7, i7 %tx_16

]]></Node>
<StgValue><ssdm name="add_ln60_7"/></StgValue>
</operation>

<operation id="1227" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="14" op_0_bw="7">
<![CDATA[
NIN.7.split:3 %zext_ln65_70 = zext i7 %add_ln60_7

]]></Node>
<StgValue><ssdm name="zext_ln65_70"/></StgValue>
</operation>

<operation id="1228" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
NIN.7.split:4 %add_ln65_39 = add i14 %mul_ln65_7, i14 %zext_ln65_70

]]></Node>
<StgValue><ssdm name="add_ln65_39"/></StgValue>
</operation>

<operation id="1229" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="14">
<![CDATA[
NIN.7.split:5 %zext_ln65_71 = zext i14 %add_ln65_39

]]></Node>
<StgValue><ssdm name="zext_ln65_71"/></StgValue>
</operation>

<operation id="1230" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
NIN.7.split:6 %input_fm_buffer_addr_21 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_71

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_21"/></StgValue>
</operation>

<operation id="1231" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="13">
<![CDATA[
NIN.7.split:7 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1232" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="14">
<![CDATA[
NIN.7.split:9 %input_fm_buffer_load_16 = load i14 %input_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_16"/></StgValue>
</operation>

<operation id="1233" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="0">
<![CDATA[
for.inc55.7:0 %br_ln55 = br void %KX.7

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1234" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="13">
<![CDATA[
NIN.7.split:7 %conv1_weights_load_7 = load i13 %conv1_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_load_7"/></StgValue>
</operation>

<operation id="1235" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="14">
<![CDATA[
NIN.7.split:9 %input_fm_buffer_load_16 = load i14 %input_fm_buffer_addr_21

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load_16"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1236" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32">
<![CDATA[
NIN.7.split:8 %bitcast_ln65_7 = bitcast i32 %conv1_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln65_7"/></StgValue>
</operation>

<operation id="1237" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:10 %mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1238" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:10 %mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1239" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:10 %mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16

]]></Node>
<StgValue><ssdm name="mul44_7"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1240" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:11 %add51_7 = fadd i32 %add51_747, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1241" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:11 %add51_7 = fadd i32 %add51_747, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1242" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:11 %add51_7 = fadd i32 %add51_747, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1243" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NIN.7.split:0 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="1244" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NIN.7.split:1 %specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="1245" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
NIN.7.split:11 %add51_7 = fadd i32 %add51_747, i32 %mul44_7

]]></Node>
<StgValue><ssdm name="add51_7"/></StgValue>
</operation>

<operation id="1246" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
NIN.7.split:12 %br_ln56 = br void %NIN.7

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1247" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5013.7.exit:0 %br_ln52 = br void %KY.7

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1248" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:0 %nout_6 = phi i7 %add_ln130, void %for.inc23.i, i7 0, void %OUT_BUFFER_TY.i.preheader

]]></Node>
<StgValue><ssdm name="nout_6"/></StgValue>
</operation>

<operation id="1249" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="3" op_0_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:1 %trunc_ln130 = trunc i7 %nout_6

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="1250" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:2 %icmp_ln130 = icmp_eq  i7 %nout_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="1251" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TY.i:3 %add_ln130 = add i7 %nout_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="1252" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TY.i:4 %br_ln130 = br i1 %icmp_ln130, void %OUT_BUFFER_TY.i.split, void %memset.loop.i56.preheader

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="1253" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TY.i.split:0 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="1254" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="1255" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="10" op_0_bw="3">
<![CDATA[
OUT_BUFFER_TY.i.split:2 %zext_ln134 = zext i3 %trunc_ln130

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="1256" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="12" op_0_bw="3">
<![CDATA[
OUT_BUFFER_TY.i.split:3 %zext_ln134_1 = zext i3 %trunc_ln130

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="1257" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
OUT_BUFFER_TY.i.split:4 %tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln130, i8 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1258" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="12" op_0_bw="11">
<![CDATA[
OUT_BUFFER_TY.i.split:5 %zext_ln134_2 = zext i11 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="1259" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
OUT_BUFFER_TY.i.split:6 %sub_ln134 = sub i12 %zext_ln134_2, i12 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="1260" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="12">
<![CDATA[
OUT_BUFFER_TY.i.split:7 %sext_ln134 = sext i12 %sub_ln134

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="1261" st_id="123" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
OUT_BUFFER_TY.i.split:8 %mul_ln134 = mul i10 %zext_ln134, i10 85

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="1262" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
OUT_BUFFER_TY.i.split:9 %trunc_ln9 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nout_6, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1263" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TY.i.split:10 %br_ln131 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="1264" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i56.preheader:0 %br_ln0 = br void %memset.loop.i56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1265" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:0 %ty_8 = phi i7 %add_ln131, void %for.inc20.i, i7 0, void %OUT_BUFFER_TY.i.split

]]></Node>
<StgValue><ssdm name="ty_8"/></StgValue>
</operation>

<operation id="1266" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="7">
<![CDATA[
OUT_BUFFER_TX.i:1 %zext_ln134_3 = zext i7 %ty_8

]]></Node>
<StgValue><ssdm name="zext_ln134_3"/></StgValue>
</operation>

<operation id="1267" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
OUT_BUFFER_TX.i:2 %add_ln134_1 = add i10 %mul_ln134, i10 %zext_ln134_3

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="1268" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="10">
<![CDATA[
OUT_BUFFER_TX.i:3 %zext_ln131 = zext i10 %add_ln134_1

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="1269" st_id="124" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
OUT_BUFFER_TX.i:4 %mul_ln131 = mul i16 %zext_ln131, i16 85

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="1270" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="7">
<![CDATA[
OUT_BUFFER_TX.i:5 %zext_ln131_1 = zext i7 %ty_8

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="1271" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TX.i:6 %icmp_ln131 = icmp_eq  i7 %ty_8, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="1272" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
OUT_BUFFER_TX.i:7 %add_ln131 = add i7 %ty_8, i7 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="1273" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT_BUFFER_TX.i:8 %br_ln131 = br i1 %icmp_ln131, void %OUT_BUFFER_TX.i.split, void %for.inc23.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="1274" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT_BUFFER_TX.i.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="1275" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="1276" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
OUT_BUFFER_TX.i.split:2 %empty_108 = add i8 %zext_ln131_1, i8 %phi_mul46_load

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1277" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="13" op_0_bw="8">
<![CDATA[
OUT_BUFFER_TX.i.split:3 %zext_ln134_4 = zext i8 %empty_108

]]></Node>
<StgValue><ssdm name="zext_ln134_4"/></StgValue>
</operation>

<operation id="1278" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
OUT_BUFFER_TX.i.split:4 %add_ln134_2 = add i13 %sext_ln134, i13 %zext_ln134_4

]]></Node>
<StgValue><ssdm name="add_ln134_2"/></StgValue>
</operation>

<operation id="1279" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="19" op_0_bw="13">
<![CDATA[
OUT_BUFFER_TX.i.split:5 %sext_ln134_1 = sext i13 %add_ln134_2

]]></Node>
<StgValue><ssdm name="sext_ln134_1"/></StgValue>
</operation>

<operation id="1280" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="11" op_0_bw="13">
<![CDATA[
OUT_BUFFER_TX.i.split:6 %trunc_ln134 = trunc i13 %add_ln134_2

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="1281" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
OUT_BUFFER_TX.i.split:7 %p_shl6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln134, i8 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="1282" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
OUT_BUFFER_TX.i.split:8 %sub_ln134_1 = sub i19 %p_shl6, i19 %sext_ln134_1

]]></Node>
<StgValue><ssdm name="sub_ln134_1"/></StgValue>
</operation>

<operation id="1283" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
OUT_BUFFER_TX.i.split:9 %br_ln132 = br void %for.inc.i54

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="1284" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:0 %br_ln130 = br void %OUT_BUFFER_TY.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1285" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i54:0 %tx_10 = phi i7 %add_ln132, void %arrayidx1945.i.exit, i7 0, void %OUT_BUFFER_TX.i.split

]]></Node>
<StgValue><ssdm name="tx_10"/></StgValue>
</operation>

<operation id="1286" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i54:1 %zext_ln134_5 = zext i7 %tx_10

]]></Node>
<StgValue><ssdm name="zext_ln134_5"/></StgValue>
</operation>

<operation id="1287" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i54:2 %add_ln134_3 = add i16 %mul_ln131, i16 %zext_ln134_5

]]></Node>
<StgValue><ssdm name="add_ln134_3"/></StgValue>
</operation>

<operation id="1288" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="16">
<![CDATA[
for.inc.i54:3 %zext_ln134_6 = zext i16 %add_ln134_3

]]></Node>
<StgValue><ssdm name="zext_ln134_6"/></StgValue>
</operation>

<operation id="1289" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:4 %output_fm_buffer_addr_14 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_14"/></StgValue>
</operation>

<operation id="1290" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:5 %output_fm_buffer_1_addr_4 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="1291" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:6 %output_fm_buffer_2_addr_4 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_4"/></StgValue>
</operation>

<operation id="1292" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:7 %output_fm_buffer_3_addr_4 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_4"/></StgValue>
</operation>

<operation id="1293" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:8 %output_fm_buffer_4_addr_4 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_4"/></StgValue>
</operation>

<operation id="1294" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:9 %output_fm_buffer_5_addr_4 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_4"/></StgValue>
</operation>

<operation id="1295" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:10 %output_fm_buffer_6_addr_4 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_4"/></StgValue>
</operation>

<operation id="1296" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54:11 %output_fm_buffer_7_addr_4 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %zext_ln134_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_4"/></StgValue>
</operation>

<operation id="1297" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i54:12 %zext_ln132_7 = zext i7 %tx_10

]]></Node>
<StgValue><ssdm name="zext_ln132_7"/></StgValue>
</operation>

<operation id="1298" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i54:13 %icmp_ln132 = icmp_eq  i7 %tx_10, i7 85

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="1299" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i54:14 %add_ln132 = add i7 %tx_10, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="1300" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i54:15 %br_ln132 = br i1 %icmp_ln132, void %for.inc.i54.split, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="1301" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:2 %output_fm_buffer_load_6 = load i16 %output_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="1302" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:3 %output_fm_buffer_1_load_2 = load i16 %output_fm_buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_2"/></StgValue>
</operation>

<operation id="1303" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:4 %output_fm_buffer_2_load_2 = load i16 %output_fm_buffer_2_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_2"/></StgValue>
</operation>

<operation id="1304" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:5 %output_fm_buffer_3_load_2 = load i16 %output_fm_buffer_3_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_2"/></StgValue>
</operation>

<operation id="1305" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:6 %output_fm_buffer_4_load_2 = load i16 %output_fm_buffer_4_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_2"/></StgValue>
</operation>

<operation id="1306" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:7 %output_fm_buffer_5_load_2 = load i16 %output_fm_buffer_5_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_2"/></StgValue>
</operation>

<operation id="1307" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:8 %output_fm_buffer_6_load_2 = load i16 %output_fm_buffer_6_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_2"/></StgValue>
</operation>

<operation id="1308" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:9 %output_fm_buffer_7_load_2 = load i16 %output_fm_buffer_7_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_2"/></StgValue>
</operation>

<operation id="1309" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i54.split:11 %add_ln134 = add i8 %zext_ln132_7, i8 %phi_mul44

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="1310" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="19" op_0_bw="8">
<![CDATA[
for.inc.i54.split:12 %zext_ln134_7 = zext i8 %add_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134_7"/></StgValue>
</operation>

<operation id="1311" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc.i54.split:13 %add_ln134_4 = add i19 %sub_ln134_1, i19 %zext_ln134_7

]]></Node>
<StgValue><ssdm name="add_ln134_4"/></StgValue>
</operation>

<operation id="1312" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:0 %br_ln131 = br void %OUT_BUFFER_TX.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1313" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i54.split:0 %speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln132"/></StgValue>
</operation>

<operation id="1314" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i54.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="1315" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:2 %output_fm_buffer_load_6 = load i16 %output_fm_buffer_addr_14

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load_6"/></StgValue>
</operation>

<operation id="1316" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:3 %output_fm_buffer_1_load_2 = load i16 %output_fm_buffer_1_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_load_2"/></StgValue>
</operation>

<operation id="1317" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:4 %output_fm_buffer_2_load_2 = load i16 %output_fm_buffer_2_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_load_2"/></StgValue>
</operation>

<operation id="1318" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:5 %output_fm_buffer_3_load_2 = load i16 %output_fm_buffer_3_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_load_2"/></StgValue>
</operation>

<operation id="1319" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:6 %output_fm_buffer_4_load_2 = load i16 %output_fm_buffer_4_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_load_2"/></StgValue>
</operation>

<operation id="1320" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:7 %output_fm_buffer_5_load_2 = load i16 %output_fm_buffer_5_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_load_2"/></StgValue>
</operation>

<operation id="1321" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:8 %output_fm_buffer_6_load_2 = load i16 %output_fm_buffer_6_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_load_2"/></StgValue>
</operation>

<operation id="1322" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="16">
<![CDATA[
for.inc.i54.split:9 %output_fm_buffer_7_load_2 = load i16 %output_fm_buffer_7_addr_4

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_load_2"/></StgValue>
</operation>

<operation id="1323" st_id="126" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.inc.i54.split:10 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_6, i32 %output_fm_buffer_1_load_2, i32 %output_fm_buffer_2_load_2, i32 %output_fm_buffer_3_load_2, i32 %output_fm_buffer_4_load_2, i32 %output_fm_buffer_5_load_2, i32 %output_fm_buffer_6_load_2, i32 %output_fm_buffer_7_load_2, i3 %trunc_ln9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1324" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="19">
<![CDATA[
for.inc.i54.split:14 %zext_ln134_8 = zext i19 %add_ln134_4

]]></Node>
<StgValue><ssdm name="zext_ln134_8"/></StgValue>
</operation>

<operation id="1325" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:15 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104"/></StgValue>
</operation>

<operation id="1326" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105"/></StgValue>
</operation>

<operation id="1327" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:17 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106"/></StgValue>
</operation>

<operation id="1328" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107"/></StgValue>
</operation>

<operation id="1329" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108"/></StgValue>
</operation>

<operation id="1330" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109"/></StgValue>
</operation>

<operation id="1331" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:21 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110"/></StgValue>
</operation>

<operation id="1332" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i54.split:22 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln134_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111"/></StgValue>
</operation>

<operation id="1333" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i54.split:23 %switch_ln134 = switch i3 %trunc_ln9, void %arrayidx1945.i.case.7, i3 0, void %arrayidx1945.i.case.0, i3 1, void %arrayidx1945.i.case.1, i3 2, void %arrayidx1945.i.case.2, i3 3, void %arrayidx1945.i.case.3, i3 4, void %arrayidx1945.i.case.4, i3 5, void %arrayidx1945.i.case.5, i3 6, void %arrayidx1945.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln134"/></StgValue>
</operation>

<operation id="1334" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.6:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1335" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.6:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1336" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.5:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1337" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.5:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1338" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.4:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1339" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.4:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1340" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.3:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1341" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.3:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1342" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.2:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1343" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.2:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1344" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.1:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1345" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.1:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1346" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.0:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1347" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.0:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="1348" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
arrayidx1945.i.case.7:0 %store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="1349" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.case.7:1 %br_ln134 = br void %arrayidx1945.i.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1350" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1945.i.exit:0 %br_ln132 = br void %for.inc.i54

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1351" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
memset.loop.i56:0 %empty_109 = phi i19 %empty_110, void %.exit123, i19 0, void %memset.loop.i56.preheader

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1352" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="39" op_0_bw="39" op_1_bw="0" op_2_bw="39" op_3_bw="0">
<![CDATA[
memset.loop.i56:1 %phi_mul42 = phi i39 %next_mul43, void %.exit123, i39 0, void %memset.loop.i56.preheader

]]></Node>
<StgValue><ssdm name="phi_mul42"/></StgValue>
</operation>

<operation id="1353" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop.i56:2 %exitcond20744 = icmp_eq  i19 %empty_109, i19 462400

]]></Node>
<StgValue><ssdm name="exitcond20744"/></StgValue>
</operation>

<operation id="1354" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop.i56:3 %empty_110 = add i19 %empty_109, i19 1

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1355" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i56:4 %br_ln0 = br i1 %exitcond20744, void %memset.loop.i56.split, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1356" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i56.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1357" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
memset.loop.i56.split:1 %next_mul43 = add i39 %phi_mul42, i39 594460

]]></Node>
<StgValue><ssdm name="next_mul43"/></StgValue>
</operation>

<operation id="1358" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="3" op_0_bw="3" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.i56.split:2 %p_cast2 = partselect i3 @_ssdm_op_PartSelect.i3.i39.i32.i32, i39 %phi_mul42, i32 35, i32 37

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="1359" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="19">
<![CDATA[
memset.loop.i56.split:3 %p_cast65 = zext i19 %empty_109

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="1360" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:4 %output_fm_buffer_addr_12 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_12"/></StgValue>
</operation>

<operation id="1361" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:5 %output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_1_addr_2"/></StgValue>
</operation>

<operation id="1362" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:6 %output_fm_buffer_2_addr_2 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_2_addr_2"/></StgValue>
</operation>

<operation id="1363" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:7 %output_fm_buffer_3_addr_2 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_3_addr_2"/></StgValue>
</operation>

<operation id="1364" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:8 %output_fm_buffer_4_addr_2 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_4_addr_2"/></StgValue>
</operation>

<operation id="1365" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:9 %output_fm_buffer_5_addr_2 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_5_addr_2"/></StgValue>
</operation>

<operation id="1366" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:10 %output_fm_buffer_6_addr_2 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_6_addr_2"/></StgValue>
</operation>

<operation id="1367" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i56.split:11 %output_fm_buffer_7_addr_2 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="output_fm_buffer_7_addr_2"/></StgValue>
</operation>

<operation id="1368" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop.i56.split:12 %switch_ln0 = switch i3 %p_cast2, void %.case.7131, i3 0, void %.case.0124, i3 1, void %.case.1125, i3 2, void %.case.2126, i3 3, void %.case.3127, i3 4, void %.case.4128, i3 5, void %.case.5129, i3 6, void %.case.6130

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="1369" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.6130:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_6_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1370" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
.case.6130:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1371" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.5129:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1372" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0">
<![CDATA[
.case.5129:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1373" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.4128:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1374" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
.case.4128:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1375" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.3127:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1376" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
.case.3127:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1377" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.2126:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1378" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
.case.2126:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1379" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.1125:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1380" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
.case.1125:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1381" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.0124:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1382" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
.case.0124:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1383" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
.case.7131:0 %store_ln0 = store i32 0, i16 %output_fm_buffer_7_addr_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1384" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="0"/>
<literal name="p_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
.case.7131:1 %br_ln0 = br void %.exit123

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1385" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond20744" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit:0 %br_ln32 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1386" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0">
<![CDATA[
.exit123:0 %br_ln0 = br void %memset.loop.i56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1387" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
RELU_Y:0 %nr_2 = load i7 %nr

]]></Node>
<StgValue><ssdm name="nr_2"/></StgValue>
</operation>

<operation id="1388" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="7">
<![CDATA[
RELU_Y:1 %zext_ln81 = zext i7 %nr_2

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="1389" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="3" op_0_bw="7">
<![CDATA[
RELU_Y:2 %trunc_ln81 = trunc i7 %nr_2

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="1390" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU_Y:3 %icmp_ln81 = icmp_eq  i7 %nr_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="1391" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU_Y:4 %add_ln81 = add i7 %nr_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="1392" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU_Y:5 %br_ln81 = br i1 %icmp_ln81, void %RELU_Y.split, void %for.end116

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="1393" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
RELU_Y.split:7 %trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nr_2, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1394" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
RELU_Y.split:8 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="1395" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="6">
<![CDATA[
RELU_Y.split:9 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="1396" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="0">
<![CDATA[
for.end116:0 %ret_ln91 = ret

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1397" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU_Y.split:0 %speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln81"/></StgValue>
</operation>

<operation id="1398" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RELU_Y.split:1 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="1399" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="12" op_0_bw="3">
<![CDATA[
RELU_Y.split:2 %zext_ln85 = zext i3 %trunc_ln81

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="1400" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
RELU_Y.split:3 %tmp_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln81, i8 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1401" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="12" op_0_bw="11">
<![CDATA[
RELU_Y.split:4 %zext_ln85_1 = zext i11 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="1402" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
RELU_Y.split:5 %sub_ln85 = sub i12 %zext_ln85_1, i12 %zext_ln85

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="1403" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="13" op_0_bw="12">
<![CDATA[
RELU_Y.split:6 %sext_ln81 = sext i12 %sub_ln85

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="1404" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="6">
<![CDATA[
RELU_Y.split:9 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="1405" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32">
<![CDATA[
RELU_Y.split:10 %empty_111 = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="1406" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
RELU_Y.split:11 %br_ln82 = br void %RELU_X

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1407" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
RELU_X:0 %yr = phi i8 %add_ln82, void %for.inc111, i8 0, void %RELU_Y.split

]]></Node>
<StgValue><ssdm name="yr"/></StgValue>
</operation>

<operation id="1408" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="13" op_0_bw="8">
<![CDATA[
RELU_X:1 %zext_ln85_2 = zext i8 %yr

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="1409" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
RELU_X:2 %add_ln85 = add i13 %sext_ln81, i13 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="1410" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="19" op_0_bw="13">
<![CDATA[
RELU_X:3 %sext_ln85 = sext i13 %add_ln85

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="1411" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="13">
<![CDATA[
RELU_X:4 %trunc_ln85 = trunc i13 %add_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="1412" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
RELU_X:5 %p_shl8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln85, i8 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="1413" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
RELU_X:6 %sub_ln85_1 = sub i19 %p_shl8, i19 %sext_ln85

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="1414" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
RELU_X:7 %icmp_ln82 = icmp_eq  i8 %yr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="1415" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RELU_X:8 %add_ln82 = add i8 %yr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="1416" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU_X:9 %br_ln82 = br i1 %icmp_ln82, void %RELU_X.split, void %for.inc114

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="1417" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU_X.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="1418" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RELU_X.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="1419" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
RELU_X.split:2 %br_ln83 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1420" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc114:0 %store_ln81 = store i7 %add_ln81, i7 %nr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="1421" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
for.inc114:1 %br_ln81 = br void %RELU_Y

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1422" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.body85:0 %xr = phi i8 0, void %RELU_X.split, i8 %add_ln83, void %for.inc108

]]></Node>
<StgValue><ssdm name="xr"/></StgValue>
</operation>

<operation id="1423" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="19" op_0_bw="8">
<![CDATA[
for.body85:1 %zext_ln85_3 = zext i8 %xr

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="1424" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body85:2 %add_ln85_1 = add i19 %sub_ln85_1, i19 %zext_ln85_3

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="1425" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="19">
<![CDATA[
for.body85:3 %zext_ln85_4 = zext i19 %add_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="1426" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112"/></StgValue>
</operation>

<operation id="1427" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113"/></StgValue>
</operation>

<operation id="1428" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114"/></StgValue>
</operation>

<operation id="1429" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115"/></StgValue>
</operation>

<operation id="1430" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116"/></StgValue>
</operation>

<operation id="1431" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117"/></StgValue>
</operation>

<operation id="1432" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118"/></StgValue>
</operation>

<operation id="1433" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body85:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln85_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119"/></StgValue>
</operation>

<operation id="1434" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body85:12 %icmp_ln83 = icmp_eq  i8 %xr, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="1435" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body85:13 %add_ln83 = add i8 %xr, i8 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="1436" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body85:14 %br_ln83 = br i1 %icmp_ln83, void %for.body85.split, void %for.inc111

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1437" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:2 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120"/></StgValue>
</operation>

<operation id="1438" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:3 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"/></StgValue>
</operation>

<operation id="1439" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122"/></StgValue>
</operation>

<operation id="1440" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"/></StgValue>
</operation>

<operation id="1441" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124"/></StgValue>
</operation>

<operation id="1442" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"/></StgValue>
</operation>

<operation id="1443" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126"/></StgValue>
</operation>

<operation id="1444" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127"/></StgValue>
</operation>

<operation id="1445" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
for.inc111:0 %br_ln82 = br void %RELU_X

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1446" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:2 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120"/></StgValue>
</operation>

<operation id="1447" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:3 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"/></StgValue>
</operation>

<operation id="1448" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122"/></StgValue>
</operation>

<operation id="1449" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"/></StgValue>
</operation>

<operation id="1450" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124"/></StgValue>
</operation>

<operation id="1451" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"/></StgValue>
</operation>

<operation id="1452" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126"/></StgValue>
</operation>

<operation id="1453" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="19">
<![CDATA[
for.body85.split:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127"/></StgValue>
</operation>

<operation id="1454" st_id="134" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
for.body85.split:10 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1455" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_111

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1456" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_111

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1457" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_111

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1458" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body85.split:0 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="1459" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body85.split:1 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="1460" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body85.split:11 %add = fadd i32 %tmp, i32 %empty_111

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1461" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body85.split:12 %switch_ln85 = switch i3 %trunc_ln, void %arrayidx93214.case.7, i3 0, void %arrayidx93214.case.0, i3 1, void %arrayidx93214.case.1, i3 2, void %arrayidx93214.case.2, i3 3, void %arrayidx93214.case.3, i3 4, void %arrayidx93214.case.4, i3 5, void %arrayidx93214.case.5, i3 6, void %arrayidx93214.case.6

]]></Node>
<StgValue><ssdm name="switch_ln85"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1462" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.6:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1463" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.6:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1464" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.5:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1465" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.5:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1466" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.4:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1467" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.4:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1468" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.3:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1469" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.3:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1470" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.2:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1471" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.2:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1472" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.1:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1473" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.1:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1474" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.0:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1475" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.0:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="1476" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0">
<![CDATA[
arrayidx93214.case.7:0 %store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1477" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.7:1 %br_ln85 = br void %arrayidx93214.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1478" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32">
<![CDATA[
arrayidx93214.exit:0 %bitcast_ln86 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln86"/></StgValue>
</operation>

<operation id="1479" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx93214.exit:1 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1480" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="23" op_0_bw="32">
<![CDATA[
arrayidx93214.exit:2 %trunc_ln86 = trunc i32 %bitcast_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="1481" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx93214.exit:3 %icmp_ln86 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="1482" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx93214.exit:4 %icmp_ln86_1 = icmp_eq  i23 %trunc_ln86, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="1483" st_id="140" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx93214.exit:6 %tmp_10 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1484" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx93214.exit:5 %or_ln86 = or i1 %icmp_ln86_1, i1 %icmp_ln86

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="1485" st_id="141" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx93214.exit:6 %tmp_10 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1486" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx93214.exit:7 %and_ln86 = and i1 %or_ln86, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="1487" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx93214.exit:8 %br_ln86 = br i1 %and_ln86, void %for.inc108, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="1488" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then:0 %switch_ln87 = switch i3 %trunc_ln, void %arrayidx93214.case.7156, i3 0, void %arrayidx93214.case.0149, i3 1, void %arrayidx93214.case.1150, i3 2, void %arrayidx93214.case.2151, i3 3, void %arrayidx93214.case.3152, i3 4, void %arrayidx93214.case.4153, i3 5, void %arrayidx93214.case.5154, i3 6, void %arrayidx93214.case.6155

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="1489" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.6155:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1490" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.6155:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1491" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.5154:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1492" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.5154:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1493" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.4153:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1494" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.4153:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1495" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.3152:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1496" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.3152:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1497" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.2151:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1498" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.2151:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1499" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.1150:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1500" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.1150:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1501" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.0149:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1502" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.0149:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="1503" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="32" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93214.case.7156:0 %store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="1504" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
<literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.case.7156:1 %br_ln87 = br void %arrayidx93214.exit148

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1505" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93214.exit148:0 %br_ln88 = br void %for.inc108

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="1506" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
for.inc108:0 %br_ln83 = br void %for.body85

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
