Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar  5 21:39:39 2023
| Host         : LAPTOP-VAJAUFA5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mips/dp/pcreg/q_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.566        0.000                      0                  393        0.225        0.000                      0                  393        3.750        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.566        0.000                      0                  386        0.225        0.000                      0                  386        3.750        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.416        0.000                      0                    7        0.391        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.001ns (21.768%)  route 7.191ns (78.232%))
  Logic Levels:           9  (BUFG=1 CARRY4=4 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA1
    SLICE_X42Y95         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=6, routed)           0.877    11.190    mips/dp/rf/rd20[6]
    SLICE_X41Y92         LUT6 (Prop_lut6_I5_O)        0.328    11.518 r  mips/dp/rf/i__carry_i_1__0/O
                         net (fo=1, routed)           0.680    12.198    mips/dp/alu/result0_inferred__5/i__carry__0_0[3]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.583 r  mips/dp/alu/result0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/result0_inferred__5/i__carry_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  mips/dp/alu/result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.697    mips/dp/alu/result0_inferred__5/i__carry__0_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  mips/dp/alu/result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.811    mips/dp/alu/result0_inferred__5/i__carry__1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  mips/dp/alu/result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.905    13.830    mips/dp/pcreg/CO[0]
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.480    14.434    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X42Y94         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.515    14.938    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y94         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X42Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.000    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.434    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 3.003ns (33.707%)  route 5.906ns (66.293%))
  Logic Levels:           13  (BUFG=1 CARRY4=8 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.532    mips/dp/rf/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.866 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_12/O[1]
                         net (fo=1, routed)           0.639    13.505    mips/dp/pcreg/data2[29]
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.303    13.808 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.343    14.151    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.500    14.922    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.818    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 2.001ns (22.114%)  route 7.047ns (77.886%))
  Logic Levels:           9  (BUFG=1 CARRY4=4 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_6_11/ADDRA1
    SLICE_X42Y95         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=6, routed)           0.877    11.190    mips/dp/rf/rd20[6]
    SLICE_X41Y92         LUT6 (Prop_lut6_I5_O)        0.328    11.518 r  mips/dp/rf/i__carry_i_1__0/O
                         net (fo=1, routed)           0.680    12.198    mips/dp/alu/result0_inferred__5/i__carry__0_0[3]
    SLICE_X40Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.583 r  mips/dp/alu/result0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.583    mips/dp/alu/result0_inferred__5/i__carry_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.697 r  mips/dp/alu/result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.697    mips/dp/alu/result0_inferred__5/i__carry__0_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.811 r  mips/dp/alu/result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.811    mips/dp/alu/result0_inferred__5/i__carry__1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  mips/dp/alu/result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.905    13.830    mips/dp/pcreg/CO[0]
    SLICE_X40Y93         LUT5 (Prop_lut5_I0_O)        0.124    13.954 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.336    14.290    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X38Y94         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y94         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.276    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X38Y94         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.020    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 2.887ns (32.092%)  route 6.109ns (67.908%))
  Logic Levels:           13  (BUFG=1 CARRY4=8 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.532    mips/dp/rf/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.754 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_12/O[0]
                         net (fo=1, routed)           0.649    13.402    mips/dp/pcreg/data2[28]
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.299    13.701 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.536    14.238    mips/dp/rf/rf_reg_r1_0_31_24_29/DIC0
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.516    14.939    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.987    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 3.003ns (33.701%)  route 5.908ns (66.299%))
  Logic Levels:           13  (BUFG=1 CARRY4=8 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.532    mips/dp/rf/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.866 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_12/O[1]
                         net (fo=1, routed)           0.639    13.505    mips/dp/pcreg/data2[29]
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.303    13.808 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.344    14.152    mips/dp/rf/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.516    14.939    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.913    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 2.775ns (31.099%)  route 6.148ns (68.901%))
  Logic Levels:           11  (BUFG=1 CARRY4=6 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.637 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/O[1]
                         net (fo=1, routed)           0.591    13.228    mips/dp/pcreg/data2[21]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.303    13.531 r  mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.634    14.165    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X42Y97         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.516    14.939    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y97         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y97         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.934    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.773ns (30.902%)  route 6.201ns (69.098%))
  Logic Levels:           12  (BUFG=1 CARRY4=7 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.639 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/O[0]
                         net (fo=1, routed)           0.723    13.362    mips/dp/pcreg/data2[24]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.299    13.661 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.554    14.215    mips/dp/rf/rf_reg_r1_0_31_24_29/DIA0
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.516    14.939    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X42Y99         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y99         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.001    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 2.907ns (32.907%)  route 5.927ns (67.093%))
  Logic Levels:           13  (BUFG=1 CARRY4=8 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.642    10.955    mips/dp/pcreg/rd20[0]
    SLICE_X43Y93         LUT5 (Prop_lut5_I3_O)        0.328    11.283 r  mips/dp/pcreg/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    11.283    mips/dp/alu/S[0]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.815 r  mips/dp/alu/result0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.815    mips/dp/alu/result0_inferred__4/i__carry_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.929 r  mips/dp/alu/result0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.929    mips/dp/alu/result0_inferred__4/i__carry__0_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.043 r  mips/dp/alu/result0_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.043    mips/dp/alu/result0_inferred__4/i__carry__1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.157 r  mips/dp/alu/result0_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.157    mips/dp/alu/result0_inferred__4/i__carry__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.271 r  mips/dp/alu/result0_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.271    mips/dp/alu/result0_inferred__4/i__carry__3_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.385 r  mips/dp/alu/result0_inferred__4/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.385    mips/dp/alu/result0_inferred__4/i__carry__4_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.499 r  mips/dp/alu/result0_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001    12.500    mips/dp/alu/result0_inferred__4/i__carry__5_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.739 r  mips/dp/alu/result0_inferred__4/i__carry__6/O[2]
                         net (fo=1, routed)           0.452    13.190    mips/dp/pcreg/data5[30]
    SLICE_X39Y100        LUT6 (Prop_lut6_I3_O)        0.302    13.492 r  mips/dp/pcreg/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.583    14.076    mips/dp/rf/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.503    14.925    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.076    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.887ns (32.764%)  route 5.924ns (67.236%))
  Logic Levels:           13  (BUFG=1 CARRY4=8 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.531 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/CO[3]
                         net (fo=1, routed)           0.001    12.532    mips/dp/rf/rf_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.754 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_12/O[0]
                         net (fo=1, routed)           0.649    13.402    mips/dp/pcreg/data2[28]
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.299    13.701 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.352    14.053    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.500    14.922    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.892    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.889ns (33.104%)  route 5.838ns (66.896%))
  Logic Levels:           12  (BUFG=1 CARRY4=7 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.639     5.242    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     5.698 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=36, routed)          1.045     6.742    mips/dp/pcreg/Q[1]
    SLICE_X45Y95         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  mips/dp/pcreg/RAM_BUFG[17]_inst_i_1/O
                         net (fo=14, routed)          0.901     7.767    RAM[17]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.863 r  RAM_BUFG[17]_inst/O
                         net (fo=44, routed)          2.304    10.167    mips/dp/rf/rf_reg_r2_0_31_0_5/ADDRA1
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146    10.313 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=6, routed)           0.674    10.987    mips/dp/pcreg/rd20[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.328    11.315 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    11.315    mips/dp/rf/S[0]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.847 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.847    mips/dp/rf/rf_reg_r1_0_31_0_5_i_11_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.961 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.961    mips/dp/rf/rf_reg_r1_0_31_0_5_i_19_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.075 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.075    mips/dp/rf/rf_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.189 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.189    mips/dp/rf/rf_reg_r1_0_31_12_17_i_7_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.303 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.303    mips/dp/rf/rf_reg_r1_0_31_12_17_i_12_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.417 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.417    mips/dp/rf/rf_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.751 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_7/O[1]
                         net (fo=1, routed)           0.571    13.322    mips/dp/pcreg/data2[25]
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.303    13.625 r  mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.344    13.969    mips/dp/rf/rf_reg_r2_0_31_24_29/DIA1
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.500    14.922    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X42Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X42Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.809    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_to_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  count_reg[2]/Q
                         net (fo=15, routed)          0.143     1.775    count[2]
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  a_to_g[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    a_to_g[1]_i_1_n_0
    SLICE_X32Y95         FDRE                                         r  a_to_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X32Y95         FDRE                                         r  a_to_g_reg[1]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.091     1.594    a_to_g_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.168     1.799    reset
    SLICE_X37Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.844 r  reset_i_1/O
                         net (fo=1, routed)           0.000     1.844    reset_i_1_n_0
    SLICE_X37Y94         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.841     2.006    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
                         clock pessimism             -0.516     1.489    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.091     1.580    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_to_g_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.908%)  route 0.202ns (52.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  count_reg[2]/Q
                         net (fo=15, routed)          0.202     1.834    count[2]
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  a_to_g[6]_i_1/O
                         net (fo=1, routed)           0.000     1.879    a_to_g[6]_i_1_n_0
    SLICE_X31Y95         FDRE                                         r  a_to_g_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X31Y95         FDRE                                         r  a_to_g_reg[6]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X31Y95         FDRE (Hold_fdre_C_D)         0.092     1.598    a_to_g_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  count_reg[2]/Q
                         net (fo=15, routed)          0.203     1.834    count[2]
    SLICE_X33Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    p_0_in[2]
    SLICE_X33Y95         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X33Y95         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.091     1.581    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.669%)  route 0.259ns (55.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  count_reg[1]/Q
                         net (fo=26, routed)          0.259     1.912    count[1]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.957 r  AN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    AN[2]_i_1_n_0
    SLICE_X30Y94         FDSE                                         r  AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.842     2.007    clk_IBUF_BUFG
    SLICE_X30Y94         FDSE                                         r  AN_reg[2]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X30Y94         FDSE (Hold_fdse_C_D)         0.121     1.648    AN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.568     1.487    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=25, routed)          0.285     1.913    mips/dp/pcreg/pc[5]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=228, routed)         0.416     2.374    mips/dp/rf/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     2.000    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.064    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.568     1.487    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=25, routed)          0.285     1.913    mips/dp/pcreg/pc[5]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=228, routed)         0.416     2.374    mips/dp/rf/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     2.000    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.064    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.568     1.487    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=25, routed)          0.285     1.913    mips/dp/pcreg/pc[5]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=228, routed)         0.416     2.374    mips/dp/rf/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     2.000    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.064    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.568     1.487    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=25, routed)          0.285     1.913    mips/dp/pcreg/pc[5]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=228, routed)         0.416     2.374    mips/dp/rf/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     2.000    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.064    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.568     1.487    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 f  mips/dp/pcreg/q_reg[5]/Q
                         net (fo=25, routed)          0.285     1.913    mips/dp/pcreg/pc[5]
    SLICE_X39Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=228, routed)         0.416     2.374    mips/dp/rf/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.835     2.000    mips/dp/rf/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y100        RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.245     1.754    
    SLICE_X38Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.064    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y95    AN_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y95    AN_reg[1]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X30Y94    AN_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y95    AN_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y94    AN_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y94    AN_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X34Y96    AN_reg[6]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X28Y94    AN_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y97    count_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y94    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y94    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y95    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y95    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y95    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y93    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y100   mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y101   mips/dp/rf/rf_reg_r1_0_31_30_31/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.413%)  route 0.645ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.645     6.344    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.413%)  route 0.645ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.645     6.344    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[6]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.413%)  route 0.645ns (58.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.645     6.344    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[7]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.367%)  route 0.507ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.507     6.205    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[1]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.367%)  route 0.507ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.507     6.205    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.367%)  route 0.507ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.507     6.205    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.367%)  route 0.507ns (52.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.640     5.243    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  reset_reg/Q
                         net (fo=8, routed)           0.507     6.205    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.941    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y94         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  8.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.194     1.824    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[1]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.194     1.824    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[2]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.194     1.824    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.127%)  route 0.194ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.194     1.824    mips/dp/pcreg/AR[0]
    SLICE_X40Y94         FDCE                                         f  mips/dp/pcreg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y94         FDCE                                         r  mips/dp/pcreg/q_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.330%)  route 0.247ns (63.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.247     1.877    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[5]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.330%)  route 0.247ns (63.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.247     1.877    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[6]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/pcreg/q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.330%)  route 0.247ns (63.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  reset_reg/Q
                         net (fo=8, routed)           0.247     1.877    mips/dp/pcreg/AR[0]
    SLICE_X40Y95         FDCE                                         f  mips/dp/pcreg/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    mips/dp/pcreg/clk_IBUF_BUFG
    SLICE_X40Y95         FDCE                                         r  mips/dp/pcreg/q_reg[7]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X40Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    mips/dp/pcreg/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.444    





