Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Sep  9 19:24:46 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 53 register/latch pins with no clock driven by root clock pin: processer/design_1_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[38] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 242 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.808        0.000                      0                  375        0.121        0.000                      0                  375        3.000        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0              {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                     7.845        0.000                       0                     1  
processer/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                    9.808        0.000                      0                  375        0.121        0.000                      0                  375        9.500        0.000                       0                   222  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.808ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.704ns (10.410%)  route 6.059ns (89.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.344    11.654    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.778 r  ConvAccel/controller/MULTIPLIER_INPUT[27]_i_1/O
                         net (fo=1, routed)           0.000    11.778    ConvAccel/controller/MULTIPLIER_INPUT[27]_i_1_n_0
    SLICE_X33Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.649    21.649    ConvAccel/controller/Clk
    SLICE_X33Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[27]/C
                         clock pessimism             -0.010    21.639    
                         clock uncertainty           -0.084    21.555    
    SLICE_X33Y112        FDCE (Setup_fdce_C_D)        0.031    21.586    ConvAccel/controller/MULTIPLIER_INPUT_reg[27]
  -------------------------------------------------------------------
                         required time                         21.586    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  9.808    

Slack (MET) :             9.836ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.704ns (10.450%)  route 6.033ns (89.550%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 21.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.318    11.628    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X35Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.752 r  ConvAccel/controller/MULTIPLIER_INPUT[28]_i_1/O
                         net (fo=1, routed)           0.000    11.752    ConvAccel/controller/MULTIPLIER_INPUT[28]_i_1_n_0
    SLICE_X35Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.650    21.650    ConvAccel/controller/Clk
    SLICE_X35Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[28]/C
                         clock pessimism             -0.010    21.640    
                         clock uncertainty           -0.084    21.556    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.031    21.587    ConvAccel/controller/MULTIPLIER_INPUT_reg[28]
  -------------------------------------------------------------------
                         required time                         21.587    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  9.836    

Slack (MET) :             9.911ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.704ns (10.497%)  route 6.003ns (89.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 21.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.288    11.598    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X36Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.722 r  ConvAccel/controller/MULTIPLIER_INPUT[26]_i_1/O
                         net (fo=1, routed)           0.000    11.722    ConvAccel/controller/MULTIPLIER_INPUT[26]_i_1_n_0
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.650    21.650    ConvAccel/controller/Clk
    SLICE_X36Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[26]/C
                         clock pessimism             -0.010    21.640    
                         clock uncertainty           -0.084    21.556    
    SLICE_X36Y111        FDCE (Setup_fdce_C_D)        0.077    21.633    ConvAccel/controller/MULTIPLIER_INPUT_reg[26]
  -------------------------------------------------------------------
                         required time                         21.633    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  9.911    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.704ns (10.716%)  route 5.866ns (89.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 21.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.151    11.461    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X35Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.585 r  ConvAccel/controller/MULTIPLIER_INPUT[29]_i_1/O
                         net (fo=1, routed)           0.000    11.585    ConvAccel/controller/MULTIPLIER_INPUT[29]_i_1_n_0
    SLICE_X35Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.650    21.650    ConvAccel/controller/Clk
    SLICE_X35Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[29]/C
                         clock pessimism             -0.010    21.640    
                         clock uncertainty           -0.084    21.556    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.031    21.587    ConvAccel/controller/MULTIPLIER_INPUT_reg[29]
  -------------------------------------------------------------------
                         required time                         21.587    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.065ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 0.704ns (10.735%)  route 5.854ns (89.265%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.139    11.449    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X36Y110        LUT6 (Prop_lut6_I1_O)        0.124    11.573 r  ConvAccel/controller/MULTIPLIER_INPUT[19]_i_1/O
                         net (fo=1, routed)           0.000    11.573    ConvAccel/controller/MULTIPLIER_INPUT[19]_i_1_n_0
    SLICE_X36Y110        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.651    21.651    ConvAccel/controller/Clk
    SLICE_X36Y110        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[19]/C
                         clock pessimism             -0.010    21.641    
                         clock uncertainty           -0.084    21.557    
    SLICE_X36Y110        FDCE (Setup_fdce_C_D)        0.081    21.638    ConvAccel/controller/MULTIPLIER_INPUT_reg[19]
  -------------------------------------------------------------------
                         required time                         21.638    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 10.065    

Slack (MET) :             10.067ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 0.704ns (10.740%)  route 5.851ns (89.260%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 21.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          3.136    11.446    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.570 r  ConvAccel/controller/MULTIPLIER_INPUT[30]_i_1/O
                         net (fo=1, routed)           0.000    11.570    ConvAccel/controller/MULTIPLIER_INPUT[30]_i_1_n_0
    SLICE_X32Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.650    21.650    ConvAccel/controller/Clk
    SLICE_X32Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[30]/C
                         clock pessimism             -0.010    21.640    
                         clock uncertainty           -0.084    21.556    
    SLICE_X32Y111        FDCE (Setup_fdce_C_D)        0.081    21.637    ConvAccel/controller/MULTIPLIER_INPUT_reg[30]
  -------------------------------------------------------------------
                         required time                         21.637    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                 10.067    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.704ns (11.071%)  route 5.655ns (88.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          2.940    11.250    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I1_O)        0.124    11.374 r  ConvAccel/controller/MULTIPLIER_INPUT[31]_i_1/O
                         net (fo=1, routed)           0.000    11.374    ConvAccel/controller/MULTIPLIER_INPUT[31]_i_1_n_0
    SLICE_X33Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.649    21.649    ConvAccel/controller/Clk
    SLICE_X33Y112        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[31]/C
                         clock pessimism             -0.010    21.639    
                         clock uncertainty           -0.084    21.555    
    SLICE_X33Y112        FDCE (Setup_fdce_C_D)        0.031    21.586    ConvAccel/controller/MULTIPLIER_INPUT_reg[31]
  -------------------------------------------------------------------
                         required time                         21.586    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                 10.212    

Slack (MET) :             10.321ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/rdPointer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.729ns (12.159%)  route 5.266ns (87.840%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 f  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.743     8.214    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.124     8.338 r  ConvAccel/controller/rdPointer[1]_i_2/O
                         net (fo=54, routed)          1.908    10.246    ConvAccel/controller/rdPointer[1]_i_2_n_0
    SLICE_X33Y112        LUT4 (Prop_lut4_I1_O)        0.149    10.395 r  ConvAccel/controller/rdPointer[0]_i_1/O
                         net (fo=1, routed)           0.615    11.010    ConvAccel/controller/rdPointer[0]_i_1_n_0
    SLICE_X32Y112        FDCE                                         r  ConvAccel/controller/rdPointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.649    21.649    ConvAccel/controller/Clk
    SLICE_X32Y112        FDCE                                         r  ConvAccel/controller/rdPointer_reg[0]/C
                         clock pessimism             -0.010    21.639    
                         clock uncertainty           -0.084    21.555    
    SLICE_X32Y112        FDCE (Setup_fdce_C_D)       -0.224    21.331    ConvAccel/controller/rdPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                 10.321    

Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 0.704ns (11.294%)  route 5.529ns (88.706%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 21.650 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          2.814    11.125    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.124    11.249 r  ConvAccel/controller/MULTIPLIER_INPUT[24]_i_1/O
                         net (fo=1, routed)           0.000    11.249    ConvAccel/controller/MULTIPLIER_INPUT[24]_i_1_n_0
    SLICE_X33Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.650    21.650    ConvAccel/controller/Clk
    SLICE_X33Y111        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[24]/C
                         clock pessimism             -0.010    21.640    
                         clock uncertainty           -0.084    21.556    
    SLICE_X33Y111        FDCE (Setup_fdce_C_D)        0.031    21.587    ConvAccel/controller/MULTIPLIER_INPUT_reg[24]
  -------------------------------------------------------------------
                         required time                         21.587    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.357ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 0.704ns (11.235%)  route 5.562ns (88.765%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns = ( 21.651 - 20.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         2.317     2.317    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.591     3.032    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.133 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          1.882     5.015    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.456     5.471 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          2.715     8.186    ConvAccel/controller/MULTIPLICAND_INPUT_reg[15]_0
    SLICE_X27Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.310 r  ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3/O
                         net (fo=49, routed)          2.847    11.158    ConvAccel/controller/MULTIPLIER_INPUT[47]_i_3_n_0
    SLICE_X36Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.282 r  ConvAccel/controller/MULTIPLIER_INPUT[23]_i_1/O
                         net (fo=1, routed)           0.000    11.282    ConvAccel/controller/MULTIPLIER_INPUT[23]_i_1_n_0
    SLICE_X36Y109        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    20.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770    21.770    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.651    21.651    ConvAccel/controller/Clk
    SLICE_X36Y109        FDCE                                         r  ConvAccel/controller/MULTIPLIER_INPUT_reg[23]/C
                         clock pessimism             -0.010    21.641    
                         clock uncertainty           -0.084    21.557    
    SLICE_X36Y109        FDCE (Setup_fdce_C_D)        0.081    21.638    ConvAccel/controller/MULTIPLIER_INPUT_reg[23]
  -------------------------------------------------------------------
                         required time                         21.638    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 10.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rq1_wgray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rq2_wgray_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.784     0.784    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.213     1.043    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.069 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.652     1.721    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X29Y117        FDCE                                         r  ConvAccel/inputBuffer/rq1_wgray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y117        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  ConvAccel/inputBuffer/rq1_wgray_reg[1]/Q
                         net (fo=1, routed)           0.056     1.918    ConvAccel/inputBuffer/rq1_wgray[1]
    SLICE_X29Y117        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.107     1.107    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.163 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.237     1.400    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.429 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.922     2.351    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X29Y117        FDCE                                         r  ConvAccel/inputBuffer/rq2_wgray_reg[1]/C
                         clock pessimism             -0.630     1.721    
    SLICE_X29Y117        FDCE (Hold_fdce_C_D)         0.076     1.797    ConvAccel/inputBuffer/rq2_wgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ConvAccel/controller/multiPointer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLY_START_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.582%)  route 0.155ns (45.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.658ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.658     0.658    ConvAccel/controller/Clk
    SLICE_X28Y104        FDCE                                         r  ConvAccel/controller/multiPointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.141     0.799 r  ConvAccel/controller/multiPointer_reg[0]/Q
                         net (fo=5, routed)           0.155     0.954    ConvAccel/controller/multiPointer[0]
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.045     0.999 r  ConvAccel/controller/MULTIPLY_START[2]_i_1/O
                         net (fo=1, routed)           0.000     0.999    ConvAccel/controller/MULTIPLY_START[2]_i_1_n_0
    SLICE_X30Y104        FDCE                                         r  ConvAccel/controller/MULTIPLY_START_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.930     0.930    ConvAccel/controller/Clk
    SLICE_X30Y104        FDCE                                         r  ConvAccel/controller/MULTIPLY_START_reg[2]/C
                         clock pessimism             -0.256     0.674    
    SLICE_X30Y104        FDCE (Hold_fdce_C_D)         0.120     0.794    ConvAccel/controller/MULTIPLY_START_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.641     0.641    ConvAccel/controller/Clk
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/Q
                         net (fo=3, routed)           0.117     0.899    ConvAccel/controller/multiplicand_connector[38]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.944 r  ConvAccel/controller/MULTIPLICAND_INPUT[38]_i_1/O
                         net (fo=1, routed)           0.000     0.944    ConvAccel/controller/MULTIPLICAND_INPUT[38]_i_1_n_0
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.912     0.912    ConvAccel/controller/Clk
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X33Y102        FDCE (Hold_fdce_C_D)         0.091     0.732    ConvAccel/controller/MULTIPLICAND_INPUT_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.511%)  route 0.145ns (43.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.784     0.784    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.213     1.043    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.069 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.652     1.721    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y117        FDPE                                         r  ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y117        FDPE (Prop_fdpe_C_Q)         0.141     1.862 r  ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=72, routed)          0.145     2.007    ConvAccel/inputBuffer/o_rempty_reg_0
    SLICE_X29Y117        LUT4 (Prop_lut4_I2_O)        0.048     2.055 r  ConvAccel/inputBuffer/rgray[1]_i_1/O
                         net (fo=1, routed)           0.000     2.055    ConvAccel/inputBuffer/rgraynext[1]
    SLICE_X29Y117        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.107     1.107    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.163 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.237     1.400    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.429 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.922     2.351    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X29Y117        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[1]/C
                         clock pessimism             -0.617     1.734    
    SLICE_X29Y117        FDCE (Hold_fdce_C_D)         0.105     1.839    ConvAccel/inputBuffer/rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.641     0.641    ConvAccel/controller/Clk
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/Q
                         net (fo=3, routed)           0.123     0.905    ConvAccel/controller/multiplicand_connector[40]
    SLICE_X33Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  ConvAccel/controller/MULTIPLICAND_INPUT[40]_i_1/O
                         net (fo=1, routed)           0.000     0.950    ConvAccel/controller/MULTIPLICAND_INPUT[40]_i_1_n_0
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.912     0.912    ConvAccel/controller/Clk
    SLICE_X33Y102        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X33Y102        FDCE (Hold_fdce_C_D)         0.092     0.733    ConvAccel/controller/MULTIPLICAND_INPUT_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.812%)  route 0.125ns (40.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.640     0.640    ConvAccel/controller/Clk
    SLICE_X33Y105        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/Q
                         net (fo=3, routed)           0.125     0.906    ConvAccel/controller/multiplicand_connector[1]
    SLICE_X33Y105        LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  ConvAccel/controller/MULTIPLICAND_INPUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    ConvAccel/controller/MULTIPLICAND_INPUT[1]_i_1_n_0
    SLICE_X33Y105        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.911     0.911    ConvAccel/controller/Clk
    SLICE_X33Y105        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X33Y105        FDCE (Hold_fdce_C_D)         0.091     0.731    ConvAccel/controller/MULTIPLICAND_INPUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ConvAccel/inputBuffer/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/inputBuffer/rgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.418%)  route 0.162ns (46.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.784     0.784    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.829 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.213     1.043    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.069 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.650     1.719    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X27Y116        FDCE                                         r  ConvAccel/inputBuffer/rbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y116        FDCE (Prop_fdce_C_Q)         0.141     1.860 r  ConvAccel/inputBuffer/rbin_reg[1]/Q
                         net (fo=17, routed)          0.162     2.022    ConvAccel/inputBuffer/rbin_reg[1]
    SLICE_X28Y116        LUT6 (Prop_lut6_I4_O)        0.045     2.067 r  ConvAccel/inputBuffer/rgray[3]_i_1/O
                         net (fo=1, routed)           0.000     2.067    ConvAccel/inputBuffer/rgraynext[3]
    SLICE_X28Y116        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         1.107     1.107    processer/Clk
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.163 r  processer/rbin_rep[5]_i_5/O
                         net (fo=1, routed)           0.237     1.400    processer_n_22
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.429 r  rbin_reg_rep[5]_i_2/O
                         net (fo=35, routed)          0.923     2.352    ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X28Y116        FDCE                                         r  ConvAccel/inputBuffer/rgray_reg[3]/C
                         clock pessimism             -0.598     1.754    
    SLICE_X28Y116        FDCE (Hold_fdce_C_D)         0.091     1.845    ConvAccel/inputBuffer/rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.636     0.636    ConvAccel/controller/Clk
    SLICE_X37Y110        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.141     0.777 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/Q
                         net (fo=3, routed)           0.128     0.906    ConvAccel/controller/multiplicand_connector[19]
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  ConvAccel/controller/MULTIPLICAND_INPUT[19]_i_1/O
                         net (fo=1, routed)           0.000     0.951    ConvAccel/controller/MULTIPLICAND_INPUT[19]_i_1_n_0
    SLICE_X37Y110        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.908     0.908    ConvAccel/controller/Clk
    SLICE_X37Y110        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]/C
                         clock pessimism             -0.272     0.636    
    SLICE_X37Y110        FDCE (Hold_fdce_C_D)         0.091     0.727    ConvAccel/controller/MULTIPLICAND_INPUT_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.635     0.635    ConvAccel/controller/Clk
    SLICE_X37Y112        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/Q
                         net (fo=4, routed)           0.128     0.905    ConvAccel/controller/multiplicand_connector[28]
    SLICE_X37Y112        LUT6 (Prop_lut6_I5_O)        0.045     0.950 r  ConvAccel/controller/MULTIPLICAND_INPUT[28]_i_1/O
                         net (fo=1, routed)           0.000     0.950    ConvAccel/controller/MULTIPLICAND_INPUT[28]_i_1_n_0
    SLICE_X37Y112        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.906     0.906    ConvAccel/controller/Clk
    SLICE_X37Y112        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]/C
                         clock pessimism             -0.271     0.635    
    SLICE_X37Y112        FDCE (Hold_fdce_C_D)         0.091     0.726    ConvAccel/controller/MULTIPLICAND_INPUT_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.638     0.638    ConvAccel/controller/Clk
    SLICE_X36Y106        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.164     0.802 r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/Q
                         net (fo=3, routed)           0.138     0.940    ConvAccel/controller/multiplicand_connector[10]
    SLICE_X36Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.985 r  ConvAccel/controller/MULTIPLICAND_INPUT[10]_i_1/O
                         net (fo=1, routed)           0.000     0.985    ConvAccel/controller/MULTIPLICAND_INPUT[10]_i_1_n_0
    SLICE_X36Y106        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  processer/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    processer/design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    processer/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  processer/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=185, routed)         0.910     0.910    ConvAccel/controller/Clk
    SLICE_X36Y106        FDCE                                         r  ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]/C
                         clock pessimism             -0.272     0.638    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.121     0.759    ConvAccel/controller/MULTIPLICAND_INPUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   processer/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y20   rbin_reg_rep[5]_i_2/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y44      ConvAccel/matrixAccel/genblk3[1].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y41      ConvAccel/matrixAccel/genblk3[2].inputMulti/product_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y42      ConvAccel/matrixAccel/genblk3[0].inputMulti/product_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X28Y105    ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X28Y106    ConvAccel/controller/FINALADD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y107    ConvAccel/matrixAccel/genblk3[0].inputMulti/ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y112    ConvAccel/matrixAccel/genblk3[1].inputMulti/ready_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/o_rempty_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/rbin_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y118    ConvAccel/inputBuffer/rbin_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y118    ConvAccel/inputBuffer/rbin_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg_rep[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/rbin_reg_rep[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y117    ConvAccel/inputBuffer/rbin_reg_rep[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y118    ConvAccel/inputBuffer/rbin_reg_rep[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/o_rempty_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y119    ConvAccel/inputBuffer/rbin_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/rbin_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y118    ConvAccel/inputBuffer/rbin_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y118    ConvAccel/inputBuffer/rbin_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y119    ConvAccel/inputBuffer/rbin_reg_rep[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X29Y116    ConvAccel/inputBuffer/rbin_reg_rep[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y117    ConvAccel/inputBuffer/rbin_reg_rep[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   processer/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



