<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/arch/x86/pci.rs`."><title>pci.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-cf3c48c1.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0-nightly (854f22563 2025-01-31)" data-channel="nightly" data-search-js="search-2d513d54.js" data-settings-js="settings-6dad6058.js" ><script src="../../../../static.files/storage-302de22f.js"></script><script defer src="../../../../static.files/src-script-8fee9dc5.js"></script><script defer src="../../../../src-files.js"></script><script defer src="../../../../static.files/main-9b5d7e41.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/arch/x86/</div>pci.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers">
<a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a></pre></div><pre class="rust"><code><span class="comment">// SPDX-License-Identifier: MPL-2.0

</span><span class="doccomment">//! PCI bus access

</span><span class="kw">use </span><span class="kw">super</span>::device::io_port::{ReadWriteAccess, WriteOnlyAccess};
<span class="kw">use crate</span>::{bus::pci::PciDeviceLocation, io::IoPort, prelude::<span class="kw-2">*</span>};

<span class="kw">static </span>PCI_ADDRESS_PORT: IoPort&lt;u32, WriteOnlyAccess&gt; = <span class="kw">unsafe </span>{ IoPort::new(<span class="number">0x0CF8</span>) };
<span class="kw">static </span>PCI_DATA_PORT: IoPort&lt;u32, ReadWriteAccess&gt; = <span class="kw">unsafe </span>{ IoPort::new(<span class="number">0x0CFC</span>) };

<span class="kw">const </span>BIT32_ALIGN_MASK: u32 = <span class="number">0xFFFC</span>;

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>write32(location: <span class="kw-2">&amp;</span>PciDeviceLocation, offset: u32, value: u32) -&gt; <span class="prelude-ty">Result</span>&lt;()&gt; {
    PCI_ADDRESS_PORT.write(encode_as_port(location) | (offset &amp; BIT32_ALIGN_MASK));
    PCI_DATA_PORT.write(value.to_le());
    <span class="prelude-val">Ok</span>(())
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>read32(location: <span class="kw-2">&amp;</span>PciDeviceLocation, offset: u32) -&gt; <span class="prelude-ty">Result</span>&lt;u32&gt; {
    PCI_ADDRESS_PORT.write(encode_as_port(location) | (offset &amp; BIT32_ALIGN_MASK));
    <span class="prelude-val">Ok</span>(PCI_DATA_PORT.read().to_le())
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>has_pci_bus() -&gt; bool {
    <span class="bool-val">true
</span>}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">const </span>MSIX_DEFAULT_MSG_ADDR: u32 = <span class="number">0xFEE0_0000</span>;

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>construct_remappable_msix_address(remapping_index: u32) -&gt; u32 {
    <span class="comment">// Use remappable format. The bits[4:3] should be always set to 1 according to the manual.
    </span><span class="kw">let </span><span class="kw-2">mut </span>address = MSIX_DEFAULT_MSG_ADDR | <span class="number">0b1_1000</span>;

    <span class="comment">// Interrupt index[14:0] is on address[19:5] and interrupt index[15] is on address[2].
    </span>address |= (remapping_index &amp; <span class="number">0x7FFF</span>) &lt;&lt; <span class="number">5</span>;
    address |= (remapping_index &amp; <span class="number">0x8000</span>) &gt;&gt; <span class="number">13</span>;

    address
}

<span class="doccomment">/// Encodes the bus, device, and function into a port address for use with the PCI I/O port.
</span><span class="kw">fn </span>encode_as_port(location: <span class="kw-2">&amp;</span>PciDeviceLocation) -&gt; u32 {
    <span class="comment">// 1 &lt;&lt; 31: Configuration enable
    </span>(<span class="number">1 </span>&lt;&lt; <span class="number">31</span>)
        | ((location.bus <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>)
        | (((location.device <span class="kw">as </span>u32) &amp; <span class="number">0b11111</span>) &lt;&lt; <span class="number">11</span>)
        | (((location.function <span class="kw">as </span>u32) &amp; <span class="number">0b111</span>) &lt;&lt; <span class="number">8</span>)
}
</code></pre></div></section></main></body></html>