Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6ac4b9bf36be45ff8dc13160b8aeeacf --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot VGA_TOP_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.VGA_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "VGA_TOP_time_impl.sdf", for root module "VGA_TOP".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "VGA_TOP_time_impl.sdf", for root module "VGA_TOP".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.Sprite_Location
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.Sprite_ROM
Compiling module xil_defaultlib.VGA_Driver
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module xil_defaultlib.CLK_Divider_CLK_Divider_clk_wiz
Compiling module xil_defaultlib.CLK_Divider
Compiling module xil_defaultlib.VGA_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_TOP_time_impl
