-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is 
    generic(
             DWIDTH     : integer := 1275; 
             AWIDTH     : integer := 2; 
             MEM_SIZE    : integer := 4
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "011000101110000010110000000111110111111111100000010111100101111111000100001111111111100001000000011101000011111100001110111111110110000000011111000011101100000010000001001000000000001110011111111011011011111101001010011000000000110111000000101001011110000001001111100111111100010100100000101001110010000000110100001111110111000110100000111001110111111101110010001000001011011001011111110011010100000000000110100000001100010000100000010000000001111111011010001111110000100110100000011100000111110111111110000111110010100111000000000100000101111100001011000000000001110010011110000101010100000010000011010000000010000000111111101000010011111100001001110000001010111100011110110100100000000010100011001000010100110100011110001010010000000001001000110111101001001100011111011100110100000001110000011111110010010011111111101100001101111011111010110111111111101011011110101000101100000100000101010111111110111001000000001110110110000001101111001111110110001110000000011010111100000011000101110111110111001100000000101110101001111100100111011111110011010011100000001001110011111100101111110000000010010101111111000101011110000000010010100111111101110111000001000010000001111101101110000111111010100001111111001101101001111111001001101000001010010011000000011000101101111010010100010", 
    1 => "000100111100000001010011101111111111001011111111011000010001111111001011101000001011011010011111101111100111111011101010000111110111100100011111100110101010000000100111000111101110101100000000000101010001111101001111100111111000110011111111011110001100000000100000001000000100100111111111110011111111111111010010100000000001011100000000110000101100000000100101110111111001101011000000000101111011111100111111111111111101001000111111111110111000000000000010110111110110101000011111011101011000000010011011110000000010111101100000001101101110000000111111011111111001111111100000011010001111110111111100000000000010101011111111111110110011111111100111011111111100001010111111110011101101111100101000001111111010101011000000010111110101111111100010010000010000011101011111110010101111111110011010110111111111010000000000010011010001111111010110101111111110101110100000000110000101111100111100000000000010110001111111101000110001111111011111001111110010010101100000000010011101111111111010111000001001001110011111100001111001111111111101100000001000100011000000011010110110000011100111100111111111110100000000100100010010000001001010010000001000100001100000010011000111111111100011111111111110010001000001001100011101111111000001001111110011110011011111111000001010000000000000100", 
    2 => "111111100011111111110101100111111010011010000000000101101101111101110111110111111101110111100000011001101000000000000110111000001010001001100000000011100001111011110111000111111101110101111111100110111011111111000001011111101110110011000000000011101001111111011000100000000001011100100000001011010100000000001011010111100011100100011111111111000110000000101010101000000000110000111110111001100000000000001111001111101001111110000000000001001010000100111110110000000011000001000000000001111001111111001111001000000101001010111111111000100110000000000100000111111101001010100001000100000100000000010001100111111000110000011111111100110110000000001110000111111110110011100000001111001110000000001000000111101010111110000000001011111111111111100101111111111111001001000000010000111100000000010011011000000001010100011111111111100010000000101110100000000001100001011111100110010001111111001100110111110011000010111111101111100001111100000110111000000000100010011111100110110110000000000110010000001001011110011111111101000100000010011001111000000001011111100000100100011000000000001101010000000100110010111111111111111101111111110000010000000100101110011111001000011011111111010101001000001100101011111111101111100011111100011011011111111110101010100000001110000110000000000101010", 
    3 => "101010111011111001011101000111111011000000011111001010010100000001101000011000000110011000011111010011000010000010000010000111111101000011000000001010100111111111100101100000000101111000000000101111011100000001111010011111110110000010100000011000111011111111000010001111111010101111100000000101110101111001010100010111110000000101100000000011110000000001100000110000000011101000000000010000010100000100001110100111111111000001000000011010001001111011101111000111111110111000011110110110101101111110010001100000000011011011111111011000111010000000111100101111111111111100111111001000101100000001101011101000001001011001100000011010101111111110001100000111111110001111011111111110000111111101110110011111111001110111011111011100111011111111001110010000000001100101000000101000101101111110000001100111111111011001000000100011111010000011101001110111111111101011100000100101011111111100100000000111110011110010000001000010000100000001010100000000001110000101111111111100011111111100111000000000000100001111011111111111011001111100011001000111111110000011100000010111110111111100010000100111110000100001011110111010000100000000111011111111110010100011000000101110001110000001100010111111111100011001100000101110110111111011010110110000000101001011011111011110101100000001010000101" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is
    generic (
        DataWidth : INTEGER := 1275;
        AddressRange : INTEGER := 4;
        AddressWidth : INTEGER := 2);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V is
    component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom_U :  component dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


