Classic Timing Analyzer report for DE2_BaseProject
Wed Sep 09 14:17:20 2009
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_27'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+------------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+---------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.147 ns                         ; slowcounter_r[0] ; LEDR[0]       ; CLOCK_27   ; --       ; 0            ;
; Clock Setup: 'CLOCK_27'      ; N/A   ; None          ; 199.36 MHz ( period = 5.016 ns ) ; counter_r[0]     ; counter_r[31] ; CLOCK_27   ; CLOCK_27 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_27        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_27'                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From          ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 199.36 MHz ( period = 5.016 ns )                    ; counter_r[0]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.799 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; counter_r[1]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.544 ns                ;
; N/A                                     ; 212.77 MHz ( period = 4.700 ns )                    ; counter_r[2]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 214.55 MHz ( period = 4.661 ns )                    ; counter_r[3]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 216.36 MHz ( period = 4.622 ns )                    ; counter_r[6]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.408 ns                ;
; N/A                                     ; 219.39 MHz ( period = 4.558 ns )                    ; counter_r[4]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.342 ns                ;
; N/A                                     ; 221.29 MHz ( period = 4.519 ns )                    ; counter_r[5]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.63 MHz ( period = 4.512 ns )                    ; counter_r[21] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; counter_r[8]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.139 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; counter_r[7]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 231.43 MHz ( period = 4.321 ns )                    ; counter_r[20] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; counter_r[21] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 233.37 MHz ( period = 4.285 ns )                    ; counter_r[9]  ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 4.071 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; counter_r[23] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.979 ns                ;
; N/A                                     ; 241.31 MHz ( period = 4.144 ns )                    ; counter_r[11] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.930 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; counter_r[21] ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 243.07 MHz ( period = 4.114 ns )                    ; counter_r[20] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; counter_r[0]  ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 245.34 MHz ( period = 4.076 ns )                    ; counter_r[10] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter_r[24] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.32 MHz ( period = 4.027 ns )                    ; counter_r[22] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; counter_r[0]  ; counter_r[19]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 250.69 MHz ( period = 3.989 ns )                    ; counter_r[27] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.777 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; counter_r[23] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; counter_r[0]  ; counter_r[18]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.728 ns                ;
; N/A                                     ; 254.19 MHz ( period = 3.934 ns )                    ; counter_r[12] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; counter_r[20] ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; counter_r[14] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 254.78 MHz ( period = 3.925 ns )                    ; counter_r[14] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; counter_r[0]  ; counter_r[30]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; counter_r[21] ; counter_r[18]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; counter_r[21] ; counter_r[19]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; counter_r[21] ; counter_r[0]      ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; counter_r[25] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 258.40 MHz ( period = 3.870 ns )                    ; counter_r[18] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 258.80 MHz ( period = 3.864 ns )                    ; counter_r[15] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; counter_r[16] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.635 ns                ;
; N/A                                     ; 260.28 MHz ( period = 3.842 ns )                    ; counter_r[1]  ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; counter_r[0]  ; counter_r[29]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.617 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[13] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; counter_r[24] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; counter_r[22] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; counter_r[10] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 263.09 MHz ( period = 3.801 ns )                    ; counter_r[23] ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.587 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; counter_r[13] ; slowcounter_r[17] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 263.23 MHz ( period = 3.799 ns )                    ; counter_r[19] ; counter_r[31]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[1]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[0]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[2]  ; counter_r[22]     ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.569 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[2]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[3]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[4]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[5]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[6]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[7]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; counter_r[27] ; slowcounter_r[8]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.568 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[9]  ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[10] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[11] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[12] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[13] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[14] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[15] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 265.18 MHz ( period = 3.771 ns )                    ; counter_r[17] ; slowcounter_r[16] ; CLOCK_27   ; CLOCK_27 ; None                        ; None                      ; 3.559 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;               ;                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To       ; From Clock ;
+-------+--------------+------------+-------------------+----------+------------+
; N/A   ; None         ; 8.147 ns   ; slowcounter_r[0]  ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 8.013 ns   ; slowcounter_r[7]  ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 8.002 ns   ; slowcounter_r[3]  ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 7.956 ns   ; slowcounter_r[2]  ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 7.955 ns   ; slowcounter_r[6]  ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 7.904 ns   ; slowcounter_r[4]  ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 7.697 ns   ; slowcounter_r[5]  ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 7.491 ns   ; slowcounter_r[1]  ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.687 ns   ; slowcounter_r[15] ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 6.679 ns   ; slowcounter_r[14] ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 6.670 ns   ; slowcounter_r[16] ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 6.572 ns   ; slowcounter_r[17] ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 6.541 ns   ; slowcounter_r[13] ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 6.534 ns   ; slowcounter_r[10] ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 6.332 ns   ; slowcounter_r[8]  ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 6.323 ns   ; slowcounter_r[12] ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 6.311 ns   ; slowcounter_r[11] ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 6.309 ns   ; slowcounter_r[9]  ; LEDR[9]  ; CLOCK_27   ;
+-------+--------------+------------+-------------------+----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Sep 09 14:17:19 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_BaseProject -c DE2_BaseProject --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_27" is an undefined clock
Info: Clock "CLOCK_27" has Internal fmax of 199.36 MHz between source register "counter_r[0]" and destination register "counter_r[31]" (period= 5.016 ns)
    Info: + Longest register to register delay is 4.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y2_N11; Fanout = 3; REG Node = 'counter_r[0]'
        Info: 2: + IC(0.491 ns) + CELL(0.393 ns) = 0.884 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.955 ns; Loc. = LCCOMB_X35_Y2_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.026 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.097 ns; Loc. = LCCOMB_X35_Y2_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.168 ns; Loc. = LCCOMB_X35_Y2_N8; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.239 ns; Loc. = LCCOMB_X35_Y2_N10; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.310 ns; Loc. = LCCOMB_X35_Y2_N12; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.469 ns; Loc. = LCCOMB_X35_Y2_N14; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.540 ns; Loc. = LCCOMB_X35_Y2_N16; Fanout = 2; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 2; COMB Node = 'Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 2; COMB Node = 'Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LCCOMB_X35_Y2_N22; Fanout = 2; COMB Node = 'Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 2; COMB Node = 'Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.895 ns; Loc. = LCCOMB_X35_Y2_N26; Fanout = 2; COMB Node = 'Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.966 ns; Loc. = LCCOMB_X35_Y2_N28; Fanout = 2; COMB Node = 'Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.112 ns; Loc. = LCCOMB_X35_Y2_N30; Fanout = 2; COMB Node = 'Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.183 ns; Loc. = LCCOMB_X35_Y1_N0; Fanout = 2; COMB Node = 'Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.254 ns; Loc. = LCCOMB_X35_Y1_N2; Fanout = 2; COMB Node = 'Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.325 ns; Loc. = LCCOMB_X35_Y1_N4; Fanout = 2; COMB Node = 'Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.396 ns; Loc. = LCCOMB_X35_Y1_N6; Fanout = 2; COMB Node = 'Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.467 ns; Loc. = LCCOMB_X35_Y1_N8; Fanout = 2; COMB Node = 'Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.538 ns; Loc. = LCCOMB_X35_Y1_N10; Fanout = 2; COMB Node = 'Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.609 ns; Loc. = LCCOMB_X35_Y1_N12; Fanout = 2; COMB Node = 'Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.768 ns; Loc. = LCCOMB_X35_Y1_N14; Fanout = 2; COMB Node = 'Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.839 ns; Loc. = LCCOMB_X35_Y1_N16; Fanout = 2; COMB Node = 'Add0~49'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.910 ns; Loc. = LCCOMB_X35_Y1_N18; Fanout = 2; COMB Node = 'Add0~51'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.981 ns; Loc. = LCCOMB_X35_Y1_N20; Fanout = 2; COMB Node = 'Add0~53'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.052 ns; Loc. = LCCOMB_X35_Y1_N22; Fanout = 2; COMB Node = 'Add0~55'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.123 ns; Loc. = LCCOMB_X35_Y1_N24; Fanout = 2; COMB Node = 'Add0~57'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.194 ns; Loc. = LCCOMB_X35_Y1_N26; Fanout = 2; COMB Node = 'Add0~59'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.265 ns; Loc. = LCCOMB_X35_Y1_N28; Fanout = 1; COMB Node = 'Add0~61'
        Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.675 ns; Loc. = LCCOMB_X35_Y1_N30; Fanout = 1; COMB Node = 'Add0~62'
        Info: 34: + IC(0.765 ns) + CELL(0.275 ns) = 4.715 ns; Loc. = LCCOMB_X34_Y2_N2; Fanout = 1; COMB Node = 'counter_r[31]~42'
        Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.799 ns; Loc. = LCFF_X34_Y2_N3; Fanout = 2; REG Node = 'counter_r[31]'
        Info: Total cell delay = 3.543 ns ( 73.83 % )
        Info: Total interconnect delay = 1.256 ns ( 26.17 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "CLOCK_27" to destination register is 2.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'
            Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'
            Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y2_N3; Fanout = 2; REG Node = 'counter_r[31]'
            Info: Total cell delay = 1.516 ns ( 57.29 % )
            Info: Total interconnect delay = 1.130 ns ( 42.71 % )
        Info: - Longest clock path from clock "CLOCK_27" to source register is 2.649 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'
            Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y2_N11; Fanout = 3; REG Node = 'counter_r[0]'
            Info: Total cell delay = 1.516 ns ( 57.23 % )
            Info: Total interconnect delay = 1.133 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "CLOCK_27" to destination pin "LEDR[0]" through register "slowcounter_r[0]" is 8.147 ns
    Info: + Longest clock path from clock "CLOCK_27" to source register is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK_27'
        Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 50; COMB Node = 'CLOCK_27~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X36_Y2_N1; Fanout = 4; REG Node = 'slowcounter_r[0]'
        Info: Total cell delay = 1.516 ns ( 57.23 % )
        Info: Total interconnect delay = 1.133 ns ( 42.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y2_N1; Fanout = 4; REG Node = 'slowcounter_r[0]'
        Info: 2: + IC(2.430 ns) + CELL(2.818 ns) = 5.248 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.818 ns ( 53.70 % )
        Info: Total interconnect delay = 2.430 ns ( 46.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Wed Sep 09 14:17:20 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


