# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RIA_R1.srcs/sources_1/new/RIA_R1.vhd" \
"../../../../RIA_R1.srcs/sim_1/new/RIA_R1_tb.vhd" \

# Do not sort compile order
nosort
