parent	,	V_46
ENOMEM	,	V_49
dev_get_drvdata	,	F_18
TMC_ETR_SAVE_RESTORE	,	V_20
dma_addr_t	,	T_4
__iomem	,	T_3
writel_relaxed	,	F_4
dev_info	,	F_23
barrier_pkt	,	V_37
used	,	V_43
csdev	,	V_41
TMC_MODE	,	V_10
trigger_cntr	,	V_29
tmc_drvdata	,	V_1
coresight_device	,	V_40
tmc_write_rwp	,	F_9
mode	,	V_38
tmc_enable_etr_sink	,	F_25
tmc_read_prepare_etr	,	F_27
barrier	,	V_31
len	,	V_36
dev	,	V_45
u32	,	T_1
axictl	,	V_3
CS_MODE_DISABLED	,	V_54
config_type	,	V_56
val	,	V_32
ret	,	V_42
tmc_etr_dump_hw	,	F_12
TMC_FFCR_EN_TI	,	V_24
TMC_MODE_CIRCULAR_BUFFER	,	V_9
spinlock	,	V_47
CS_UNLOCK	,	F_2
TMC_CONFIG_TYPE_ETR	,	V_57
TMC_AXICTL_ARCACHE_MASK	,	V_17
tmc_write_dba	,	F_7
tmc_disable_etr_sink	,	F_26
TMC_RSZ	,	V_8
TMC_AXICTL_AXCACHE_OS	,	V_15
tmc_etr_disable_hw	,	F_14
TMC_FFCR_EN_FMT	,	V_23
TMC_ETR_AXI_ARCACHE	,	V_16
spin_unlock_irqrestore	,	F_20
sts	,	V_4
tmc_wait_for_tmcready	,	F_3
readl_relaxed	,	F_5
size	,	V_6
spin_lock_irqsave	,	F_19
paddr	,	V_19
TMC_FFCR	,	V_28
tmc_enable_etr_sink_perf	,	F_24
GFP_KERNEL	,	V_48
tmc_write_rrp	,	F_8
tmc_disable_hw	,	F_16
TMC_AXICTL_PROT_CTL_B1	,	V_13
TMC_AXICTL_ARCACHE_OS	,	V_18
tmc_enable_etr_sink_sysfs	,	F_17
flags	,	V_44
rwp	,	V_34
vaddr	,	V_5
CS_MODE_PERF	,	V_55
TMC_AXICTL	,	V_11
TMC_FFCR_FON_TRIG_EVT	,	V_26
tmc_read_rwp	,	F_13
dma_alloc_coherent	,	F_21
WARN_ON_ONCE	,	F_28
TMC_AXICTL_CLEAR_MASK	,	V_12
out	,	V_52
tmc_etr_has_cap	,	F_6
tmc_read_unprepare_etr	,	F_29
EBUSY	,	V_51
TMC_FFCR_FON_FLIN	,	V_25
tmc_enable_hw	,	F_10
CS_LOCK	,	F_11
TMC_FFCR_TRIGON_TRIGIN	,	V_27
"TMC-ETR disabled\n"	,	L_2
CS_MODE_SYSFS	,	V_39
temp	,	V_33
tmc_etr_enable_hw	,	F_1
TMC_AXICTL_WR_BURST_16	,	V_14
reading	,	V_50
"TMC-ETR enabled\n"	,	L_1
TMC_STS_FULL	,	V_22
TMC_STS	,	V_21
EINVAL	,	V_53
u64	,	T_2
buf	,	V_35
drvdata	,	V_2
TMC_TRG	,	V_30
dma_free_coherent	,	F_22
base	,	V_7
tmc_flush_and_stop	,	F_15
