# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../DSPtoPCI/dsptopci.v" \
"../../../../lab4-smp.ip_user_files/bd/design_1/ip/design_1_arbiter_0_0/sim/design_1_arbiter_0_0.v" \
"../../../../lab4-smp.ip_user_files/bd/design_1/ip/design_1_bus_0_0/sim/design_1_bus_0_0.v" \
"../../../../lab4-smp.ip_user_files/bd/design_1/ip/design_1_dsp_0_0/sim/design_1_dsp_0_0.v" \
"../../../../lab4-smp.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../lab4-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../lab4-smp.srcs/sim_1/new/simulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
