# Reading D:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do MulticycleRISC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying D:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Multicycle RISC/INC.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:55 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/INC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity INC
# -- Compiling architecture INC_arch of INC
# End time: 16:33:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:55 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Controller
# -- Compiling architecture Behave of Controller
# ** Warning: D:/Multicycle RISC/Controller.vhd(99): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 16 is not equal to right length 4).
# 
# End time: 16:33:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {D:/Multicycle RISC/Memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:55 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture memory_arch of Memory
# End time: 16:33:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/RegFile.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:55 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/RegFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFile
# -- Compiling architecture reg_file_arch of RegFile
# End time: 16:33:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/ALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:55 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture alu_arch of ALU
# End time: 16:33:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Mux4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:56 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Mux4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux4
# -- Compiling architecture Behave of Mux4
# End time: 16:33:56 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/SignExtender9.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:56 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/SignExtender9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtender9
# -- Compiling architecture WhatDoYouCare of SignExtender9
# End time: 16:33:56 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Padder.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:56 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Padder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Padder
# -- Compiling architecture WhatDoYouCare of Padder
# End time: 16:33:56 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Register3.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:56 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Register3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register3
# -- Compiling architecture Behave of Register3
# End time: 16:33:56 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Register16.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:56 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Register16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register16
# -- Compiling architecture Behave of Register16
# End time: 16:33:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/SignExtender6.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:57 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/SignExtender6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtender6
# -- Compiling architecture WhatDoYouCare of SignExtender6
# End time: 16:33:57 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:57 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux2
# -- Compiling architecture Behave of Mux2
# End time: 16:33:57 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/Mux8.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:57 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/Mux8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Mux8
# -- Compiling architecture Behave of Mux8
# End time: 16:33:57 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Multicycle RISC/TopLevel.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:33:58 on Nov 08,2018
# vcom -reportprogress 300 -93 -work work D:/Multicycle RISC/TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TopLevel
# -- Compiling architecture Behave of TopLevel
# End time: 16:33:58 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.toplevel
# vsim work.toplevel 
# Start time: 16:34:09 on Nov 08,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.toplevel(behave)
# Loading work.controller(behave)
# Loading work.register16(behave)
# Loading work.register3(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.inc(inc_arch)
# Loading work.memory(memory_arch)
# Loading work.padder(whatdoyoucare)
# Loading work.signextender6(whatdoyoucare)
# Loading work.signextender9(whatdoyoucare)
# Loading work.alu(alu_arch)
# Loading work.regfile(reg_file_arch)
# Loading work.mux4(behave)
# Loading work.mux8(behave)
# Loading work.mux2(behave)
add wave -position insertpoint  \
sim:/toplevel/clk \
sim:/toplevel/reset \
sim:/toplevel/pc_write \
sim:/toplevel/pc_in \
sim:/toplevel/ir_write \
sim:/toplevel/mem_write \
sim:/toplevel/mem_addr \
sim:/toplevel/mem_din \
sim:/toplevel/reg_write \
sim:/toplevel/rf_a1_in \
sim:/toplevel/rf_a3_in \
sim:/toplevel/rf_d3_in \
sim:/toplevel/alu_a_in \
sim:/toplevel/alu_b_in \
sim:/toplevel/op_select \
sim:/toplevel/t1_in \
sim:/toplevel/t2_in \
sim:/toplevel/t3_in \
sim:/toplevel/t1_write \
sim:/toplevel/t2_write \
sim:/toplevel/t3_write \
sim:/toplevel/carry \
sim:/toplevel/zero \
sim:/toplevel/equal \
sim:/toplevel/t3 \
sim:/toplevel/stateVal \
sim:/toplevel/pc_reg_in \
sim:/toplevel/pc_reg_out \
sim:/toplevel/ir_reg_in \
sim:/toplevel/ir_reg_out \
sim:/toplevel/t1_reg_in \
sim:/toplevel/t1_reg_out \
sim:/toplevel/t2_reg_in \
sim:/toplevel/t2_reg_out \
sim:/toplevel/t3_reg_in \
sim:/toplevel/t3_reg_out \
sim:/toplevel/inc_out \
sim:/toplevel/mem_blk_addr_in \
sim:/toplevel/mem_blk_data_in \
sim:/toplevel/mem_blk_data_out \
sim:/toplevel/padder_out \
sim:/toplevel/se1_out \
sim:/toplevel/se2_out \
sim:/toplevel/alu_a \
sim:/toplevel/alu_b \
sim:/toplevel/alu_out \
sim:/toplevel/reg_a1 \
sim:/toplevel/reg_a2 \
sim:/toplevel/reg_a3 \
sim:/toplevel/reg_d1 \
sim:/toplevel/reg_d2 \
sim:/toplevel/reg_d3 \
sim:/toplevel/r0 \
sim:/toplevel/r1 \
sim:/toplevel/r2 \
sim:/toplevel/r3 \
sim:/toplevel/r4 \
sim:/toplevel/r5 \
sim:/toplevel/r6 \
sim:/toplevel/r7
force -freeze sim:/toplevel/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/toplevel/reset 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/registerFile
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/registerFile
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /toplevel/incrementer
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /toplevel/registerFile
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /toplevel/aluBlock
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 4  Instance: /toplevel/aluBlock
force -freeze sim:/toplevel/reset 0 0
run
run
run
run
run
run
run

run
run

run
run

run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run

run

run
run
run
# End time: 16:49:02 on Nov 08,2018, Elapsed time: 0:14:53
# Errors: 0, Warnings: 19
