
MEEGA Pressure Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028f8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080029b4  080029b4  000039b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029f8  080029f8  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080029f8  080029f8  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080029f8  080029f8  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029f8  080029f8  000039f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080029fc  080029fc  000039fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002a00  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08002a0c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08002a0c  00004134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005fda  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000150a  00000000  00000000  0000a00e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  0000b518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000053d  00000000  00000000  0000bc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014e8c  00000000  00000000  0000c155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000080f8  00000000  00000000  00020fe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084883  00000000  00000000  000290d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad95c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017c8  00000000  00000000  000ad9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  000af168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800299c 	.word	0x0800299c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	0800299c 	.word	0x0800299c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <Sensors16bits>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
static void MX_SPI2_Init(void);
/* USER CODE BEGIN PFP */
uint16_t Sensors16bits(uint8_t high,uint8_t low) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
 8000228:	1dbb      	adds	r3, r7, #6
 800022a:	1c0a      	adds	r2, r1, #0
 800022c:	701a      	strb	r2, [r3, #0]
	return (high << 8) | low;
 800022e:	1dfb      	adds	r3, r7, #7
 8000230:	781b      	ldrb	r3, [r3, #0]
 8000232:	b21b      	sxth	r3, r3
 8000234:	021b      	lsls	r3, r3, #8
 8000236:	b21a      	sxth	r2, r3
 8000238:	1dbb      	adds	r3, r7, #6
 800023a:	781b      	ldrb	r3, [r3, #0]
 800023c:	b21b      	sxth	r3, r3
 800023e:	4313      	orrs	r3, r2
 8000240:	b21b      	sxth	r3, r3
 8000242:	b29b      	uxth	r3, r3
}
 8000244:	0018      	movs	r0, r3
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}

0800024c <SPI_COM_SetUp>:
static uint8_t rxCMD[TxPACKET_LENGTH];
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int SPI_COM_SetUp(uint16_t CS_PIN, uint8_t SensorData[3]) {
 800024c:	b5b0      	push	{r4, r5, r7, lr}
 800024e:	b08a      	sub	sp, #40	@ 0x28
 8000250:	af02      	add	r7, sp, #8
 8000252:	0002      	movs	r2, r0
 8000254:	6039      	str	r1, [r7, #0]
 8000256:	1dbb      	adds	r3, r7, #6
 8000258:	801a      	strh	r2, [r3, #0]
	uint32_t comStart = HAL_GetTick();
 800025a:	f000 fcf1 	bl	8000c40 <HAL_GetTick>
 800025e:	0003      	movs	r3, r0
 8000260:	61fb      	str	r3, [r7, #28]

	//Step 1 Tab. 18 SPI COMMUNICATION
	uint8_t txCMDStart[3] = {0xAA, 0x00, 0x00};
 8000262:	2418      	movs	r4, #24
 8000264:	193b      	adds	r3, r7, r4
 8000266:	4a4c      	ldr	r2, [pc, #304]	@ (8000398 <SPI_COM_SetUp+0x14c>)
 8000268:	8811      	ldrh	r1, [r2, #0]
 800026a:	8019      	strh	r1, [r3, #0]
 800026c:	7892      	ldrb	r2, [r2, #2]
 800026e:	709a      	strb	r2, [r3, #2]
	uint8_t rxCMDStart[3];
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000270:	1dbb      	adds	r3, r7, #6
 8000272:	881b      	ldrh	r3, [r3, #0]
 8000274:	4849      	ldr	r0, [pc, #292]	@ (800039c <SPI_COM_SetUp+0x150>)
 8000276:	2200      	movs	r2, #0
 8000278:	0019      	movs	r1, r3
 800027a:	f000 ff27 	bl	80010cc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, txCMDStart, rxCMDStart, 3, HAL_MAX_DELAY);
 800027e:	2314      	movs	r3, #20
 8000280:	18fa      	adds	r2, r7, r3
 8000282:	1939      	adds	r1, r7, r4
 8000284:	4846      	ldr	r0, [pc, #280]	@ (80003a0 <SPI_COM_SetUp+0x154>)
 8000286:	2301      	movs	r3, #1
 8000288:	425b      	negs	r3, r3
 800028a:	9300      	str	r3, [sp, #0]
 800028c:	2303      	movs	r3, #3
 800028e:	f001 ffa3 	bl	80021d8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_SET);
 8000292:	1dbb      	adds	r3, r7, #6
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	4841      	ldr	r0, [pc, #260]	@ (800039c <SPI_COM_SetUp+0x150>)
 8000298:	2201      	movs	r2, #1
 800029a:	0019      	movs	r1, r3
 800029c:	f000 ff16 	bl	80010cc <HAL_GPIO_WritePin>

	//Step 2 Tab. 18 SPI COMM Option 1
	uint8_t txStatus = 0xF0;
 80002a0:	2313      	movs	r3, #19
 80002a2:	18fb      	adds	r3, r7, r3
 80002a4:	22f0      	movs	r2, #240	@ 0xf0
 80002a6:	701a      	strb	r2, [r3, #0]
	uint8_t rxStatus;
	while ((HAL_GetTick() - comStart) < TIMEOUT_SPI) {
 80002a8:	e01e      	b.n	80002e8 <SPI_COM_SetUp+0x9c>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_RESET);
 80002aa:	1dbb      	adds	r3, r7, #6
 80002ac:	881b      	ldrh	r3, [r3, #0]
 80002ae:	483b      	ldr	r0, [pc, #236]	@ (800039c <SPI_COM_SetUp+0x150>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	0019      	movs	r1, r3
 80002b4:	f000 ff0a 	bl	80010cc <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, &txStatus, &rxStatus, 1, HAL_MAX_DELAY);
 80002b8:	2412      	movs	r4, #18
 80002ba:	193a      	adds	r2, r7, r4
 80002bc:	2313      	movs	r3, #19
 80002be:	18f9      	adds	r1, r7, r3
 80002c0:	4837      	ldr	r0, [pc, #220]	@ (80003a0 <SPI_COM_SetUp+0x154>)
 80002c2:	2301      	movs	r3, #1
 80002c4:	425b      	negs	r3, r3
 80002c6:	9300      	str	r3, [sp, #0]
 80002c8:	2301      	movs	r3, #1
 80002ca:	f001 ff85 	bl	80021d8 <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_SET);
 80002ce:	1dbb      	adds	r3, r7, #6
 80002d0:	881b      	ldrh	r3, [r3, #0]
 80002d2:	4832      	ldr	r0, [pc, #200]	@ (800039c <SPI_COM_SetUp+0x150>)
 80002d4:	2201      	movs	r2, #1
 80002d6:	0019      	movs	r1, r3
 80002d8:	f000 fef8 	bl	80010cc <HAL_GPIO_WritePin>

		if(!(rxStatus & 0x20)) break; //bit 5 0b0010 0000 busy flag, continue if not busy
 80002dc:	193b      	adds	r3, r7, r4
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	001a      	movs	r2, r3
 80002e2:	2320      	movs	r3, #32
 80002e4:	4013      	ands	r3, r2
 80002e6:	d007      	beq.n	80002f8 <SPI_COM_SetUp+0xac>
	while ((HAL_GetTick() - comStart) < TIMEOUT_SPI) {
 80002e8:	f000 fcaa 	bl	8000c40 <HAL_GetTick>
 80002ec:	0002      	movs	r2, r0
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	1ad3      	subs	r3, r2, r3
 80002f2:	2b13      	cmp	r3, #19
 80002f4:	d9d9      	bls.n	80002aa <SPI_COM_SetUp+0x5e>
 80002f6:	e000      	b.n	80002fa <SPI_COM_SetUp+0xae>
		if(!(rxStatus & 0x20)) break; //bit 5 0b0010 0000 busy flag, continue if not busy
 80002f8:	46c0      	nop			@ (mov r8, r8)
	//Step 2 Tab. 18 SPI COMM Option 2
	HAL_Delay(5);
	 */

	//Step 3 Tab. 18 SPI COMM
	uint8_t txData[4] = {0xF0, 0x00, 0x00, 0x00};
 80002fa:	250c      	movs	r5, #12
 80002fc:	197b      	adds	r3, r7, r5
 80002fe:	22f0      	movs	r2, #240	@ 0xf0
 8000300:	601a      	str	r2, [r3, #0]
	uint8_t rxData[4];
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000302:	1dbb      	adds	r3, r7, #6
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	4825      	ldr	r0, [pc, #148]	@ (800039c <SPI_COM_SetUp+0x150>)
 8000308:	2200      	movs	r2, #0
 800030a:	0019      	movs	r1, r3
 800030c:	f000 fede 	bl	80010cc <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, txData, rxData, 4, HAL_MAX_DELAY);
 8000310:	2408      	movs	r4, #8
 8000312:	193a      	adds	r2, r7, r4
 8000314:	1979      	adds	r1, r7, r5
 8000316:	4822      	ldr	r0, [pc, #136]	@ (80003a0 <SPI_COM_SetUp+0x154>)
 8000318:	2301      	movs	r3, #1
 800031a:	425b      	negs	r3, r3
 800031c:	9300      	str	r3, [sp, #0]
 800031e:	2304      	movs	r3, #4
 8000320:	f001 ff5a 	bl	80021d8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PIN, GPIO_PIN_SET);
 8000324:	1dbb      	adds	r3, r7, #6
 8000326:	881b      	ldrh	r3, [r3, #0]
 8000328:	481c      	ldr	r0, [pc, #112]	@ (800039c <SPI_COM_SetUp+0x150>)
 800032a:	2201      	movs	r2, #1
 800032c:	0019      	movs	r1, r3
 800032e:	f000 fecd 	bl	80010cc <HAL_GPIO_WritePin>

	SensorData[0] = rxData[1];
 8000332:	193b      	adds	r3, r7, r4
 8000334:	785a      	ldrb	r2, [r3, #1]
 8000336:	683b      	ldr	r3, [r7, #0]
 8000338:	701a      	strb	r2, [r3, #0]
	SensorData[1] = rxData[2];
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	3301      	adds	r3, #1
 800033e:	193a      	adds	r2, r7, r4
 8000340:	7892      	ldrb	r2, [r2, #2]
 8000342:	701a      	strb	r2, [r3, #0]
	SensorData[2] = rxData[3];
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	3302      	adds	r3, #2
 8000348:	193a      	adds	r2, r7, r4
 800034a:	78d2      	ldrb	r2, [r2, #3]
 800034c:	701a      	strb	r2, [r3, #0]

	if ((SensorData[0] == 0x00 && SensorData[1] == 0x00 && SensorData[2] == 0x00) ||
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d109      	bne.n	800036a <SPI_COM_SetUp+0x11e>
 8000356:	683b      	ldr	r3, [r7, #0]
 8000358:	3301      	adds	r3, #1
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b00      	cmp	r3, #0
 800035e:	d104      	bne.n	800036a <SPI_COM_SetUp+0x11e>
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	3302      	adds	r3, #2
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d00d      	beq.n	8000386 <SPI_COM_SetUp+0x13a>
		(SensorData[0] == 0xFF && SensorData[1] == 0xFF && SensorData[2] == 0xFF)) {
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	781b      	ldrb	r3, [r3, #0]
	if ((SensorData[0] == 0x00 && SensorData[1] == 0x00 && SensorData[2] == 0x00) ||
 800036e:	2bff      	cmp	r3, #255	@ 0xff
 8000370:	d10c      	bne.n	800038c <SPI_COM_SetUp+0x140>
		(SensorData[0] == 0xFF && SensorData[1] == 0xFF && SensorData[2] == 0xFF)) {
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	3301      	adds	r3, #1
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	2bff      	cmp	r3, #255	@ 0xff
 800037a:	d107      	bne.n	800038c <SPI_COM_SetUp+0x140>
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	3302      	adds	r3, #2
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	2bff      	cmp	r3, #255	@ 0xff
 8000384:	d102      	bne.n	800038c <SPI_COM_SetUp+0x140>
		return -1;
 8000386:	2301      	movs	r3, #1
 8000388:	425b      	negs	r3, r3
 800038a:	e000      	b.n	800038e <SPI_COM_SetUp+0x142>
	}

	return 0; //Total 4 sensors ~20ms
 800038c:	2300      	movs	r3, #0
}
 800038e:	0018      	movs	r0, r3
 8000390:	46bd      	mov	sp, r7
 8000392:	b008      	add	sp, #32
 8000394:	bdb0      	pop	{r4, r5, r7, pc}
 8000396:	46c0      	nop			@ (mov r8, r8)
 8000398:	080029b4 	.word	0x080029b4
 800039c:	50000400 	.word	0x50000400
 80003a0:	20000028 	.word	0x20000028

080003a4 <createtxPacket>:

void createtxPacket(void) {
 80003a4:	b5b0      	push	{r4, r5, r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0
	uint16_t TPR280_Ambient, PT5494_Analog;
	uint8_t SensorValue[3];
	uint8_t SensorError = 0; //Error flag
 80003aa:	230f      	movs	r3, #15
 80003ac:	18fb      	adds	r3, r7, r3
 80003ae:	2200      	movs	r2, #0
 80003b0:	701a      	strb	r2, [r3, #0]

	//CS1 12bit - TPR ADC Ambient 16bit
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TPR_PIN, GPIO_PIN_RESET);	//CS LOW to start communication
 80003b2:	2380      	movs	r3, #128	@ 0x80
 80003b4:	005b      	lsls	r3, r3, #1
 80003b6:	488f      	ldr	r0, [pc, #572]	@ (80005f4 <createtxPacket+0x250>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	0019      	movs	r1, r3
 80003bc:	f000 fe86 	bl	80010cc <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, rxBuf16, 2, HAL_MAX_DELAY);	//read data
 80003c0:	2301      	movs	r3, #1
 80003c2:	425b      	negs	r3, r3
 80003c4:	498c      	ldr	r1, [pc, #560]	@ (80005f8 <createtxPacket+0x254>)
 80003c6:	488d      	ldr	r0, [pc, #564]	@ (80005fc <createtxPacket+0x258>)
 80003c8:	2202      	movs	r2, #2
 80003ca:	f001 fdb3 	bl	8001f34 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TPR_PIN, GPIO_PIN_SET);		//CS HIGH to end communication
 80003ce:	2380      	movs	r3, #128	@ 0x80
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	4888      	ldr	r0, [pc, #544]	@ (80005f4 <createtxPacket+0x250>)
 80003d4:	2201      	movs	r2, #1
 80003d6:	0019      	movs	r1, r3
 80003d8:	f000 fe78 	bl	80010cc <HAL_GPIO_WritePin>
	TPR280_Ambient = Sensors16bits(rxBuf16[0], rxBuf16[1]); //RAW Output
 80003dc:	4b86      	ldr	r3, [pc, #536]	@ (80005f8 <createtxPacket+0x254>)
 80003de:	781a      	ldrb	r2, [r3, #0]
 80003e0:	4b85      	ldr	r3, [pc, #532]	@ (80005f8 <createtxPacket+0x254>)
 80003e2:	785b      	ldrb	r3, [r3, #1]
 80003e4:	250c      	movs	r5, #12
 80003e6:	197c      	adds	r4, r7, r5
 80003e8:	0019      	movs	r1, r3
 80003ea:	0010      	movs	r0, r2
 80003ec:	f7ff ff16 	bl	800021c <Sensors16bits>
 80003f0:	0003      	movs	r3, r0
 80003f2:	8023      	strh	r3, [r4, #0]
	if (TPR280_Ambient == 0 || TPR280_Ambient == 0xFFFF) SensorError = 1;
 80003f4:	197b      	adds	r3, r7, r5
 80003f6:	881b      	ldrh	r3, [r3, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d004      	beq.n	8000406 <createtxPacket+0x62>
 80003fc:	197b      	adds	r3, r7, r5
 80003fe:	881b      	ldrh	r3, [r3, #0]
 8000400:	4a7f      	ldr	r2, [pc, #508]	@ (8000600 <createtxPacket+0x25c>)
 8000402:	4293      	cmp	r3, r2
 8000404:	d103      	bne.n	800040e <createtxPacket+0x6a>
 8000406:	230f      	movs	r3, #15
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	2201      	movs	r2, #1
 800040c:	701a      	strb	r2, [r3, #0]

	//CS2 12bit - PT5494 ADC Hyd Acc Pressure Transmitter -14,5 until 145 psi
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PT_PIN, GPIO_PIN_RESET);
 800040e:	4b79      	ldr	r3, [pc, #484]	@ (80005f4 <createtxPacket+0x250>)
 8000410:	2200      	movs	r2, #0
 8000412:	2180      	movs	r1, #128	@ 0x80
 8000414:	0018      	movs	r0, r3
 8000416:	f000 fe59 	bl	80010cc <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, rxBuf16, 2, HAL_MAX_DELAY);
 800041a:	2301      	movs	r3, #1
 800041c:	425b      	negs	r3, r3
 800041e:	4976      	ldr	r1, [pc, #472]	@ (80005f8 <createtxPacket+0x254>)
 8000420:	4876      	ldr	r0, [pc, #472]	@ (80005fc <createtxPacket+0x258>)
 8000422:	2202      	movs	r2, #2
 8000424:	f001 fd86 	bl	8001f34 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_PT_PIN, GPIO_PIN_SET);
 8000428:	4b72      	ldr	r3, [pc, #456]	@ (80005f4 <createtxPacket+0x250>)
 800042a:	2201      	movs	r2, #1
 800042c:	2180      	movs	r1, #128	@ 0x80
 800042e:	0018      	movs	r0, r3
 8000430:	f000 fe4c 	bl	80010cc <HAL_GPIO_WritePin>
	PT5494_Analog = Sensors16bits(rxBuf16[0], rxBuf16[1]); //RAW Output
 8000434:	4b70      	ldr	r3, [pc, #448]	@ (80005f8 <createtxPacket+0x254>)
 8000436:	781a      	ldrb	r2, [r3, #0]
 8000438:	4b6f      	ldr	r3, [pc, #444]	@ (80005f8 <createtxPacket+0x254>)
 800043a:	785b      	ldrb	r3, [r3, #1]
 800043c:	250a      	movs	r5, #10
 800043e:	197c      	adds	r4, r7, r5
 8000440:	0019      	movs	r1, r3
 8000442:	0010      	movs	r0, r2
 8000444:	f7ff feea 	bl	800021c <Sensors16bits>
 8000448:	0003      	movs	r3, r0
 800044a:	8023      	strh	r3, [r4, #0]
	if (PT5494_Analog == 0 || PT5494_Analog == 0xFFFF) SensorError = 1;
 800044c:	197b      	adds	r3, r7, r5
 800044e:	881b      	ldrh	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d004      	beq.n	800045e <createtxPacket+0xba>
 8000454:	197b      	adds	r3, r7, r5
 8000456:	881b      	ldrh	r3, [r3, #0]
 8000458:	4a69      	ldr	r2, [pc, #420]	@ (8000600 <createtxPacket+0x25c>)
 800045a:	4293      	cmp	r3, r2
 800045c:	d103      	bne.n	8000466 <createtxPacket+0xc2>
 800045e:	230f      	movs	r3, #15
 8000460:	18fb      	adds	r3, r7, r3
 8000462:	2201      	movs	r2, #1
 8000464:	701a      	strb	r2, [r3, #0]

	//Packing
	//TPR280 ADC 16bit
	txPacket[0] = (TPR280_Ambient >> 8);
 8000466:	210c      	movs	r1, #12
 8000468:	187b      	adds	r3, r7, r1
 800046a:	881b      	ldrh	r3, [r3, #0]
 800046c:	0a1b      	lsrs	r3, r3, #8
 800046e:	b29b      	uxth	r3, r3
 8000470:	b2da      	uxtb	r2, r3
 8000472:	4b64      	ldr	r3, [pc, #400]	@ (8000604 <createtxPacket+0x260>)
 8000474:	701a      	strb	r2, [r3, #0]
	txPacket[1] = (TPR280_Ambient & 0xFF);
 8000476:	187b      	adds	r3, r7, r1
 8000478:	881b      	ldrh	r3, [r3, #0]
 800047a:	b2da      	uxtb	r2, r3
 800047c:	4b61      	ldr	r3, [pc, #388]	@ (8000604 <createtxPacket+0x260>)
 800047e:	705a      	strb	r2, [r3, #1]
	//PT6494 ADC 16bit
	txPacket[2] = (PT5494_Analog >> 8);
 8000480:	210a      	movs	r1, #10
 8000482:	187b      	adds	r3, r7, r1
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	0a1b      	lsrs	r3, r3, #8
 8000488:	b29b      	uxth	r3, r3
 800048a:	b2da      	uxtb	r2, r3
 800048c:	4b5d      	ldr	r3, [pc, #372]	@ (8000604 <createtxPacket+0x260>)
 800048e:	709a      	strb	r2, [r3, #2]
	txPacket[3] = (PT5494_Analog & 0xFF);
 8000490:	187b      	adds	r3, r7, r1
 8000492:	881b      	ldrh	r3, [r3, #0]
 8000494:	b2da      	uxtb	r2, r3
 8000496:	4b5b      	ldr	r3, [pc, #364]	@ (8000604 <createtxPacket+0x260>)
 8000498:	70da      	strb	r2, [r3, #3]
	//MPRLS P0 24bit
	if (SPI_COM_SetUp(CS_P0_PIN, SensorValue) == 0) {
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	0019      	movs	r1, r3
 800049e:	2040      	movs	r0, #64	@ 0x40
 80004a0:	f7ff fed4 	bl	800024c <SPI_COM_SetUp>
 80004a4:	1e03      	subs	r3, r0, #0
 80004a6:	d10c      	bne.n	80004c2 <createtxPacket+0x11e>
		txPacket[4] = SensorValue[0];
 80004a8:	1d3b      	adds	r3, r7, #4
 80004aa:	781a      	ldrb	r2, [r3, #0]
 80004ac:	4b55      	ldr	r3, [pc, #340]	@ (8000604 <createtxPacket+0x260>)
 80004ae:	711a      	strb	r2, [r3, #4]
		txPacket[5] = SensorValue[1];
 80004b0:	1d3b      	adds	r3, r7, #4
 80004b2:	785a      	ldrb	r2, [r3, #1]
 80004b4:	4b53      	ldr	r3, [pc, #332]	@ (8000604 <createtxPacket+0x260>)
 80004b6:	715a      	strb	r2, [r3, #5]
		txPacket[6] = SensorValue[2];
 80004b8:	1d3b      	adds	r3, r7, #4
 80004ba:	789a      	ldrb	r2, [r3, #2]
 80004bc:	4b51      	ldr	r3, [pc, #324]	@ (8000604 <createtxPacket+0x260>)
 80004be:	719a      	strb	r2, [r3, #6]
 80004c0:	e00e      	b.n	80004e0 <createtxPacket+0x13c>
	}
	else {
		txPacket[4] = txPacket[5] = txPacket[6] = 0;
 80004c2:	4b50      	ldr	r3, [pc, #320]	@ (8000604 <createtxPacket+0x260>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	719a      	strb	r2, [r3, #6]
 80004c8:	4b4e      	ldr	r3, [pc, #312]	@ (8000604 <createtxPacket+0x260>)
 80004ca:	799a      	ldrb	r2, [r3, #6]
 80004cc:	4b4d      	ldr	r3, [pc, #308]	@ (8000604 <createtxPacket+0x260>)
 80004ce:	715a      	strb	r2, [r3, #5]
 80004d0:	4b4c      	ldr	r3, [pc, #304]	@ (8000604 <createtxPacket+0x260>)
 80004d2:	795a      	ldrb	r2, [r3, #5]
 80004d4:	4b4b      	ldr	r3, [pc, #300]	@ (8000604 <createtxPacket+0x260>)
 80004d6:	711a      	strb	r2, [r3, #4]
		SensorError = 1;
 80004d8:	230f      	movs	r3, #15
 80004da:	18fb      	adds	r3, r7, r3
 80004dc:	2201      	movs	r2, #1
 80004de:	701a      	strb	r2, [r3, #0]
	}
	//MPRLS P1 24bit
	if (SPI_COM_SetUp(CS_P1_PIN, SensorValue) == 0) {
 80004e0:	1d3b      	adds	r3, r7, #4
 80004e2:	0019      	movs	r1, r3
 80004e4:	2020      	movs	r0, #32
 80004e6:	f7ff feb1 	bl	800024c <SPI_COM_SetUp>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d10c      	bne.n	8000508 <createtxPacket+0x164>
		txPacket[7] = SensorValue[0];
 80004ee:	1d3b      	adds	r3, r7, #4
 80004f0:	781a      	ldrb	r2, [r3, #0]
 80004f2:	4b44      	ldr	r3, [pc, #272]	@ (8000604 <createtxPacket+0x260>)
 80004f4:	71da      	strb	r2, [r3, #7]
		txPacket[8] = SensorValue[1];
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	785a      	ldrb	r2, [r3, #1]
 80004fa:	4b42      	ldr	r3, [pc, #264]	@ (8000604 <createtxPacket+0x260>)
 80004fc:	721a      	strb	r2, [r3, #8]
		txPacket[9] = SensorValue[2];
 80004fe:	1d3b      	adds	r3, r7, #4
 8000500:	789a      	ldrb	r2, [r3, #2]
 8000502:	4b40      	ldr	r3, [pc, #256]	@ (8000604 <createtxPacket+0x260>)
 8000504:	725a      	strb	r2, [r3, #9]
 8000506:	e00e      	b.n	8000526 <createtxPacket+0x182>
	}
	else {
		txPacket[7] = txPacket[8] = txPacket[9] = 0;
 8000508:	4b3e      	ldr	r3, [pc, #248]	@ (8000604 <createtxPacket+0x260>)
 800050a:	2200      	movs	r2, #0
 800050c:	725a      	strb	r2, [r3, #9]
 800050e:	4b3d      	ldr	r3, [pc, #244]	@ (8000604 <createtxPacket+0x260>)
 8000510:	7a5a      	ldrb	r2, [r3, #9]
 8000512:	4b3c      	ldr	r3, [pc, #240]	@ (8000604 <createtxPacket+0x260>)
 8000514:	721a      	strb	r2, [r3, #8]
 8000516:	4b3b      	ldr	r3, [pc, #236]	@ (8000604 <createtxPacket+0x260>)
 8000518:	7a1a      	ldrb	r2, [r3, #8]
 800051a:	4b3a      	ldr	r3, [pc, #232]	@ (8000604 <createtxPacket+0x260>)
 800051c:	71da      	strb	r2, [r3, #7]
		SensorError = 1;
 800051e:	230f      	movs	r3, #15
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
	}
	//MPRLS P2 24bit
	if (SPI_COM_SetUp(CS_P2_PIN, SensorValue) == 0) {
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	0019      	movs	r1, r3
 800052a:	2010      	movs	r0, #16
 800052c:	f7ff fe8e 	bl	800024c <SPI_COM_SetUp>
 8000530:	1e03      	subs	r3, r0, #0
 8000532:	d10c      	bne.n	800054e <createtxPacket+0x1aa>
		txPacket[10] = SensorValue[0];
 8000534:	1d3b      	adds	r3, r7, #4
 8000536:	781a      	ldrb	r2, [r3, #0]
 8000538:	4b32      	ldr	r3, [pc, #200]	@ (8000604 <createtxPacket+0x260>)
 800053a:	729a      	strb	r2, [r3, #10]
		txPacket[11] = SensorValue[1];
 800053c:	1d3b      	adds	r3, r7, #4
 800053e:	785a      	ldrb	r2, [r3, #1]
 8000540:	4b30      	ldr	r3, [pc, #192]	@ (8000604 <createtxPacket+0x260>)
 8000542:	72da      	strb	r2, [r3, #11]
		txPacket[12] = SensorValue[2];
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	789a      	ldrb	r2, [r3, #2]
 8000548:	4b2e      	ldr	r3, [pc, #184]	@ (8000604 <createtxPacket+0x260>)
 800054a:	731a      	strb	r2, [r3, #12]
 800054c:	e00e      	b.n	800056c <createtxPacket+0x1c8>
	}
	else {
		txPacket[10] = txPacket[11] = txPacket[12] = 0;
 800054e:	4b2d      	ldr	r3, [pc, #180]	@ (8000604 <createtxPacket+0x260>)
 8000550:	2200      	movs	r2, #0
 8000552:	731a      	strb	r2, [r3, #12]
 8000554:	4b2b      	ldr	r3, [pc, #172]	@ (8000604 <createtxPacket+0x260>)
 8000556:	7b1a      	ldrb	r2, [r3, #12]
 8000558:	4b2a      	ldr	r3, [pc, #168]	@ (8000604 <createtxPacket+0x260>)
 800055a:	72da      	strb	r2, [r3, #11]
 800055c:	4b29      	ldr	r3, [pc, #164]	@ (8000604 <createtxPacket+0x260>)
 800055e:	7ada      	ldrb	r2, [r3, #11]
 8000560:	4b28      	ldr	r3, [pc, #160]	@ (8000604 <createtxPacket+0x260>)
 8000562:	729a      	strb	r2, [r3, #10]
		SensorError = 1;
 8000564:	230f      	movs	r3, #15
 8000566:	18fb      	adds	r3, r7, r3
 8000568:	2201      	movs	r2, #1
 800056a:	701a      	strb	r2, [r3, #0]
	}
	//MPRLS P3 24bit
	if (SPI_COM_SetUp(CS_P3_PIN, SensorValue) == 0) {
 800056c:	1d3b      	adds	r3, r7, #4
 800056e:	0019      	movs	r1, r3
 8000570:	2008      	movs	r0, #8
 8000572:	f7ff fe6b 	bl	800024c <SPI_COM_SetUp>
 8000576:	1e03      	subs	r3, r0, #0
 8000578:	d10c      	bne.n	8000594 <createtxPacket+0x1f0>
		txPacket[13] = SensorValue[0];
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	781a      	ldrb	r2, [r3, #0]
 800057e:	4b21      	ldr	r3, [pc, #132]	@ (8000604 <createtxPacket+0x260>)
 8000580:	735a      	strb	r2, [r3, #13]
		txPacket[14] = SensorValue[1];
 8000582:	1d3b      	adds	r3, r7, #4
 8000584:	785a      	ldrb	r2, [r3, #1]
 8000586:	4b1f      	ldr	r3, [pc, #124]	@ (8000604 <createtxPacket+0x260>)
 8000588:	739a      	strb	r2, [r3, #14]
		txPacket[15] = SensorValue[2];
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	789a      	ldrb	r2, [r3, #2]
 800058e:	4b1d      	ldr	r3, [pc, #116]	@ (8000604 <createtxPacket+0x260>)
 8000590:	73da      	strb	r2, [r3, #15]
 8000592:	e00e      	b.n	80005b2 <createtxPacket+0x20e>
	}
	else {
		txPacket[13] = txPacket[14] = txPacket[15] = 0;
 8000594:	4b1b      	ldr	r3, [pc, #108]	@ (8000604 <createtxPacket+0x260>)
 8000596:	2200      	movs	r2, #0
 8000598:	73da      	strb	r2, [r3, #15]
 800059a:	4b1a      	ldr	r3, [pc, #104]	@ (8000604 <createtxPacket+0x260>)
 800059c:	7bda      	ldrb	r2, [r3, #15]
 800059e:	4b19      	ldr	r3, [pc, #100]	@ (8000604 <createtxPacket+0x260>)
 80005a0:	739a      	strb	r2, [r3, #14]
 80005a2:	4b18      	ldr	r3, [pc, #96]	@ (8000604 <createtxPacket+0x260>)
 80005a4:	7b9a      	ldrb	r2, [r3, #14]
 80005a6:	4b17      	ldr	r3, [pc, #92]	@ (8000604 <createtxPacket+0x260>)
 80005a8:	735a      	strb	r2, [r3, #13]
		SensorError = 1;
 80005aa:	230f      	movs	r3, #15
 80005ac:	18fb      	adds	r3, r7, r3
 80005ae:	2201      	movs	r2, #1
 80005b0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_RESET);
		SensorError = 1;
	}
	 */

	if (SensorError == 0) {
 80005b2:	230f      	movs	r3, #15
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d10b      	bne.n	80005d4 <createtxPacket+0x230>
		txPacket[16] = 1;
 80005bc:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <createtxPacket+0x260>)
 80005be:	2201      	movs	r2, #1
 80005c0:	741a      	strb	r2, [r3, #16]
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_SET);
 80005c2:	2380      	movs	r3, #128	@ 0x80
 80005c4:	0119      	lsls	r1, r3, #4
 80005c6:	23a0      	movs	r3, #160	@ 0xa0
 80005c8:	05db      	lsls	r3, r3, #23
 80005ca:	2201      	movs	r2, #1
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 fd7d 	bl	80010cc <HAL_GPIO_WritePin>
	//MPRLS P3 24bit
	txPacket[13] = ((P3_SPI >> 16) & 0xFF);
	txPacket[14] = ((P3_SPI >> 8) & 0xFF);
	txPacket[15] = (P3_SPI & 0xFF);
	*/
}
 80005d2:	e00a      	b.n	80005ea <createtxPacket+0x246>
		txPacket[16] = 3;
 80005d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000604 <createtxPacket+0x260>)
 80005d6:	2203      	movs	r2, #3
 80005d8:	741a      	strb	r2, [r3, #16]
		HAL_GPIO_WritePin(LEDs_PORT, LED1, GPIO_PIN_RESET);
 80005da:	2380      	movs	r3, #128	@ 0x80
 80005dc:	0119      	lsls	r1, r3, #4
 80005de:	23a0      	movs	r3, #160	@ 0xa0
 80005e0:	05db      	lsls	r3, r3, #23
 80005e2:	2200      	movs	r2, #0
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 fd71 	bl	80010cc <HAL_GPIO_WritePin>
}
 80005ea:	46c0      	nop			@ (mov r8, r8)
 80005ec:	46bd      	mov	sp, r7
 80005ee:	b004      	add	sp, #16
 80005f0:	bdb0      	pop	{r4, r5, r7, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	50000400 	.word	0x50000400
 80005f8:	200000f0 	.word	0x200000f0
 80005fc:	20000028 	.word	0x20000028
 8000600:	0000ffff 	.word	0x0000ffff
 8000604:	200000f4 	.word	0x200000f4

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b590      	push	{r4, r7, lr}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060e:	f000 fa9b 	bl	8000b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000612:	f000 f859 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000616:	f000 f917 	bl	8000848 <MX_GPIO_Init>
  MX_SPI1_Init();
 800061a:	f000 f89d 	bl	8000758 <MX_SPI1_Init>
  MX_SPI2_Init();
 800061e:	f000 f8d9 	bl	80007d4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(CS_SENSORS_PORT, CS_TPR_PIN | CS_PT_PIN | CS_P0_PIN | CS_P1_PIN | CS_P2_PIN | CS_P3_PIN, GPIO_PIN_SET);
 8000622:	23fc      	movs	r3, #252	@ 0xfc
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	4822      	ldr	r0, [pc, #136]	@ (80006b0 <main+0xa8>)
 8000628:	2201      	movs	r2, #1
 800062a:	0019      	movs	r1, r3
 800062c:	f000 fd4e 	bl	80010cc <HAL_GPIO_WritePin>
  //Initialize transmit arrays with 0
  for (int i = 0; i < TxPACKET_LENGTH; i++){
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	e011      	b.n	800065a <main+0x52>
	  rxCMD[i] = 0;
 8000636:	4a1f      	ldr	r2, [pc, #124]	@ (80006b4 <main+0xac>)
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	18d3      	adds	r3, r2, r3
 800063c:	2200      	movs	r2, #0
 800063e:	701a      	strb	r2, [r3, #0]
	  txPacket[i] = 0;
 8000640:	4a1d      	ldr	r2, [pc, #116]	@ (80006b8 <main+0xb0>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	18d3      	adds	r3, r2, r3
 8000646:	2200      	movs	r2, #0
 8000648:	701a      	strb	r2, [r3, #0]
	  txLatest[i] = 0;
 800064a:	4a1c      	ldr	r2, [pc, #112]	@ (80006bc <main+0xb4>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	18d3      	adds	r3, r2, r3
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < TxPACKET_LENGTH; i++){
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3301      	adds	r3, #1
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b10      	cmp	r3, #16
 800065e:	ddea      	ble.n	8000636 <main+0x2e>
  }
  HAL_Delay(15000);
 8000660:	4b17      	ldr	r3, [pc, #92]	@ (80006c0 <main+0xb8>)
 8000662:	0018      	movs	r0, r3
 8000664:	f000 faf6 	bl	8000c54 <HAL_Delay>
	  //HAL_SPI_Receive(&hspi2, &rxMSG, 1, HAL_MAX_DELAY);
	  //if (rxMSG != CMD_SYNC) continue;
	  //HAL_SPI_Transmit(&hspi2, &txMSG, 1, HAL_MAX_DELAY);
	  //while(1){

	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	005a      	lsls	r2, r3, #1
 800066c:	23a0      	movs	r3, #160	@ 0xa0
 800066e:	05db      	lsls	r3, r3, #23
 8000670:	0011      	movs	r1, r2
 8000672:	0018      	movs	r0, r3
 8000674:	f000 fd47 	bl	8001106 <HAL_GPIO_TogglePin>
	  createtxPacket();
 8000678:	f7ff fe94 	bl	80003a4 <createtxPacket>
	  //HAL_Delay(20); //wait 20ms to make LED visibly blink
	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 800067c:	2380      	movs	r3, #128	@ 0x80
 800067e:	005a      	lsls	r2, r3, #1
 8000680:	23a0      	movs	r3, #160	@ 0xa0
 8000682:	05db      	lsls	r3, r3, #23
 8000684:	0011      	movs	r1, r2
 8000686:	0018      	movs	r0, r3
 8000688:	f000 fd3d 	bl	8001106 <HAL_GPIO_TogglePin>
	  memcpy(txLatest, txPacket, TxPACKET_LENGTH); //stable data buffer ready to be transmitted
 800068c:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <main+0xb4>)
 800068e:	4a0a      	ldr	r2, [pc, #40]	@ (80006b8 <main+0xb0>)
 8000690:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000692:	c313      	stmia	r3!, {r0, r1, r4}
 8000694:	6811      	ldr	r1, [r2, #0]
 8000696:	6019      	str	r1, [r3, #0]
 8000698:	7912      	ldrb	r2, [r2, #4]
 800069a:	711a      	strb	r2, [r3, #4]

	  HAL_SPI_Transmit(&hspi2, txLatest, TxPACKET_LENGTH, 2000); //HAL_MAX_DELAY
 800069c:	23fa      	movs	r3, #250	@ 0xfa
 800069e:	00db      	lsls	r3, r3, #3
 80006a0:	4906      	ldr	r1, [pc, #24]	@ (80006bc <main+0xb4>)
 80006a2:	4808      	ldr	r0, [pc, #32]	@ (80006c4 <main+0xbc>)
 80006a4:	2211      	movs	r2, #17
 80006a6:	f001 fae5 	bl	8001c74 <HAL_SPI_Transmit>
	  HAL_GPIO_TogglePin(LEDs_PORT, LED2);
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	e7dc      	b.n	8000668 <main+0x60>
 80006ae:	46c0      	nop			@ (mov r8, r8)
 80006b0:	50000400 	.word	0x50000400
 80006b4:	2000011c 	.word	0x2000011c
 80006b8:	200000f4 	.word	0x200000f4
 80006bc:	20000108 	.word	0x20000108
 80006c0:	00003a98 	.word	0x00003a98
 80006c4:	2000008c 	.word	0x2000008c

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b093      	sub	sp, #76	@ 0x4c
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	2410      	movs	r4, #16
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	0018      	movs	r0, r3
 80006d4:	2338      	movs	r3, #56	@ 0x38
 80006d6:	001a      	movs	r2, r3
 80006d8:	2100      	movs	r1, #0
 80006da:	f002 f933 	bl	8002944 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006de:	003b      	movs	r3, r7
 80006e0:	0018      	movs	r0, r3
 80006e2:	2310      	movs	r3, #16
 80006e4:	001a      	movs	r2, r3
 80006e6:	2100      	movs	r1, #0
 80006e8:	f002 f92c 	bl	8002944 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ec:	2380      	movs	r3, #128	@ 0x80
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fd23 	bl	800113c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	2202      	movs	r2, #2
 80006fa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fc:	193b      	adds	r3, r7, r4
 80006fe:	2280      	movs	r2, #128	@ 0x80
 8000700:	0052      	lsls	r2, r2, #1
 8000702:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000704:	193b      	adds	r3, r7, r4
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070a:	193b      	adds	r3, r7, r4
 800070c:	2240      	movs	r2, #64	@ 0x40
 800070e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000716:	193b      	adds	r3, r7, r4
 8000718:	0018      	movs	r0, r3
 800071a:	f000 fd4f 	bl	80011bc <HAL_RCC_OscConfig>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000722:	f000 f905 	bl	8000930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000726:	003b      	movs	r3, r7
 8000728:	2207      	movs	r2, #7
 800072a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800072c:	003b      	movs	r3, r7
 800072e:	2200      	movs	r2, #0
 8000730:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000732:	003b      	movs	r3, r7
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000738:	003b      	movs	r3, r7
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800073e:	003b      	movs	r3, r7
 8000740:	2100      	movs	r1, #0
 8000742:	0018      	movs	r0, r3
 8000744:	f001 f854 	bl	80017f0 <HAL_RCC_ClockConfig>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800074c:	f000 f8f0 	bl	8000930 <Error_Handler>
  }
}
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b013      	add	sp, #76	@ 0x4c
 8000756:	bd90      	pop	{r4, r7, pc}

08000758 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800075c:	4b1b      	ldr	r3, [pc, #108]	@ (80007cc <MX_SPI1_Init+0x74>)
 800075e:	4a1c      	ldr	r2, [pc, #112]	@ (80007d0 <MX_SPI1_Init+0x78>)
 8000760:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000762:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <MX_SPI1_Init+0x74>)
 8000764:	2282      	movs	r2, #130	@ 0x82
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MX_SPI1_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000770:	4b16      	ldr	r3, [pc, #88]	@ (80007cc <MX_SPI1_Init+0x74>)
 8000772:	22e0      	movs	r2, #224	@ 0xe0
 8000774:	00d2      	lsls	r2, r2, #3
 8000776:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000778:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <MX_SPI1_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <MX_SPI1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_SPI1_Init+0x74>)
 8000786:	2280      	movs	r2, #128	@ 0x80
 8000788:	0092      	lsls	r2, r2, #2
 800078a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800078c:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <MX_SPI1_Init+0x74>)
 800078e:	2220      	movs	r2, #32
 8000790:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_SPI1_Init+0x74>)
 8000794:	2200      	movs	r2, #0
 8000796:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_SPI1_Init+0x74>)
 800079a:	2200      	movs	r2, #0
 800079c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <MX_SPI1_Init+0x74>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_SPI1_Init+0x74>)
 80007a6:	2207      	movs	r2, #7
 80007a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <MX_SPI1_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_SPI1_Init+0x74>)
 80007b2:	2208      	movs	r2, #8
 80007b4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007b6:	4b05      	ldr	r3, [pc, #20]	@ (80007cc <MX_SPI1_Init+0x74>)
 80007b8:	0018      	movs	r0, r3
 80007ba:	f001 f9a3 	bl	8001b04 <HAL_SPI_Init>
 80007be:	1e03      	subs	r3, r0, #0
 80007c0:	d001      	beq.n	80007c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80007c2:	f000 f8b5 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007c6:	46c0      	nop			@ (mov r8, r8)
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	20000028 	.word	0x20000028
 80007d0:	40013000 	.word	0x40013000

080007d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007d8:	4b19      	ldr	r3, [pc, #100]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007da:	4a1a      	ldr	r2, [pc, #104]	@ (8000844 <MX_SPI2_Init+0x70>)
 80007dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80007de:	4b18      	ldr	r3, [pc, #96]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007e4:	4b16      	ldr	r3, [pc, #88]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ea:	4b15      	ldr	r3, [pc, #84]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007ec:	22e0      	movs	r2, #224	@ 0xe0
 80007ee:	00d2      	lsls	r2, r2, #3
 80007f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f2:	4b13      	ldr	r3, [pc, #76]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f8:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_SPI2_Init+0x6c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007fe:	4b10      	ldr	r3, [pc, #64]	@ (8000840 <MX_SPI2_Init+0x6c>)
 8000800:	2280      	movs	r2, #128	@ 0x80
 8000802:	0092      	lsls	r2, r2, #2
 8000804:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_SPI2_Init+0x6c>)
 8000808:	2200      	movs	r2, #0
 800080a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_SPI2_Init+0x6c>)
 800080e:	2200      	movs	r2, #0
 8000810:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000812:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_SPI2_Init+0x6c>)
 8000814:	2200      	movs	r2, #0
 8000816:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_SPI2_Init+0x6c>)
 800081a:	2207      	movs	r2, #7
 800081c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_SPI2_Init+0x6c>)
 8000820:	2200      	movs	r2, #0
 8000822:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_SPI2_Init+0x6c>)
 8000826:	2200      	movs	r2, #0
 8000828:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800082a:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <MX_SPI2_Init+0x6c>)
 800082c:	0018      	movs	r0, r3
 800082e:	f001 f969 	bl	8001b04 <HAL_SPI_Init>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8000836:	f000 f87b 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800083a:	46c0      	nop			@ (mov r8, r8)
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	2000008c 	.word	0x2000008c
 8000844:	40003800 	.word	0x40003800

08000848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000848:	b590      	push	{r4, r7, lr}
 800084a:	b089      	sub	sp, #36	@ 0x24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084e:	240c      	movs	r4, #12
 8000850:	193b      	adds	r3, r7, r4
 8000852:	0018      	movs	r0, r3
 8000854:	2314      	movs	r3, #20
 8000856:	001a      	movs	r2, r3
 8000858:	2100      	movs	r1, #0
 800085a:	f002 f873 	bl	8002944 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b32      	ldr	r3, [pc, #200]	@ (8000928 <MX_GPIO_Init+0xe0>)
 8000860:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000862:	4b31      	ldr	r3, [pc, #196]	@ (8000928 <MX_GPIO_Init+0xe0>)
 8000864:	2101      	movs	r1, #1
 8000866:	430a      	orrs	r2, r1
 8000868:	635a      	str	r2, [r3, #52]	@ 0x34
 800086a:	4b2f      	ldr	r3, [pc, #188]	@ (8000928 <MX_GPIO_Init+0xe0>)
 800086c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800086e:	2201      	movs	r2, #1
 8000870:	4013      	ands	r3, r2
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b2c      	ldr	r3, [pc, #176]	@ (8000928 <MX_GPIO_Init+0xe0>)
 8000878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800087a:	4b2b      	ldr	r3, [pc, #172]	@ (8000928 <MX_GPIO_Init+0xe0>)
 800087c:	2102      	movs	r1, #2
 800087e:	430a      	orrs	r2, r1
 8000880:	635a      	str	r2, [r3, #52]	@ 0x34
 8000882:	4b29      	ldr	r3, [pc, #164]	@ (8000928 <MX_GPIO_Init+0xe0>)
 8000884:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000886:	2202      	movs	r2, #2
 8000888:	4013      	ands	r3, r2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_Output_LED1_Pin|GPIO_Output_LED2_Pin, GPIO_PIN_RESET);
 800088e:	2390      	movs	r3, #144	@ 0x90
 8000890:	0119      	lsls	r1, r3, #4
 8000892:	23a0      	movs	r3, #160	@ 0xa0
 8000894:	05db      	lsls	r3, r3, #23
 8000896:	2200      	movs	r2, #0
 8000898:	0018      	movs	r0, r3
 800089a:	f000 fc17 	bl	80010cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_Output_CS1_Pin|GPIO_Output_CS2_Pin|GPIO_Output_CS3_Pin|GPIO_Output_CS4_Pin
 800089e:	23fc      	movs	r3, #252	@ 0xfc
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	4822      	ldr	r0, [pc, #136]	@ (800092c <MX_GPIO_Init+0xe4>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	0019      	movs	r1, r3
 80008a8:	f000 fc10 	bl	80010cc <HAL_GPIO_WritePin>
                          |GPIO_Output_CS5_Pin|GPIO_Output_CS6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : GPIO_Input_CSPSB_Pin */
  GPIO_InitStruct.Pin = GPIO_Input_CSPSB_Pin;
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	2202      	movs	r2, #2
 80008b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008b2:	193b      	adds	r3, r7, r4
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	2201      	movs	r2, #1
 80008bc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_Input_CSPSB_GPIO_Port, &GPIO_InitStruct);
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	4a1a      	ldr	r2, [pc, #104]	@ (800092c <MX_GPIO_Init+0xe4>)
 80008c2:	0019      	movs	r1, r3
 80008c4:	0010      	movs	r0, r2
 80008c6:	f000 fa9d 	bl	8000e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Output_LED1_Pin GPIO_Output_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_LED1_Pin|GPIO_Output_LED2_Pin;
 80008ca:	0021      	movs	r1, r4
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2290      	movs	r2, #144	@ 0x90
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	000c      	movs	r4, r1
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	2201      	movs	r2, #1
 80008da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2200      	movs	r2, #0
 80008e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	193a      	adds	r2, r7, r4
 80008ea:	23a0      	movs	r3, #160	@ 0xa0
 80008ec:	05db      	lsls	r3, r3, #23
 80008ee:	0011      	movs	r1, r2
 80008f0:	0018      	movs	r0, r3
 80008f2:	f000 fa87 	bl	8000e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_Output_CS1_Pin GPIO_Output_CS2_Pin GPIO_Output_CS3_Pin GPIO_Output_CS4_Pin
                           GPIO_Output_CS5_Pin GPIO_Output_CS6_Pin */
  GPIO_InitStruct.Pin = GPIO_Output_CS1_Pin|GPIO_Output_CS2_Pin|GPIO_Output_CS3_Pin|GPIO_Output_CS4_Pin
 80008f6:	0021      	movs	r1, r4
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	22fc      	movs	r2, #252	@ 0xfc
 80008fc:	0052      	lsls	r2, r2, #1
 80008fe:	601a      	str	r2, [r3, #0]
                          |GPIO_Output_CS5_Pin|GPIO_Output_CS6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000900:	187b      	adds	r3, r7, r1
 8000902:	2201      	movs	r2, #1
 8000904:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000906:	187b      	adds	r3, r7, r1
 8000908:	2201      	movs	r2, #1
 800090a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	187b      	adds	r3, r7, r1
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000912:	187b      	adds	r3, r7, r1
 8000914:	4a05      	ldr	r2, [pc, #20]	@ (800092c <MX_GPIO_Init+0xe4>)
 8000916:	0019      	movs	r1, r3
 8000918:	0010      	movs	r0, r2
 800091a:	f000 fa73 	bl	8000e04 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b009      	add	sp, #36	@ 0x24
 8000924:	bd90      	pop	{r4, r7, pc}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	40021000 	.word	0x40021000
 800092c:	50000400 	.word	0x50000400

08000930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000934:	b672      	cpsid	i
}
 8000936:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000938:	46c0      	nop			@ (mov r8, r8)
 800093a:	e7fd      	b.n	8000938 <Error_Handler+0x8>

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <HAL_MspInit+0x44>)
 8000944:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <HAL_MspInit+0x44>)
 8000948:	2101      	movs	r1, #1
 800094a:	430a      	orrs	r2, r1
 800094c:	641a      	str	r2, [r3, #64]	@ 0x40
 800094e:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <HAL_MspInit+0x44>)
 8000950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000952:	2201      	movs	r2, #1
 8000954:	4013      	ands	r3, r2
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095a:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <HAL_MspInit+0x44>)
 800095c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800095e:	4b08      	ldr	r3, [pc, #32]	@ (8000980 <HAL_MspInit+0x44>)
 8000960:	2180      	movs	r1, #128	@ 0x80
 8000962:	0549      	lsls	r1, r1, #21
 8000964:	430a      	orrs	r2, r1
 8000966:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000968:	4b05      	ldr	r3, [pc, #20]	@ (8000980 <HAL_MspInit+0x44>)
 800096a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800096c:	2380      	movs	r3, #128	@ 0x80
 800096e:	055b      	lsls	r3, r3, #21
 8000970:	4013      	ands	r3, r2
 8000972:	603b      	str	r3, [r7, #0]
 8000974:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	40021000 	.word	0x40021000

08000984 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b08d      	sub	sp, #52	@ 0x34
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	241c      	movs	r4, #28
 800098e:	193b      	adds	r3, r7, r4
 8000990:	0018      	movs	r0, r3
 8000992:	2314      	movs	r3, #20
 8000994:	001a      	movs	r2, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f001 ffd4 	bl	8002944 <memset>
  if(hspi->Instance==SPI1)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a42      	ldr	r2, [pc, #264]	@ (8000aac <HAL_SPI_MspInit+0x128>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d131      	bne.n	8000a0a <HAL_SPI_MspInit+0x86>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009a6:	4b42      	ldr	r3, [pc, #264]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009aa:	4b41      	ldr	r3, [pc, #260]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009ac:	2180      	movs	r1, #128	@ 0x80
 80009ae:	0149      	lsls	r1, r1, #5
 80009b0:	430a      	orrs	r2, r1
 80009b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80009b4:	4b3e      	ldr	r3, [pc, #248]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009b8:	2380      	movs	r3, #128	@ 0x80
 80009ba:	015b      	lsls	r3, r3, #5
 80009bc:	4013      	ands	r3, r2
 80009be:	61bb      	str	r3, [r7, #24]
 80009c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b3b      	ldr	r3, [pc, #236]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009c6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009c8:	2101      	movs	r1, #1
 80009ca:	430a      	orrs	r2, r1
 80009cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80009ce:	4b38      	ldr	r3, [pc, #224]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 80009d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009d2:	2201      	movs	r2, #1
 80009d4:	4013      	ands	r3, r2
 80009d6:	617b      	str	r3, [r7, #20]
 80009d8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009da:	0021      	movs	r1, r4
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	22e0      	movs	r2, #224	@ 0xe0
 80009e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2202      	movs	r2, #2
 80009e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2200      	movs	r2, #0
 80009f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	187a      	adds	r2, r7, r1
 80009fc:	23a0      	movs	r3, #160	@ 0xa0
 80009fe:	05db      	lsls	r3, r3, #23
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 f9fe 	bl	8000e04 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000a08:	e04c      	b.n	8000aa4 <HAL_SPI_MspInit+0x120>
  else if(hspi->Instance==SPI2)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a29      	ldr	r2, [pc, #164]	@ (8000ab4 <HAL_SPI_MspInit+0x130>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d147      	bne.n	8000aa4 <HAL_SPI_MspInit+0x120>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a14:	4b26      	ldr	r3, [pc, #152]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a18:	4b25      	ldr	r3, [pc, #148]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a1a:	2180      	movs	r1, #128	@ 0x80
 8000a1c:	01c9      	lsls	r1, r1, #7
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a22:	4b23      	ldr	r3, [pc, #140]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a26:	2380      	movs	r3, #128	@ 0x80
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a30:	4b1f      	ldr	r3, [pc, #124]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a34:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a36:	2101      	movs	r1, #1
 8000a38:	430a      	orrs	r2, r1
 8000a3a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ab0 <HAL_SPI_MspInit+0x12c>)
 8000a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a40:	2201      	movs	r2, #1
 8000a42:	4013      	ands	r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
 8000a46:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000a48:	241c      	movs	r4, #28
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2209      	movs	r2, #9
 8000a4e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	2202      	movs	r2, #2
 8000a54:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	193b      	adds	r3, r7, r4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	193b      	adds	r3, r7, r4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000a62:	193b      	adds	r3, r7, r4
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a68:	193a      	adds	r2, r7, r4
 8000a6a:	23a0      	movs	r3, #160	@ 0xa0
 8000a6c:	05db      	lsls	r3, r3, #23
 8000a6e:	0011      	movs	r1, r2
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 f9c7 	bl	8000e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000a76:	0021      	movs	r1, r4
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2210      	movs	r2, #16
 8000a7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2202      	movs	r2, #2
 8000a82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2201      	movs	r2, #1
 8000a94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	187a      	adds	r2, r7, r1
 8000a98:	23a0      	movs	r3, #160	@ 0xa0
 8000a9a:	05db      	lsls	r3, r3, #23
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 f9b0 	bl	8000e04 <HAL_GPIO_Init>
}
 8000aa4:	46c0      	nop			@ (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b00d      	add	sp, #52	@ 0x34
 8000aaa:	bd90      	pop	{r4, r7, pc}
 8000aac:	40013000 	.word	0x40013000
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	40003800 	.word	0x40003800

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	e7fd      	b.n	8000abc <NMI_Handler+0x4>

08000ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	e7fd      	b.n	8000ac4 <HardFault_Handler+0x4>

08000ac8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae0:	f000 f89c 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ae4:	46c0      	nop			@ (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000af4:	480d      	ldr	r0, [pc, #52]	@ (8000b2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000af6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000af8:	f7ff fff7 	bl	8000aea <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000afc:	480c      	ldr	r0, [pc, #48]	@ (8000b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000afe:	490d      	ldr	r1, [pc, #52]	@ (8000b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b00:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <LoopForever+0xe>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0a      	ldr	r2, [pc, #40]	@ (8000b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b14:	4c0a      	ldr	r4, [pc, #40]	@ (8000b40 <LoopForever+0x16>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b22:	f001 ff17 	bl	8002954 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b26:	f7ff fd6f 	bl	8000608 <main>

08000b2a <LoopForever>:

LoopForever:
  b LoopForever
 8000b2a:	e7fe      	b.n	8000b2a <LoopForever>
  ldr   r0, =_estack
 8000b2c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b34:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b38:	08002a00 	.word	0x08002a00
  ldr r2, =_sbss
 8000b3c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b40:	20000134 	.word	0x20000134

08000b44 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC1_IRQHandler>
	...

08000b48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b4e:	1dfb      	adds	r3, r7, #7
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b54:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <HAL_Init+0x3c>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_Init+0x3c>)
 8000b5a:	2180      	movs	r1, #128	@ 0x80
 8000b5c:	0049      	lsls	r1, r1, #1
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b62:	2003      	movs	r0, #3
 8000b64:	f000 f810 	bl	8000b88 <HAL_InitTick>
 8000b68:	1e03      	subs	r3, r0, #0
 8000b6a:	d003      	beq.n	8000b74 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	e001      	b.n	8000b78 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b74:	f7ff fee2 	bl	800093c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b78:	1dfb      	adds	r3, r7, #7
 8000b7a:	781b      	ldrb	r3, [r3, #0]
}
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b002      	add	sp, #8
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40022000 	.word	0x40022000

08000b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b90:	230f      	movs	r3, #15
 8000b92:	18fb      	adds	r3, r7, r3
 8000b94:	2200      	movs	r2, #0
 8000b96:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b98:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <HAL_InitTick+0x88>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d02b      	beq.n	8000bf8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <HAL_InitTick+0x8c>)
 8000ba2:	681c      	ldr	r4, [r3, #0]
 8000ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c10 <HAL_InitTick+0x88>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	0019      	movs	r1, r3
 8000baa:	23fa      	movs	r3, #250	@ 0xfa
 8000bac:	0098      	lsls	r0, r3, #2
 8000bae:	f7ff faa9 	bl	8000104 <__udivsi3>
 8000bb2:	0003      	movs	r3, r0
 8000bb4:	0019      	movs	r1, r3
 8000bb6:	0020      	movs	r0, r4
 8000bb8:	f7ff faa4 	bl	8000104 <__udivsi3>
 8000bbc:	0003      	movs	r3, r0
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f000 f913 	bl	8000dea <HAL_SYSTICK_Config>
 8000bc4:	1e03      	subs	r3, r0, #0
 8000bc6:	d112      	bne.n	8000bee <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b03      	cmp	r3, #3
 8000bcc:	d80a      	bhi.n	8000be4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	425b      	negs	r3, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f000 f8f2 	bl	8000dc0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <HAL_InitTick+0x90>)
 8000bde:	687a      	ldr	r2, [r7, #4]
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	e00d      	b.n	8000c00 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000be4:	230f      	movs	r3, #15
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
 8000bec:	e008      	b.n	8000c00 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bee:	230f      	movs	r3, #15
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	e003      	b.n	8000c00 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bf8:	230f      	movs	r3, #15
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c00:	230f      	movs	r3, #15
 8000c02:	18fb      	adds	r3, r7, r3
 8000c04:	781b      	ldrb	r3, [r3, #0]
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b005      	add	sp, #20
 8000c0c:	bd90      	pop	{r4, r7, pc}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	20000008 	.word	0x20000008
 8000c14:	20000000 	.word	0x20000000
 8000c18:	20000004 	.word	0x20000004

08000c1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c20:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <HAL_IncTick+0x1c>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	001a      	movs	r2, r3
 8000c26:	4b05      	ldr	r3, [pc, #20]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	18d2      	adds	r2, r2, r3
 8000c2c:	4b03      	ldr	r3, [pc, #12]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c2e:	601a      	str	r2, [r3, #0]
}
 8000c30:	46c0      	nop			@ (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			@ (mov r8, r8)
 8000c38:	20000008 	.word	0x20000008
 8000c3c:	20000130 	.word	0x20000130

08000c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  return uwTick;
 8000c44:	4b02      	ldr	r3, [pc, #8]	@ (8000c50 <HAL_GetTick+0x10>)
 8000c46:	681b      	ldr	r3, [r3, #0]
}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	46c0      	nop			@ (mov r8, r8)
 8000c50:	20000130 	.word	0x20000130

08000c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c5c:	f7ff fff0 	bl	8000c40 <HAL_GetTick>
 8000c60:	0003      	movs	r3, r0
 8000c62:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	d005      	beq.n	8000c7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c98 <HAL_Delay+0x44>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	001a      	movs	r2, r3
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	189b      	adds	r3, r3, r2
 8000c78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	f7ff ffe0 	bl	8000c40 <HAL_GetTick>
 8000c80:	0002      	movs	r2, r0
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d8f7      	bhi.n	8000c7c <HAL_Delay+0x28>
  {
  }
}
 8000c8c:	46c0      	nop			@ (mov r8, r8)
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	b004      	add	sp, #16
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	20000008 	.word	0x20000008

08000c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	0002      	movs	r2, r0
 8000ca4:	6039      	str	r1, [r7, #0]
 8000ca6:	1dfb      	adds	r3, r7, #7
 8000ca8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000caa:	1dfb      	adds	r3, r7, #7
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cb0:	d828      	bhi.n	8000d04 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cb2:	4a2f      	ldr	r2, [pc, #188]	@ (8000d70 <__NVIC_SetPriority+0xd4>)
 8000cb4:	1dfb      	adds	r3, r7, #7
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	089b      	lsrs	r3, r3, #2
 8000cbc:	33c0      	adds	r3, #192	@ 0xc0
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	589b      	ldr	r3, [r3, r2]
 8000cc2:	1dfa      	adds	r2, r7, #7
 8000cc4:	7812      	ldrb	r2, [r2, #0]
 8000cc6:	0011      	movs	r1, r2
 8000cc8:	2203      	movs	r2, #3
 8000cca:	400a      	ands	r2, r1
 8000ccc:	00d2      	lsls	r2, r2, #3
 8000cce:	21ff      	movs	r1, #255	@ 0xff
 8000cd0:	4091      	lsls	r1, r2
 8000cd2:	000a      	movs	r2, r1
 8000cd4:	43d2      	mvns	r2, r2
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	019b      	lsls	r3, r3, #6
 8000cde:	22ff      	movs	r2, #255	@ 0xff
 8000ce0:	401a      	ands	r2, r3
 8000ce2:	1dfb      	adds	r3, r7, #7
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	2303      	movs	r3, #3
 8000cea:	4003      	ands	r3, r0
 8000cec:	00db      	lsls	r3, r3, #3
 8000cee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cf0:	481f      	ldr	r0, [pc, #124]	@ (8000d70 <__NVIC_SetPriority+0xd4>)
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	b25b      	sxtb	r3, r3
 8000cf8:	089b      	lsrs	r3, r3, #2
 8000cfa:	430a      	orrs	r2, r1
 8000cfc:	33c0      	adds	r3, #192	@ 0xc0
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d02:	e031      	b.n	8000d68 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d04:	4a1b      	ldr	r2, [pc, #108]	@ (8000d74 <__NVIC_SetPriority+0xd8>)
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	0019      	movs	r1, r3
 8000d0c:	230f      	movs	r3, #15
 8000d0e:	400b      	ands	r3, r1
 8000d10:	3b08      	subs	r3, #8
 8000d12:	089b      	lsrs	r3, r3, #2
 8000d14:	3306      	adds	r3, #6
 8000d16:	009b      	lsls	r3, r3, #2
 8000d18:	18d3      	adds	r3, r2, r3
 8000d1a:	3304      	adds	r3, #4
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	1dfa      	adds	r2, r7, #7
 8000d20:	7812      	ldrb	r2, [r2, #0]
 8000d22:	0011      	movs	r1, r2
 8000d24:	2203      	movs	r2, #3
 8000d26:	400a      	ands	r2, r1
 8000d28:	00d2      	lsls	r2, r2, #3
 8000d2a:	21ff      	movs	r1, #255	@ 0xff
 8000d2c:	4091      	lsls	r1, r2
 8000d2e:	000a      	movs	r2, r1
 8000d30:	43d2      	mvns	r2, r2
 8000d32:	401a      	ands	r2, r3
 8000d34:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	019b      	lsls	r3, r3, #6
 8000d3a:	22ff      	movs	r2, #255	@ 0xff
 8000d3c:	401a      	ands	r2, r3
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	0018      	movs	r0, r3
 8000d44:	2303      	movs	r3, #3
 8000d46:	4003      	ands	r3, r0
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d4c:	4809      	ldr	r0, [pc, #36]	@ (8000d74 <__NVIC_SetPriority+0xd8>)
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	001c      	movs	r4, r3
 8000d54:	230f      	movs	r3, #15
 8000d56:	4023      	ands	r3, r4
 8000d58:	3b08      	subs	r3, #8
 8000d5a:	089b      	lsrs	r3, r3, #2
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	3306      	adds	r3, #6
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	18c3      	adds	r3, r0, r3
 8000d64:	3304      	adds	r3, #4
 8000d66:	601a      	str	r2, [r3, #0]
}
 8000d68:	46c0      	nop			@ (mov r8, r8)
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	b003      	add	sp, #12
 8000d6e:	bd90      	pop	{r4, r7, pc}
 8000d70:	e000e100 	.word	0xe000e100
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	2380      	movs	r3, #128	@ 0x80
 8000d86:	045b      	lsls	r3, r3, #17
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d301      	bcc.n	8000d90 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e010      	b.n	8000db2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d90:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <SysTick_Config+0x44>)
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	3a01      	subs	r2, #1
 8000d96:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d98:	2301      	movs	r3, #1
 8000d9a:	425b      	negs	r3, r3
 8000d9c:	2103      	movs	r1, #3
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f7ff ff7c 	bl	8000c9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <SysTick_Config+0x44>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <SysTick_Config+0x44>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	0018      	movs	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b002      	add	sp, #8
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
 8000dca:	210f      	movs	r1, #15
 8000dcc:	187b      	adds	r3, r7, r1
 8000dce:	1c02      	adds	r2, r0, #0
 8000dd0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	187b      	adds	r3, r7, r1
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b25b      	sxtb	r3, r3
 8000dda:	0011      	movs	r1, r2
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f7ff ff5d 	bl	8000c9c <__NVIC_SetPriority>
}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b004      	add	sp, #16
 8000de8:	bd80      	pop	{r7, pc}

08000dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	0018      	movs	r0, r3
 8000df6:	f7ff ffbf 	bl	8000d78 <SysTick_Config>
 8000dfa:	0003      	movs	r3, r0
}
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b002      	add	sp, #8
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e12:	e147      	b.n	80010a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2101      	movs	r1, #1
 8000e1a:	697a      	ldr	r2, [r7, #20]
 8000e1c:	4091      	lsls	r1, r2
 8000e1e:	000a      	movs	r2, r1
 8000e20:	4013      	ands	r3, r2
 8000e22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d100      	bne.n	8000e2c <HAL_GPIO_Init+0x28>
 8000e2a:	e138      	b.n	800109e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	2203      	movs	r2, #3
 8000e32:	4013      	ands	r3, r2
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d005      	beq.n	8000e44 <HAL_GPIO_Init+0x40>
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	4013      	ands	r3, r2
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d130      	bne.n	8000ea6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	689b      	ldr	r3, [r3, #8]
 8000e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	409a      	lsls	r2, r3
 8000e52:	0013      	movs	r3, r2
 8000e54:	43da      	mvns	r2, r3
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	68da      	ldr	r2, [r3, #12]
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	409a      	lsls	r2, r3
 8000e66:	0013      	movs	r3, r2
 8000e68:	693a      	ldr	r2, [r7, #16]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	091b      	lsrs	r3, r3, #4
 8000e90:	2201      	movs	r2, #1
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2203      	movs	r2, #3
 8000eac:	4013      	ands	r3, r2
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d017      	beq.n	8000ee2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	2203      	movs	r2, #3
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	2203      	movs	r2, #3
 8000ee8:	4013      	ands	r3, r2
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d123      	bne.n	8000f36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	08da      	lsrs	r2, r3, #3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3208      	adds	r2, #8
 8000ef6:	0092      	lsls	r2, r2, #2
 8000ef8:	58d3      	ldr	r3, [r2, r3]
 8000efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	2207      	movs	r2, #7
 8000f00:	4013      	ands	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	220f      	movs	r2, #15
 8000f06:	409a      	lsls	r2, r3
 8000f08:	0013      	movs	r3, r2
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	691a      	ldr	r2, [r3, #16]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	2107      	movs	r1, #7
 8000f1a:	400b      	ands	r3, r1
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	08da      	lsrs	r2, r3, #3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3208      	adds	r2, #8
 8000f30:	0092      	lsls	r2, r2, #2
 8000f32:	6939      	ldr	r1, [r7, #16]
 8000f34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	2203      	movs	r2, #3
 8000f42:	409a      	lsls	r2, r3
 8000f44:	0013      	movs	r3, r2
 8000f46:	43da      	mvns	r2, r3
 8000f48:	693b      	ldr	r3, [r7, #16]
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2203      	movs	r2, #3
 8000f54:	401a      	ands	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	685a      	ldr	r2, [r3, #4]
 8000f6e:	23c0      	movs	r3, #192	@ 0xc0
 8000f70:	029b      	lsls	r3, r3, #10
 8000f72:	4013      	ands	r3, r2
 8000f74:	d100      	bne.n	8000f78 <HAL_GPIO_Init+0x174>
 8000f76:	e092      	b.n	800109e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f78:	4a50      	ldr	r2, [pc, #320]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	089b      	lsrs	r3, r3, #2
 8000f7e:	3318      	adds	r3, #24
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	589b      	ldr	r3, [r3, r2]
 8000f84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2203      	movs	r2, #3
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	220f      	movs	r2, #15
 8000f90:	409a      	lsls	r2, r3
 8000f92:	0013      	movs	r3, r2
 8000f94:	43da      	mvns	r2, r3
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f9c:	687a      	ldr	r2, [r7, #4]
 8000f9e:	23a0      	movs	r3, #160	@ 0xa0
 8000fa0:	05db      	lsls	r3, r3, #23
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d013      	beq.n	8000fce <HAL_GPIO_Init+0x1ca>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a45      	ldr	r2, [pc, #276]	@ (80010c0 <HAL_GPIO_Init+0x2bc>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d00d      	beq.n	8000fca <HAL_GPIO_Init+0x1c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	4a44      	ldr	r2, [pc, #272]	@ (80010c4 <HAL_GPIO_Init+0x2c0>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d007      	beq.n	8000fc6 <HAL_GPIO_Init+0x1c2>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a43      	ldr	r2, [pc, #268]	@ (80010c8 <HAL_GPIO_Init+0x2c4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d101      	bne.n	8000fc2 <HAL_GPIO_Init+0x1be>
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	e006      	b.n	8000fd0 <HAL_GPIO_Init+0x1cc>
 8000fc2:	2305      	movs	r3, #5
 8000fc4:	e004      	b.n	8000fd0 <HAL_GPIO_Init+0x1cc>
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	e002      	b.n	8000fd0 <HAL_GPIO_Init+0x1cc>
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <HAL_GPIO_Init+0x1cc>
 8000fce:	2300      	movs	r3, #0
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	2103      	movs	r1, #3
 8000fd4:	400a      	ands	r2, r1
 8000fd6:	00d2      	lsls	r2, r2, #3
 8000fd8:	4093      	lsls	r3, r2
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000fe0:	4936      	ldr	r1, [pc, #216]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	089b      	lsrs	r3, r3, #2
 8000fe6:	3318      	adds	r3, #24
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fee:	4b33      	ldr	r3, [pc, #204]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685a      	ldr	r2, [r3, #4]
 8001002:	2380      	movs	r3, #128	@ 0x80
 8001004:	035b      	lsls	r3, r3, #13
 8001006:	4013      	ands	r3, r2
 8001008:	d003      	beq.n	8001012 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001012:	4b2a      	ldr	r3, [pc, #168]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001018:	4b28      	ldr	r3, [pc, #160]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	43da      	mvns	r2, r3
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685a      	ldr	r2, [r3, #4]
 800102c:	2380      	movs	r3, #128	@ 0x80
 800102e:	039b      	lsls	r3, r3, #14
 8001030:	4013      	ands	r3, r2
 8001032:	d003      	beq.n	800103c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4313      	orrs	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800103c:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 800103e:	693a      	ldr	r2, [r7, #16]
 8001040:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001042:	4a1e      	ldr	r2, [pc, #120]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8001044:	2384      	movs	r3, #132	@ 0x84
 8001046:	58d3      	ldr	r3, [r2, r3]
 8001048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	43da      	mvns	r2, r3
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	4013      	ands	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685a      	ldr	r2, [r3, #4]
 8001058:	2380      	movs	r3, #128	@ 0x80
 800105a:	029b      	lsls	r3, r3, #10
 800105c:	4013      	ands	r3, r2
 800105e:	d003      	beq.n	8001068 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001060:	693a      	ldr	r2, [r7, #16]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001068:	4914      	ldr	r1, [pc, #80]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 800106a:	2284      	movs	r2, #132	@ 0x84
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001070:	4a12      	ldr	r2, [pc, #72]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8001072:	2380      	movs	r3, #128	@ 0x80
 8001074:	58d3      	ldr	r3, [r2, r3]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	43da      	mvns	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	2380      	movs	r3, #128	@ 0x80
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	4013      	ands	r3, r2
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001096:	4909      	ldr	r1, [pc, #36]	@ (80010bc <HAL_GPIO_Init+0x2b8>)
 8001098:	2280      	movs	r2, #128	@ 0x80
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	3301      	adds	r3, #1
 80010a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	40da      	lsrs	r2, r3
 80010ac:	1e13      	subs	r3, r2, #0
 80010ae:	d000      	beq.n	80010b2 <HAL_GPIO_Init+0x2ae>
 80010b0:	e6b0      	b.n	8000e14 <HAL_GPIO_Init+0x10>
  }
}
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	b006      	add	sp, #24
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40021800 	.word	0x40021800
 80010c0:	50000400 	.word	0x50000400
 80010c4:	50000800 	.word	0x50000800
 80010c8:	50000c00 	.word	0x50000c00

080010cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	0008      	movs	r0, r1
 80010d6:	0011      	movs	r1, r2
 80010d8:	1cbb      	adds	r3, r7, #2
 80010da:	1c02      	adds	r2, r0, #0
 80010dc:	801a      	strh	r2, [r3, #0]
 80010de:	1c7b      	adds	r3, r7, #1
 80010e0:	1c0a      	adds	r2, r1, #0
 80010e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010e4:	1c7b      	adds	r3, r7, #1
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d004      	beq.n	80010f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010ec:	1cbb      	adds	r3, r7, #2
 80010ee:	881a      	ldrh	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010f4:	e003      	b.n	80010fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010f6:	1cbb      	adds	r3, r7, #2
 80010f8:	881a      	ldrh	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010fe:	46c0      	nop			@ (mov r8, r8)
 8001100:	46bd      	mov	sp, r7
 8001102:	b002      	add	sp, #8
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b084      	sub	sp, #16
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
 800110e:	000a      	movs	r2, r1
 8001110:	1cbb      	adds	r3, r7, #2
 8001112:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800111a:	1cbb      	adds	r3, r7, #2
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	4013      	ands	r3, r2
 8001122:	041a      	lsls	r2, r3, #16
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	43db      	mvns	r3, r3
 8001128:	1cb9      	adds	r1, r7, #2
 800112a:	8809      	ldrh	r1, [r1, #0]
 800112c:	400b      	ands	r3, r1
 800112e:	431a      	orrs	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	619a      	str	r2, [r3, #24]
}
 8001134:	46c0      	nop			@ (mov r8, r8)
 8001136:	46bd      	mov	sp, r7
 8001138:	b004      	add	sp, #16
 800113a:	bd80      	pop	{r7, pc}

0800113c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001144:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a19      	ldr	r2, [pc, #100]	@ (80011b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800114a:	4013      	ands	r3, r2
 800114c:	0019      	movs	r1, r3
 800114e:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	430a      	orrs	r2, r1
 8001154:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	2380      	movs	r3, #128	@ 0x80
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	429a      	cmp	r2, r3
 800115e:	d11f      	bne.n	80011a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001160:	4b14      	ldr	r3, [pc, #80]	@ (80011b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	0013      	movs	r3, r2
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	189b      	adds	r3, r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4912      	ldr	r1, [pc, #72]	@ (80011b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800116e:	0018      	movs	r0, r3
 8001170:	f7fe ffc8 	bl	8000104 <__udivsi3>
 8001174:	0003      	movs	r3, r0
 8001176:	3301      	adds	r3, #1
 8001178:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800117a:	e008      	b.n	800118e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	3b01      	subs	r3, #1
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	e001      	b.n	800118e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e009      	b.n	80011a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	2380      	movs	r3, #128	@ 0x80
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	401a      	ands	r2, r3
 8001198:	2380      	movs	r3, #128	@ 0x80
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	429a      	cmp	r2, r3
 800119e:	d0ed      	beq.n	800117c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	0018      	movs	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b004      	add	sp, #16
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	40007000 	.word	0x40007000
 80011b0:	fffff9ff 	.word	0xfffff9ff
 80011b4:	20000000 	.word	0x20000000
 80011b8:	000f4240 	.word	0x000f4240

080011bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e2fe      	b.n	80017cc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2201      	movs	r2, #1
 80011d4:	4013      	ands	r3, r2
 80011d6:	d100      	bne.n	80011da <HAL_RCC_OscConfig+0x1e>
 80011d8:	e07c      	b.n	80012d4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011da:	4bc3      	ldr	r3, [pc, #780]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	2238      	movs	r2, #56	@ 0x38
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e4:	4bc0      	ldr	r3, [pc, #768]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	2203      	movs	r2, #3
 80011ea:	4013      	ands	r3, r2
 80011ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	2b10      	cmp	r3, #16
 80011f2:	d102      	bne.n	80011fa <HAL_RCC_OscConfig+0x3e>
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d002      	beq.n	8001200 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	2b08      	cmp	r3, #8
 80011fe:	d10b      	bne.n	8001218 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001200:	4bb9      	ldr	r3, [pc, #740]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	2380      	movs	r3, #128	@ 0x80
 8001206:	029b      	lsls	r3, r3, #10
 8001208:	4013      	ands	r3, r2
 800120a:	d062      	beq.n	80012d2 <HAL_RCC_OscConfig+0x116>
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d15e      	bne.n	80012d2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e2d9      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	2380      	movs	r3, #128	@ 0x80
 800121e:	025b      	lsls	r3, r3, #9
 8001220:	429a      	cmp	r2, r3
 8001222:	d107      	bne.n	8001234 <HAL_RCC_OscConfig+0x78>
 8001224:	4bb0      	ldr	r3, [pc, #704]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4baf      	ldr	r3, [pc, #700]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800122a:	2180      	movs	r1, #128	@ 0x80
 800122c:	0249      	lsls	r1, r1, #9
 800122e:	430a      	orrs	r2, r1
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	e020      	b.n	8001276 <HAL_RCC_OscConfig+0xba>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	23a0      	movs	r3, #160	@ 0xa0
 800123a:	02db      	lsls	r3, r3, #11
 800123c:	429a      	cmp	r2, r3
 800123e:	d10e      	bne.n	800125e <HAL_RCC_OscConfig+0xa2>
 8001240:	4ba9      	ldr	r3, [pc, #676]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4ba8      	ldr	r3, [pc, #672]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001246:	2180      	movs	r1, #128	@ 0x80
 8001248:	02c9      	lsls	r1, r1, #11
 800124a:	430a      	orrs	r2, r1
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	4ba6      	ldr	r3, [pc, #664]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	4ba5      	ldr	r3, [pc, #660]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001254:	2180      	movs	r1, #128	@ 0x80
 8001256:	0249      	lsls	r1, r1, #9
 8001258:	430a      	orrs	r2, r1
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	e00b      	b.n	8001276 <HAL_RCC_OscConfig+0xba>
 800125e:	4ba2      	ldr	r3, [pc, #648]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4ba1      	ldr	r3, [pc, #644]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001264:	49a1      	ldr	r1, [pc, #644]	@ (80014ec <HAL_RCC_OscConfig+0x330>)
 8001266:	400a      	ands	r2, r1
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	4b9f      	ldr	r3, [pc, #636]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4b9e      	ldr	r3, [pc, #632]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001270:	499f      	ldr	r1, [pc, #636]	@ (80014f0 <HAL_RCC_OscConfig+0x334>)
 8001272:	400a      	ands	r2, r1
 8001274:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d014      	beq.n	80012a8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127e:	f7ff fcdf 	bl	8000c40 <HAL_GetTick>
 8001282:	0003      	movs	r3, r0
 8001284:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001286:	e008      	b.n	800129a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001288:	f7ff fcda 	bl	8000c40 <HAL_GetTick>
 800128c:	0002      	movs	r2, r0
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	2b64      	cmp	r3, #100	@ 0x64
 8001294:	d901      	bls.n	800129a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001296:	2303      	movs	r3, #3
 8001298:	e298      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800129a:	4b93      	ldr	r3, [pc, #588]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	2380      	movs	r3, #128	@ 0x80
 80012a0:	029b      	lsls	r3, r3, #10
 80012a2:	4013      	ands	r3, r2
 80012a4:	d0f0      	beq.n	8001288 <HAL_RCC_OscConfig+0xcc>
 80012a6:	e015      	b.n	80012d4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012a8:	f7ff fcca 	bl	8000c40 <HAL_GetTick>
 80012ac:	0003      	movs	r3, r0
 80012ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b0:	e008      	b.n	80012c4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b2:	f7ff fcc5 	bl	8000c40 <HAL_GetTick>
 80012b6:	0002      	movs	r2, r0
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	2b64      	cmp	r3, #100	@ 0x64
 80012be:	d901      	bls.n	80012c4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80012c0:	2303      	movs	r3, #3
 80012c2:	e283      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012c4:	4b88      	ldr	r3, [pc, #544]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	2380      	movs	r3, #128	@ 0x80
 80012ca:	029b      	lsls	r3, r3, #10
 80012cc:	4013      	ands	r3, r2
 80012ce:	d1f0      	bne.n	80012b2 <HAL_RCC_OscConfig+0xf6>
 80012d0:	e000      	b.n	80012d4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2202      	movs	r2, #2
 80012da:	4013      	ands	r3, r2
 80012dc:	d100      	bne.n	80012e0 <HAL_RCC_OscConfig+0x124>
 80012de:	e099      	b.n	8001414 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012e0:	4b81      	ldr	r3, [pc, #516]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	2238      	movs	r2, #56	@ 0x38
 80012e6:	4013      	ands	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ea:	4b7f      	ldr	r3, [pc, #508]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2203      	movs	r2, #3
 80012f0:	4013      	ands	r3, r2
 80012f2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	2b10      	cmp	r3, #16
 80012f8:	d102      	bne.n	8001300 <HAL_RCC_OscConfig+0x144>
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d002      	beq.n	8001306 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d135      	bne.n	8001372 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001306:	4b78      	ldr	r3, [pc, #480]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	2380      	movs	r3, #128	@ 0x80
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4013      	ands	r3, r2
 8001310:	d005      	beq.n	800131e <HAL_RCC_OscConfig+0x162>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d101      	bne.n	800131e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e256      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800131e:	4b72      	ldr	r3, [pc, #456]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	4a74      	ldr	r2, [pc, #464]	@ (80014f4 <HAL_RCC_OscConfig+0x338>)
 8001324:	4013      	ands	r3, r2
 8001326:	0019      	movs	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	021a      	lsls	r2, r3, #8
 800132e:	4b6e      	ldr	r3, [pc, #440]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001330:	430a      	orrs	r2, r1
 8001332:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d112      	bne.n	8001360 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800133a:	4b6b      	ldr	r3, [pc, #428]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a6e      	ldr	r2, [pc, #440]	@ (80014f8 <HAL_RCC_OscConfig+0x33c>)
 8001340:	4013      	ands	r3, r2
 8001342:	0019      	movs	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	691a      	ldr	r2, [r3, #16]
 8001348:	4b67      	ldr	r3, [pc, #412]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800134e:	4b66      	ldr	r3, [pc, #408]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	0adb      	lsrs	r3, r3, #11
 8001354:	2207      	movs	r2, #7
 8001356:	4013      	ands	r3, r2
 8001358:	4a68      	ldr	r2, [pc, #416]	@ (80014fc <HAL_RCC_OscConfig+0x340>)
 800135a:	40da      	lsrs	r2, r3
 800135c:	4b68      	ldr	r3, [pc, #416]	@ (8001500 <HAL_RCC_OscConfig+0x344>)
 800135e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001360:	4b68      	ldr	r3, [pc, #416]	@ (8001504 <HAL_RCC_OscConfig+0x348>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	0018      	movs	r0, r3
 8001366:	f7ff fc0f 	bl	8000b88 <HAL_InitTick>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d051      	beq.n	8001412 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e22c      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d030      	beq.n	80013dc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800137a:	4b5b      	ldr	r3, [pc, #364]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a5e      	ldr	r2, [pc, #376]	@ (80014f8 <HAL_RCC_OscConfig+0x33c>)
 8001380:	4013      	ands	r3, r2
 8001382:	0019      	movs	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691a      	ldr	r2, [r3, #16]
 8001388:	4b57      	ldr	r3, [pc, #348]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800138a:	430a      	orrs	r2, r1
 800138c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800138e:	4b56      	ldr	r3, [pc, #344]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b55      	ldr	r3, [pc, #340]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001394:	2180      	movs	r1, #128	@ 0x80
 8001396:	0049      	lsls	r1, r1, #1
 8001398:	430a      	orrs	r2, r1
 800139a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800139c:	f7ff fc50 	bl	8000c40 <HAL_GetTick>
 80013a0:	0003      	movs	r3, r0
 80013a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a4:	e008      	b.n	80013b8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013a6:	f7ff fc4b 	bl	8000c40 <HAL_GetTick>
 80013aa:	0002      	movs	r2, r0
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e209      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013b8:	4b4b      	ldr	r3, [pc, #300]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	2380      	movs	r3, #128	@ 0x80
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	4013      	ands	r3, r2
 80013c2:	d0f0      	beq.n	80013a6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013c4:	4b48      	ldr	r3, [pc, #288]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4a4a      	ldr	r2, [pc, #296]	@ (80014f4 <HAL_RCC_OscConfig+0x338>)
 80013ca:	4013      	ands	r3, r2
 80013cc:	0019      	movs	r1, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	695b      	ldr	r3, [r3, #20]
 80013d2:	021a      	lsls	r2, r3, #8
 80013d4:	4b44      	ldr	r3, [pc, #272]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80013d6:	430a      	orrs	r2, r1
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	e01b      	b.n	8001414 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80013dc:	4b42      	ldr	r3, [pc, #264]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b41      	ldr	r3, [pc, #260]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80013e2:	4949      	ldr	r1, [pc, #292]	@ (8001508 <HAL_RCC_OscConfig+0x34c>)
 80013e4:	400a      	ands	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e8:	f7ff fc2a 	bl	8000c40 <HAL_GetTick>
 80013ec:	0003      	movs	r3, r0
 80013ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f2:	f7ff fc25 	bl	8000c40 <HAL_GetTick>
 80013f6:	0002      	movs	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e1e3      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001404:	4b38      	ldr	r3, [pc, #224]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	2380      	movs	r3, #128	@ 0x80
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	4013      	ands	r3, r2
 800140e:	d1f0      	bne.n	80013f2 <HAL_RCC_OscConfig+0x236>
 8001410:	e000      	b.n	8001414 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001412:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2208      	movs	r2, #8
 800141a:	4013      	ands	r3, r2
 800141c:	d047      	beq.n	80014ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800141e:	4b32      	ldr	r3, [pc, #200]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	2238      	movs	r2, #56	@ 0x38
 8001424:	4013      	ands	r3, r2
 8001426:	2b18      	cmp	r3, #24
 8001428:	d10a      	bne.n	8001440 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800142a:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800142e:	2202      	movs	r2, #2
 8001430:	4013      	ands	r3, r2
 8001432:	d03c      	beq.n	80014ae <HAL_RCC_OscConfig+0x2f2>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d138      	bne.n	80014ae <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e1c5      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d019      	beq.n	800147c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001448:	4b27      	ldr	r3, [pc, #156]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800144a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800144c:	4b26      	ldr	r3, [pc, #152]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800144e:	2101      	movs	r1, #1
 8001450:	430a      	orrs	r2, r1
 8001452:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fbf4 	bl	8000c40 <HAL_GetTick>
 8001458:	0003      	movs	r3, r0
 800145a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800145c:	e008      	b.n	8001470 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800145e:	f7ff fbef 	bl	8000c40 <HAL_GetTick>
 8001462:	0002      	movs	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d901      	bls.n	8001470 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e1ad      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001470:	4b1d      	ldr	r3, [pc, #116]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001474:	2202      	movs	r2, #2
 8001476:	4013      	ands	r3, r2
 8001478:	d0f1      	beq.n	800145e <HAL_RCC_OscConfig+0x2a2>
 800147a:	e018      	b.n	80014ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800147c:	4b1a      	ldr	r3, [pc, #104]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 800147e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001480:	4b19      	ldr	r3, [pc, #100]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 8001482:	2101      	movs	r1, #1
 8001484:	438a      	bics	r2, r1
 8001486:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001488:	f7ff fbda 	bl	8000c40 <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001490:	e008      	b.n	80014a4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001492:	f7ff fbd5 	bl	8000c40 <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d901      	bls.n	80014a4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e193      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014a4:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80014a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014a8:	2202      	movs	r2, #2
 80014aa:	4013      	ands	r3, r2
 80014ac:	d1f1      	bne.n	8001492 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2204      	movs	r2, #4
 80014b4:	4013      	ands	r3, r2
 80014b6:	d100      	bne.n	80014ba <HAL_RCC_OscConfig+0x2fe>
 80014b8:	e0c6      	b.n	8001648 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ba:	231f      	movs	r3, #31
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	2238      	movs	r2, #56	@ 0x38
 80014c8:	4013      	ands	r3, r2
 80014ca:	2b20      	cmp	r3, #32
 80014cc:	d11e      	bne.n	800150c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_RCC_OscConfig+0x32c>)
 80014d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d2:	2202      	movs	r2, #2
 80014d4:	4013      	ands	r3, r2
 80014d6:	d100      	bne.n	80014da <HAL_RCC_OscConfig+0x31e>
 80014d8:	e0b6      	b.n	8001648 <HAL_RCC_OscConfig+0x48c>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d000      	beq.n	80014e4 <HAL_RCC_OscConfig+0x328>
 80014e2:	e0b1      	b.n	8001648 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e171      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
 80014e8:	40021000 	.word	0x40021000
 80014ec:	fffeffff 	.word	0xfffeffff
 80014f0:	fffbffff 	.word	0xfffbffff
 80014f4:	ffff80ff 	.word	0xffff80ff
 80014f8:	ffffc7ff 	.word	0xffffc7ff
 80014fc:	00f42400 	.word	0x00f42400
 8001500:	20000000 	.word	0x20000000
 8001504:	20000004 	.word	0x20000004
 8001508:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800150c:	4bb1      	ldr	r3, [pc, #708]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800150e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001510:	2380      	movs	r3, #128	@ 0x80
 8001512:	055b      	lsls	r3, r3, #21
 8001514:	4013      	ands	r3, r2
 8001516:	d101      	bne.n	800151c <HAL_RCC_OscConfig+0x360>
 8001518:	2301      	movs	r3, #1
 800151a:	e000      	b.n	800151e <HAL_RCC_OscConfig+0x362>
 800151c:	2300      	movs	r3, #0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d011      	beq.n	8001546 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001522:	4bac      	ldr	r3, [pc, #688]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001524:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001526:	4bab      	ldr	r3, [pc, #684]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	0549      	lsls	r1, r1, #21
 800152c:	430a      	orrs	r2, r1
 800152e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001530:	4ba8      	ldr	r3, [pc, #672]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001532:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001534:	2380      	movs	r3, #128	@ 0x80
 8001536:	055b      	lsls	r3, r3, #21
 8001538:	4013      	ands	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800153e:	231f      	movs	r3, #31
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001546:	4ba4      	ldr	r3, [pc, #656]	@ (80017d8 <HAL_RCC_OscConfig+0x61c>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	4013      	ands	r3, r2
 8001550:	d11a      	bne.n	8001588 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001552:	4ba1      	ldr	r3, [pc, #644]	@ (80017d8 <HAL_RCC_OscConfig+0x61c>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4ba0      	ldr	r3, [pc, #640]	@ (80017d8 <HAL_RCC_OscConfig+0x61c>)
 8001558:	2180      	movs	r1, #128	@ 0x80
 800155a:	0049      	lsls	r1, r1, #1
 800155c:	430a      	orrs	r2, r1
 800155e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001560:	f7ff fb6e 	bl	8000c40 <HAL_GetTick>
 8001564:	0003      	movs	r3, r0
 8001566:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800156a:	f7ff fb69 	bl	8000c40 <HAL_GetTick>
 800156e:	0002      	movs	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e127      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800157c:	4b96      	ldr	r3, [pc, #600]	@ (80017d8 <HAL_RCC_OscConfig+0x61c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	2380      	movs	r3, #128	@ 0x80
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	4013      	ands	r3, r2
 8001586:	d0f0      	beq.n	800156a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d106      	bne.n	800159e <HAL_RCC_OscConfig+0x3e2>
 8001590:	4b90      	ldr	r3, [pc, #576]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001592:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001594:	4b8f      	ldr	r3, [pc, #572]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001596:	2101      	movs	r1, #1
 8001598:	430a      	orrs	r2, r1
 800159a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800159c:	e01c      	b.n	80015d8 <HAL_RCC_OscConfig+0x41c>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2b05      	cmp	r3, #5
 80015a4:	d10c      	bne.n	80015c0 <HAL_RCC_OscConfig+0x404>
 80015a6:	4b8b      	ldr	r3, [pc, #556]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015a8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015aa:	4b8a      	ldr	r3, [pc, #552]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015ac:	2104      	movs	r1, #4
 80015ae:	430a      	orrs	r2, r1
 80015b0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015b2:	4b88      	ldr	r3, [pc, #544]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015b6:	4b87      	ldr	r3, [pc, #540]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015b8:	2101      	movs	r1, #1
 80015ba:	430a      	orrs	r2, r1
 80015bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015be:	e00b      	b.n	80015d8 <HAL_RCC_OscConfig+0x41c>
 80015c0:	4b84      	ldr	r3, [pc, #528]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015c4:	4b83      	ldr	r3, [pc, #524]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015c6:	2101      	movs	r1, #1
 80015c8:	438a      	bics	r2, r1
 80015ca:	65da      	str	r2, [r3, #92]	@ 0x5c
 80015cc:	4b81      	ldr	r3, [pc, #516]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015d0:	4b80      	ldr	r3, [pc, #512]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80015d2:	2104      	movs	r1, #4
 80015d4:	438a      	bics	r2, r1
 80015d6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d014      	beq.n	800160a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e0:	f7ff fb2e 	bl	8000c40 <HAL_GetTick>
 80015e4:	0003      	movs	r3, r0
 80015e6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015e8:	e009      	b.n	80015fe <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ea:	f7ff fb29 	bl	8000c40 <HAL_GetTick>
 80015ee:	0002      	movs	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	4a79      	ldr	r2, [pc, #484]	@ (80017dc <HAL_RCC_OscConfig+0x620>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d901      	bls.n	80015fe <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e0e6      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015fe:	4b75      	ldr	r3, [pc, #468]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001602:	2202      	movs	r2, #2
 8001604:	4013      	ands	r3, r2
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x42e>
 8001608:	e013      	b.n	8001632 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160a:	f7ff fb19 	bl	8000c40 <HAL_GetTick>
 800160e:	0003      	movs	r3, r0
 8001610:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001612:	e009      	b.n	8001628 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001614:	f7ff fb14 	bl	8000c40 <HAL_GetTick>
 8001618:	0002      	movs	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	4a6f      	ldr	r2, [pc, #444]	@ (80017dc <HAL_RCC_OscConfig+0x620>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e0d1      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001628:	4b6a      	ldr	r3, [pc, #424]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800162a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800162c:	2202      	movs	r2, #2
 800162e:	4013      	ands	r3, r2
 8001630:	d1f0      	bne.n	8001614 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001632:	231f      	movs	r3, #31
 8001634:	18fb      	adds	r3, r7, r3
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800163c:	4b65      	ldr	r3, [pc, #404]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800163e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001640:	4b64      	ldr	r3, [pc, #400]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001642:	4967      	ldr	r1, [pc, #412]	@ (80017e0 <HAL_RCC_OscConfig+0x624>)
 8001644:	400a      	ands	r2, r1
 8001646:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d100      	bne.n	8001652 <HAL_RCC_OscConfig+0x496>
 8001650:	e0bb      	b.n	80017ca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001652:	4b60      	ldr	r3, [pc, #384]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	2238      	movs	r2, #56	@ 0x38
 8001658:	4013      	ands	r3, r2
 800165a:	2b10      	cmp	r3, #16
 800165c:	d100      	bne.n	8001660 <HAL_RCC_OscConfig+0x4a4>
 800165e:	e07b      	b.n	8001758 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	2b02      	cmp	r3, #2
 8001666:	d156      	bne.n	8001716 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001668:	4b5a      	ldr	r3, [pc, #360]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b59      	ldr	r3, [pc, #356]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800166e:	495d      	ldr	r1, [pc, #372]	@ (80017e4 <HAL_RCC_OscConfig+0x628>)
 8001670:	400a      	ands	r2, r1
 8001672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001674:	f7ff fae4 	bl	8000c40 <HAL_GetTick>
 8001678:	0003      	movs	r3, r0
 800167a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167e:	f7ff fadf 	bl	8000c40 <HAL_GetTick>
 8001682:	0002      	movs	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e09d      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001690:	4b50      	ldr	r3, [pc, #320]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2380      	movs	r3, #128	@ 0x80
 8001696:	049b      	lsls	r3, r3, #18
 8001698:	4013      	ands	r3, r2
 800169a:	d1f0      	bne.n	800167e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169c:	4b4d      	ldr	r3, [pc, #308]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	4a51      	ldr	r2, [pc, #324]	@ (80017e8 <HAL_RCC_OscConfig+0x62c>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	0019      	movs	r1, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a1a      	ldr	r2, [r3, #32]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ae:	431a      	orrs	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b4:	021b      	lsls	r3, r3, #8
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016bc:	431a      	orrs	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c8:	431a      	orrs	r2, r3
 80016ca:	4b42      	ldr	r3, [pc, #264]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80016cc:	430a      	orrs	r2, r1
 80016ce:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d0:	4b40      	ldr	r3, [pc, #256]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b3f      	ldr	r3, [pc, #252]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80016d6:	2180      	movs	r1, #128	@ 0x80
 80016d8:	0449      	lsls	r1, r1, #17
 80016da:	430a      	orrs	r2, r1
 80016dc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80016de:	4b3d      	ldr	r3, [pc, #244]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80016e0:	68da      	ldr	r2, [r3, #12]
 80016e2:	4b3c      	ldr	r3, [pc, #240]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 80016e4:	2180      	movs	r1, #128	@ 0x80
 80016e6:	0549      	lsls	r1, r1, #21
 80016e8:	430a      	orrs	r2, r1
 80016ea:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ec:	f7ff faa8 	bl	8000c40 <HAL_GetTick>
 80016f0:	0003      	movs	r3, r0
 80016f2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f6:	f7ff faa3 	bl	8000c40 <HAL_GetTick>
 80016fa:	0002      	movs	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e061      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001708:	4b32      	ldr	r3, [pc, #200]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	049b      	lsls	r3, r3, #18
 8001710:	4013      	ands	r3, r2
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x53a>
 8001714:	e059      	b.n	80017ca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001716:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	4b2e      	ldr	r3, [pc, #184]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800171c:	4931      	ldr	r1, [pc, #196]	@ (80017e4 <HAL_RCC_OscConfig+0x628>)
 800171e:	400a      	ands	r2, r1
 8001720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001722:	f7ff fa8d 	bl	8000c40 <HAL_GetTick>
 8001726:	0003      	movs	r3, r0
 8001728:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800172c:	f7ff fa88 	bl	8000c40 <HAL_GetTick>
 8001730:	0002      	movs	r2, r0
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e046      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800173e:	4b25      	ldr	r3, [pc, #148]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2380      	movs	r3, #128	@ 0x80
 8001744:	049b      	lsls	r3, r3, #18
 8001746:	4013      	ands	r3, r2
 8001748:	d1f0      	bne.n	800172c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800174a:	4b22      	ldr	r3, [pc, #136]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	4b21      	ldr	r3, [pc, #132]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001750:	4926      	ldr	r1, [pc, #152]	@ (80017ec <HAL_RCC_OscConfig+0x630>)
 8001752:	400a      	ands	r2, r1
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	e038      	b.n	80017ca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69db      	ldr	r3, [r3, #28]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e033      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001764:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <HAL_RCC_OscConfig+0x618>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	2203      	movs	r2, #3
 800176e:	401a      	ands	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a1b      	ldr	r3, [r3, #32]
 8001774:	429a      	cmp	r2, r3
 8001776:	d126      	bne.n	80017c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	2270      	movs	r2, #112	@ 0x70
 800177c:	401a      	ands	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001782:	429a      	cmp	r2, r3
 8001784:	d11f      	bne.n	80017c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	23fe      	movs	r3, #254	@ 0xfe
 800178a:	01db      	lsls	r3, r3, #7
 800178c:	401a      	ands	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001792:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001794:	429a      	cmp	r2, r3
 8001796:	d116      	bne.n	80017c6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001798:	697a      	ldr	r2, [r7, #20]
 800179a:	23f8      	movs	r3, #248	@ 0xf8
 800179c:	039b      	lsls	r3, r3, #14
 800179e:	401a      	ands	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d10e      	bne.n	80017c6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	23e0      	movs	r3, #224	@ 0xe0
 80017ac:	051b      	lsls	r3, r3, #20
 80017ae:	401a      	ands	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d106      	bne.n	80017c6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	0f5b      	lsrs	r3, r3, #29
 80017bc:	075a      	lsls	r2, r3, #29
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d001      	beq.n	80017ca <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	0018      	movs	r0, r3
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b008      	add	sp, #32
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40007000 	.word	0x40007000
 80017dc:	00001388 	.word	0x00001388
 80017e0:	efffffff 	.word	0xefffffff
 80017e4:	feffffff 	.word	0xfeffffff
 80017e8:	11c1808c 	.word	0x11c1808c
 80017ec:	eefefffc 	.word	0xeefefffc

080017f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d101      	bne.n	8001804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e0e9      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001804:	4b76      	ldr	r3, [pc, #472]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2207      	movs	r2, #7
 800180a:	4013      	ands	r3, r2
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	429a      	cmp	r2, r3
 8001810:	d91e      	bls.n	8001850 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001812:	4b73      	ldr	r3, [pc, #460]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2207      	movs	r2, #7
 8001818:	4393      	bics	r3, r2
 800181a:	0019      	movs	r1, r3
 800181c:	4b70      	ldr	r3, [pc, #448]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	430a      	orrs	r2, r1
 8001822:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001824:	f7ff fa0c 	bl	8000c40 <HAL_GetTick>
 8001828:	0003      	movs	r3, r0
 800182a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800182c:	e009      	b.n	8001842 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800182e:	f7ff fa07 	bl	8000c40 <HAL_GetTick>
 8001832:	0002      	movs	r2, r0
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	4a6a      	ldr	r2, [pc, #424]	@ (80019e4 <HAL_RCC_ClockConfig+0x1f4>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e0ca      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001842:	4b67      	ldr	r3, [pc, #412]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2207      	movs	r2, #7
 8001848:	4013      	ands	r3, r2
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d1ee      	bne.n	800182e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2202      	movs	r2, #2
 8001856:	4013      	ands	r3, r2
 8001858:	d015      	beq.n	8001886 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2204      	movs	r2, #4
 8001860:	4013      	ands	r3, r2
 8001862:	d006      	beq.n	8001872 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001864:	4b60      	ldr	r3, [pc, #384]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	4b5f      	ldr	r3, [pc, #380]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 800186a:	21e0      	movs	r1, #224	@ 0xe0
 800186c:	01c9      	lsls	r1, r1, #7
 800186e:	430a      	orrs	r2, r1
 8001870:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001872:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	4a5d      	ldr	r2, [pc, #372]	@ (80019ec <HAL_RCC_ClockConfig+0x1fc>)
 8001878:	4013      	ands	r3, r2
 800187a:	0019      	movs	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	4b59      	ldr	r3, [pc, #356]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001882:	430a      	orrs	r2, r1
 8001884:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2201      	movs	r2, #1
 800188c:	4013      	ands	r3, r2
 800188e:	d057      	beq.n	8001940 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d107      	bne.n	80018a8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001898:	4b53      	ldr	r3, [pc, #332]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	2380      	movs	r3, #128	@ 0x80
 800189e:	029b      	lsls	r3, r3, #10
 80018a0:	4013      	ands	r3, r2
 80018a2:	d12b      	bne.n	80018fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e097      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d107      	bne.n	80018c0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018b0:	4b4d      	ldr	r3, [pc, #308]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	2380      	movs	r3, #128	@ 0x80
 80018b6:	049b      	lsls	r3, r3, #18
 80018b8:	4013      	ands	r3, r2
 80018ba:	d11f      	bne.n	80018fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e08b      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d107      	bne.n	80018d8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c8:	4b47      	ldr	r3, [pc, #284]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	@ 0x80
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	4013      	ands	r3, r2
 80018d2:	d113      	bne.n	80018fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e07f      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d106      	bne.n	80018ee <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018e0:	4b41      	ldr	r3, [pc, #260]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e4:	2202      	movs	r2, #2
 80018e6:	4013      	ands	r3, r2
 80018e8:	d108      	bne.n	80018fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e074      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018ee:	4b3e      	ldr	r3, [pc, #248]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018f2:	2202      	movs	r2, #2
 80018f4:	4013      	ands	r3, r2
 80018f6:	d101      	bne.n	80018fc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e06d      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018fc:	4b3a      	ldr	r3, [pc, #232]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	2207      	movs	r2, #7
 8001902:	4393      	bics	r3, r2
 8001904:	0019      	movs	r1, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	4b37      	ldr	r3, [pc, #220]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 800190c:	430a      	orrs	r2, r1
 800190e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001910:	f7ff f996 	bl	8000c40 <HAL_GetTick>
 8001914:	0003      	movs	r3, r0
 8001916:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001918:	e009      	b.n	800192e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800191a:	f7ff f991 	bl	8000c40 <HAL_GetTick>
 800191e:	0002      	movs	r2, r0
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	4a2f      	ldr	r2, [pc, #188]	@ (80019e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d901      	bls.n	800192e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e054      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	4b2e      	ldr	r3, [pc, #184]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2238      	movs	r2, #56	@ 0x38
 8001934:	401a      	ands	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	429a      	cmp	r2, r3
 800193e:	d1ec      	bne.n	800191a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001940:	4b27      	ldr	r3, [pc, #156]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2207      	movs	r2, #7
 8001946:	4013      	ands	r3, r2
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	429a      	cmp	r2, r3
 800194c:	d21e      	bcs.n	800198c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194e:	4b24      	ldr	r3, [pc, #144]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2207      	movs	r2, #7
 8001954:	4393      	bics	r3, r2
 8001956:	0019      	movs	r1, r3
 8001958:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001960:	f7ff f96e 	bl	8000c40 <HAL_GetTick>
 8001964:	0003      	movs	r3, r0
 8001966:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001968:	e009      	b.n	800197e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196a:	f7ff f969 	bl	8000c40 <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	4a1b      	ldr	r2, [pc, #108]	@ (80019e4 <HAL_RCC_ClockConfig+0x1f4>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e02c      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800197e:	4b18      	ldr	r3, [pc, #96]	@ (80019e0 <HAL_RCC_ClockConfig+0x1f0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2207      	movs	r2, #7
 8001984:	4013      	ands	r3, r2
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d1ee      	bne.n	800196a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2204      	movs	r2, #4
 8001992:	4013      	ands	r3, r2
 8001994:	d009      	beq.n	80019aa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001996:	4b14      	ldr	r3, [pc, #80]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	4a15      	ldr	r2, [pc, #84]	@ (80019f0 <HAL_RCC_ClockConfig+0x200>)
 800199c:	4013      	ands	r3, r2
 800199e:	0019      	movs	r1, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80019a6:	430a      	orrs	r2, r1
 80019a8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019aa:	f000 f829 	bl	8001a00 <HAL_RCC_GetSysClockFreq>
 80019ae:	0001      	movs	r1, r0
 80019b0:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <HAL_RCC_ClockConfig+0x1f8>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	0a1b      	lsrs	r3, r3, #8
 80019b6:	220f      	movs	r2, #15
 80019b8:	401a      	ands	r2, r3
 80019ba:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <HAL_RCC_ClockConfig+0x204>)
 80019bc:	0092      	lsls	r2, r2, #2
 80019be:	58d3      	ldr	r3, [r2, r3]
 80019c0:	221f      	movs	r2, #31
 80019c2:	4013      	ands	r3, r2
 80019c4:	000a      	movs	r2, r1
 80019c6:	40da      	lsrs	r2, r3
 80019c8:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <HAL_RCC_ClockConfig+0x208>)
 80019ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <HAL_RCC_ClockConfig+0x20c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	0018      	movs	r0, r3
 80019d2:	f7ff f8d9 	bl	8000b88 <HAL_InitTick>
 80019d6:	0003      	movs	r3, r0
}
 80019d8:	0018      	movs	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	b004      	add	sp, #16
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40022000 	.word	0x40022000
 80019e4:	00001388 	.word	0x00001388
 80019e8:	40021000 	.word	0x40021000
 80019ec:	fffff0ff 	.word	0xfffff0ff
 80019f0:	ffff8fff 	.word	0xffff8fff
 80019f4:	080029b8 	.word	0x080029b8
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000004 	.word	0x20000004

08001a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a06:	4b3c      	ldr	r3, [pc, #240]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2238      	movs	r2, #56	@ 0x38
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d10f      	bne.n	8001a30 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a10:	4b39      	ldr	r3, [pc, #228]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	0adb      	lsrs	r3, r3, #11
 8001a16:	2207      	movs	r2, #7
 8001a18:	4013      	ands	r3, r2
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	409a      	lsls	r2, r3
 8001a1e:	0013      	movs	r3, r2
 8001a20:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a22:	6839      	ldr	r1, [r7, #0]
 8001a24:	4835      	ldr	r0, [pc, #212]	@ (8001afc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a26:	f7fe fb6d 	bl	8000104 <__udivsi3>
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	e05d      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a30:	4b31      	ldr	r3, [pc, #196]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	2238      	movs	r2, #56	@ 0x38
 8001a36:	4013      	ands	r3, r2
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d102      	bne.n	8001a42 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a3c:	4b30      	ldr	r3, [pc, #192]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	e054      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a42:	4b2d      	ldr	r3, [pc, #180]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	2238      	movs	r2, #56	@ 0x38
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b10      	cmp	r3, #16
 8001a4c:	d138      	bne.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2203      	movs	r2, #3
 8001a54:	4013      	ands	r3, r2
 8001a56:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a58:	4b27      	ldr	r3, [pc, #156]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	091b      	lsrs	r3, r3, #4
 8001a5e:	2207      	movs	r2, #7
 8001a60:	4013      	ands	r3, r2
 8001a62:	3301      	adds	r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2b03      	cmp	r3, #3
 8001a6a:	d10d      	bne.n	8001a88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	4824      	ldr	r0, [pc, #144]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a70:	f7fe fb48 	bl	8000104 <__udivsi3>
 8001a74:	0003      	movs	r3, r0
 8001a76:	0019      	movs	r1, r3
 8001a78:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	0a1b      	lsrs	r3, r3, #8
 8001a7e:	227f      	movs	r2, #127	@ 0x7f
 8001a80:	4013      	ands	r3, r2
 8001a82:	434b      	muls	r3, r1
 8001a84:	617b      	str	r3, [r7, #20]
        break;
 8001a86:	e00d      	b.n	8001aa4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	481c      	ldr	r0, [pc, #112]	@ (8001afc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a8c:	f7fe fb3a 	bl	8000104 <__udivsi3>
 8001a90:	0003      	movs	r3, r0
 8001a92:	0019      	movs	r1, r3
 8001a94:	4b18      	ldr	r3, [pc, #96]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	0a1b      	lsrs	r3, r3, #8
 8001a9a:	227f      	movs	r2, #127	@ 0x7f
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	434b      	muls	r3, r1
 8001aa0:	617b      	str	r3, [r7, #20]
        break;
 8001aa2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	0f5b      	lsrs	r3, r3, #29
 8001aaa:	2207      	movs	r2, #7
 8001aac:	4013      	ands	r3, r2
 8001aae:	3301      	adds	r3, #1
 8001ab0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	6978      	ldr	r0, [r7, #20]
 8001ab6:	f7fe fb25 	bl	8000104 <__udivsi3>
 8001aba:	0003      	movs	r3, r0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	e015      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	2238      	movs	r2, #56	@ 0x38
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b20      	cmp	r3, #32
 8001aca:	d103      	bne.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001acc:	2380      	movs	r3, #128	@ 0x80
 8001ace:	021b      	lsls	r3, r3, #8
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	e00b      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ad4:	4b08      	ldr	r3, [pc, #32]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2238      	movs	r2, #56	@ 0x38
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b18      	cmp	r3, #24
 8001ade:	d103      	bne.n	8001ae8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001ae0:	23fa      	movs	r3, #250	@ 0xfa
 8001ae2:	01db      	lsls	r3, r3, #7
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	e001      	b.n	8001aec <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001aec:	693b      	ldr	r3, [r7, #16]
}
 8001aee:	0018      	movs	r0, r3
 8001af0:	46bd      	mov	sp, r7
 8001af2:	b006      	add	sp, #24
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	46c0      	nop			@ (mov r8, r8)
 8001af8:	40021000 	.word	0x40021000
 8001afc:	00f42400 	.word	0x00f42400
 8001b00:	007a1200 	.word	0x007a1200

08001b04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e0a8      	b.n	8001c68 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d109      	bne.n	8001b32 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685a      	ldr	r2, [r3, #4]
 8001b22:	2382      	movs	r3, #130	@ 0x82
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d009      	beq.n	8001b3e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	61da      	str	r2, [r3, #28]
 8001b30:	e005      	b.n	8001b3e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	225d      	movs	r2, #93	@ 0x5d
 8001b48:	5c9b      	ldrb	r3, [r3, r2]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d107      	bne.n	8001b60 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	225c      	movs	r2, #92	@ 0x5c
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	f7fe ff12 	bl	8000984 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	225d      	movs	r2, #93	@ 0x5d
 8001b64:	2102      	movs	r1, #2
 8001b66:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2140      	movs	r1, #64	@ 0x40
 8001b74:	438a      	bics	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	23e0      	movs	r3, #224	@ 0xe0
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d902      	bls.n	8001b8a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	e002      	b.n	8001b90 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	015b      	lsls	r3, r3, #5
 8001b8e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68da      	ldr	r2, [r3, #12]
 8001b94:	23f0      	movs	r3, #240	@ 0xf0
 8001b96:	011b      	lsls	r3, r3, #4
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d008      	beq.n	8001bae <HAL_SPI_Init+0xaa>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	68da      	ldr	r2, [r3, #12]
 8001ba0:	23e0      	movs	r3, #224	@ 0xe0
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d002      	beq.n	8001bae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	2382      	movs	r3, #130	@ 0x82
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	401a      	ands	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6899      	ldr	r1, [r3, #8]
 8001bbc:	2384      	movs	r3, #132	@ 0x84
 8001bbe:	021b      	lsls	r3, r3, #8
 8001bc0:	400b      	ands	r3, r1
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	2102      	movs	r1, #2
 8001bca:	400b      	ands	r3, r1
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	400b      	ands	r3, r1
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6999      	ldr	r1, [r3, #24]
 8001bdc:	2380      	movs	r3, #128	@ 0x80
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	400b      	ands	r3, r1
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69db      	ldr	r3, [r3, #28]
 8001be8:	2138      	movs	r1, #56	@ 0x38
 8001bea:	400b      	ands	r3, r1
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	2180      	movs	r1, #128	@ 0x80
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	0011      	movs	r1, r2
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bfe:	2380      	movs	r3, #128	@ 0x80
 8001c00:	019b      	lsls	r3, r3, #6
 8001c02:	401a      	ands	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	0c1b      	lsrs	r3, r3, #16
 8001c12:	2204      	movs	r2, #4
 8001c14:	401a      	ands	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1a:	2110      	movs	r1, #16
 8001c1c:	400b      	ands	r3, r1
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c24:	2108      	movs	r1, #8
 8001c26:	400b      	ands	r3, r1
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68d9      	ldr	r1, [r3, #12]
 8001c2e:	23f0      	movs	r3, #240	@ 0xf0
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	400b      	ands	r3, r1
 8001c34:	431a      	orrs	r2, r3
 8001c36:	0011      	movs	r1, r2
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	2380      	movs	r3, #128	@ 0x80
 8001c3c:	015b      	lsls	r3, r3, #5
 8001c3e:	401a      	ands	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	430a      	orrs	r2, r1
 8001c46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	69da      	ldr	r2, [r3, #28]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4907      	ldr	r1, [pc, #28]	@ (8001c70 <HAL_SPI_Init+0x16c>)
 8001c54:	400a      	ands	r2, r1
 8001c56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	225d      	movs	r2, #93	@ 0x5d
 8001c62:	2101      	movs	r1, #1
 8001c64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	0018      	movs	r0, r3
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b004      	add	sp, #16
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	fffff7ff 	.word	0xfffff7ff

08001c74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b088      	sub	sp, #32
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	1dbb      	adds	r3, r7, #6
 8001c82:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c84:	231f      	movs	r3, #31
 8001c86:	18fb      	adds	r3, r7, r3
 8001c88:	2200      	movs	r2, #0
 8001c8a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	225c      	movs	r2, #92	@ 0x5c
 8001c90:	5c9b      	ldrb	r3, [r3, r2]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d101      	bne.n	8001c9a <HAL_SPI_Transmit+0x26>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e147      	b.n	8001f2a <HAL_SPI_Transmit+0x2b6>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	225c      	movs	r2, #92	@ 0x5c
 8001c9e:	2101      	movs	r1, #1
 8001ca0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ca2:	f7fe ffcd 	bl	8000c40 <HAL_GetTick>
 8001ca6:	0003      	movs	r3, r0
 8001ca8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001caa:	2316      	movs	r3, #22
 8001cac:	18fb      	adds	r3, r7, r3
 8001cae:	1dba      	adds	r2, r7, #6
 8001cb0:	8812      	ldrh	r2, [r2, #0]
 8001cb2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	225d      	movs	r2, #93	@ 0x5d
 8001cb8:	5c9b      	ldrb	r3, [r3, r2]
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d004      	beq.n	8001cca <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8001cc0:	231f      	movs	r3, #31
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	701a      	strb	r2, [r3, #0]
    goto error;
 8001cc8:	e128      	b.n	8001f1c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_SPI_Transmit+0x64>
 8001cd0:	1dbb      	adds	r3, r7, #6
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d104      	bne.n	8001ce2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001cd8:	231f      	movs	r3, #31
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	2201      	movs	r2, #1
 8001cde:	701a      	strb	r2, [r3, #0]
    goto error;
 8001ce0:	e11c      	b.n	8001f1c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	225d      	movs	r2, #93	@ 0x5d
 8001ce6:	2103      	movs	r1, #3
 8001ce8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2200      	movs	r2, #0
 8001cee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	1dba      	adds	r2, r7, #6
 8001cfa:	8812      	ldrh	r2, [r2, #0]
 8001cfc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1dba      	adds	r2, r7, #6
 8001d02:	8812      	ldrh	r2, [r2, #0]
 8001d04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2244      	movs	r2, #68	@ 0x44
 8001d10:	2100      	movs	r1, #0
 8001d12:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2246      	movs	r2, #70	@ 0x46
 8001d18:	2100      	movs	r1, #0
 8001d1a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	021b      	lsls	r3, r3, #8
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d110      	bne.n	8001d56 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2140      	movs	r1, #64	@ 0x40
 8001d40:	438a      	bics	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2180      	movs	r1, #128	@ 0x80
 8001d50:	01c9      	lsls	r1, r1, #7
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2240      	movs	r2, #64	@ 0x40
 8001d5e:	4013      	ands	r3, r2
 8001d60:	2b40      	cmp	r3, #64	@ 0x40
 8001d62:	d007      	beq.n	8001d74 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2140      	movs	r1, #64	@ 0x40
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	23e0      	movs	r3, #224	@ 0xe0
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d952      	bls.n	8001e26 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d004      	beq.n	8001d92 <HAL_SPI_Transmit+0x11e>
 8001d88:	2316      	movs	r3, #22
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d143      	bne.n	8001e1a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d96:	881a      	ldrh	r2, [r3, #0]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001da2:	1c9a      	adds	r2, r3, #2
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	3b01      	subs	r3, #1
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001db6:	e030      	b.n	8001e1a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d112      	bne.n	8001dec <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dca:	881a      	ldrh	r2, [r3, #0]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dd6:	1c9a      	adds	r2, r3, #2
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	3b01      	subs	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001dea:	e016      	b.n	8001e1a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001dec:	f7fe ff28 	bl	8000c40 <HAL_GetTick>
 8001df0:	0002      	movs	r2, r0
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d802      	bhi.n	8001e02 <HAL_SPI_Transmit+0x18e>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	d102      	bne.n	8001e08 <HAL_SPI_Transmit+0x194>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d108      	bne.n	8001e1a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8001e08:	231f      	movs	r3, #31
 8001e0a:	18fb      	adds	r3, r7, r3
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	225d      	movs	r2, #93	@ 0x5d
 8001e14:	2101      	movs	r1, #1
 8001e16:	5499      	strb	r1, [r3, r2]
          goto error;
 8001e18:	e080      	b.n	8001f1c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1c9      	bne.n	8001db8 <HAL_SPI_Transmit+0x144>
 8001e24:	e053      	b.n	8001ece <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d004      	beq.n	8001e38 <HAL_SPI_Transmit+0x1c4>
 8001e2e:	2316      	movs	r3, #22
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	881b      	ldrh	r3, [r3, #0]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d145      	bne.n	8001ec4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	330c      	adds	r3, #12
 8001e42:	7812      	ldrb	r2, [r2, #0]
 8001e44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	3b01      	subs	r3, #1
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8001e5e:	e031      	b.n	8001ec4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2202      	movs	r2, #2
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d113      	bne.n	8001e96 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	330c      	adds	r3, #12
 8001e78:	7812      	ldrb	r2, [r2, #0]
 8001e7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001e94:	e016      	b.n	8001ec4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e96:	f7fe fed3 	bl	8000c40 <HAL_GetTick>
 8001e9a:	0002      	movs	r2, r0
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d802      	bhi.n	8001eac <HAL_SPI_Transmit+0x238>
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	d102      	bne.n	8001eb2 <HAL_SPI_Transmit+0x23e>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d108      	bne.n	8001ec4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8001eb2:	231f      	movs	r3, #31
 8001eb4:	18fb      	adds	r3, r7, r3
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	225d      	movs	r2, #93	@ 0x5d
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]
          goto error;
 8001ec2:	e02b      	b.n	8001f1c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1c8      	bne.n	8001e60 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ece:	69ba      	ldr	r2, [r7, #24]
 8001ed0:	6839      	ldr	r1, [r7, #0]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f000 fcef 	bl	80028b8 <SPI_EndRxTxTransaction>
 8001eda:	1e03      	subs	r3, r0, #0
 8001edc:	d002      	beq.n	8001ee4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2220      	movs	r2, #32
 8001ee2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d10a      	bne.n	8001f02 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001eec:	2300      	movs	r3, #0
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d004      	beq.n	8001f14 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8001f0a:	231f      	movs	r3, #31
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	2201      	movs	r2, #1
 8001f10:	701a      	strb	r2, [r3, #0]
 8001f12:	e003      	b.n	8001f1c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	225d      	movs	r2, #93	@ 0x5d
 8001f18:	2101      	movs	r1, #1
 8001f1a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	225c      	movs	r2, #92	@ 0x5c
 8001f20:	2100      	movs	r1, #0
 8001f22:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001f24:	231f      	movs	r3, #31
 8001f26:	18fb      	adds	r3, r7, r3
 8001f28:	781b      	ldrb	r3, [r3, #0]
}
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	b008      	add	sp, #32
 8001f30:	bd80      	pop	{r7, pc}
	...

08001f34 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b089      	sub	sp, #36	@ 0x24
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	603b      	str	r3, [r7, #0]
 8001f40:	1dbb      	adds	r3, r7, #6
 8001f42:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001f44:	2117      	movs	r1, #23
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	225d      	movs	r2, #93	@ 0x5d
 8001f50:	5c9b      	ldrb	r3, [r3, r2]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d003      	beq.n	8001f60 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8001f58:	187b      	adds	r3, r7, r1
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	701a      	strb	r2, [r3, #0]
    goto error;
 8001f5e:	e12b      	b.n	80021b8 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	2382      	movs	r3, #130	@ 0x82
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d113      	bne.n	8001f94 <HAL_SPI_Receive+0x60>
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10f      	bne.n	8001f94 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	225d      	movs	r2, #93	@ 0x5d
 8001f78:	2104      	movs	r1, #4
 8001f7a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001f7c:	1dbb      	adds	r3, r7, #6
 8001f7e:	881c      	ldrh	r4, [r3, #0]
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	68b9      	ldr	r1, [r7, #8]
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	0023      	movs	r3, r4
 8001f8c:	f000 f924 	bl	80021d8 <HAL_SPI_TransmitReceive>
 8001f90:	0003      	movs	r3, r0
 8001f92:	e118      	b.n	80021c6 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	225c      	movs	r2, #92	@ 0x5c
 8001f98:	5c9b      	ldrb	r3, [r3, r2]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_SPI_Receive+0x6e>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e111      	b.n	80021c6 <HAL_SPI_Receive+0x292>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	225c      	movs	r2, #92	@ 0x5c
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001faa:	f7fe fe49 	bl	8000c40 <HAL_GetTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d003      	beq.n	8001fc0 <HAL_SPI_Receive+0x8c>
 8001fb8:	1dbb      	adds	r3, r7, #6
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d104      	bne.n	8001fca <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8001fc0:	2317      	movs	r3, #23
 8001fc2:	18fb      	adds	r3, r7, r3
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	701a      	strb	r2, [r3, #0]
    goto error;
 8001fc8:	e0f6      	b.n	80021b8 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	225d      	movs	r2, #93	@ 0x5d
 8001fce:	2104      	movs	r1, #4
 8001fd0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	1dba      	adds	r2, r7, #6
 8001fe2:	2144      	movs	r1, #68	@ 0x44
 8001fe4:	8812      	ldrh	r2, [r2, #0]
 8001fe6:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1dba      	adds	r2, r7, #6
 8001fec:	2146      	movs	r1, #70	@ 0x46
 8001fee:	8812      	ldrh	r2, [r2, #0]
 8001ff0:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2200      	movs	r2, #0
 8002002:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	2200      	movs	r2, #0
 800200e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	68da      	ldr	r2, [r3, #12]
 8002014:	23e0      	movs	r3, #224	@ 0xe0
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	429a      	cmp	r2, r3
 800201a:	d908      	bls.n	800202e <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	496a      	ldr	r1, [pc, #424]	@ (80021d0 <HAL_SPI_Receive+0x29c>)
 8002028:	400a      	ands	r2, r1
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	e008      	b.n	8002040 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2180      	movs	r1, #128	@ 0x80
 800203a:	0149      	lsls	r1, r1, #5
 800203c:	430a      	orrs	r2, r1
 800203e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	2380      	movs	r3, #128	@ 0x80
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	429a      	cmp	r2, r3
 800204a:	d10f      	bne.n	800206c <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2140      	movs	r1, #64	@ 0x40
 8002058:	438a      	bics	r2, r1
 800205a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	495b      	ldr	r1, [pc, #364]	@ (80021d4 <HAL_SPI_Receive+0x2a0>)
 8002068:	400a      	ands	r2, r1
 800206a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2240      	movs	r2, #64	@ 0x40
 8002074:	4013      	ands	r3, r2
 8002076:	2b40      	cmp	r3, #64	@ 0x40
 8002078:	d007      	beq.n	800208a <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2140      	movs	r1, #64	@ 0x40
 8002086:	430a      	orrs	r2, r1
 8002088:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	23e0      	movs	r3, #224	@ 0xe0
 8002090:	00db      	lsls	r3, r3, #3
 8002092:	429a      	cmp	r2, r3
 8002094:	d900      	bls.n	8002098 <HAL_SPI_Receive+0x164>
 8002096:	e071      	b.n	800217c <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002098:	e035      	b.n	8002106 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	2201      	movs	r2, #1
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d117      	bne.n	80020d8 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	330c      	adds	r3, #12
 80020ae:	001a      	movs	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b4:	7812      	ldrb	r2, [r2, #0]
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2246      	movs	r2, #70	@ 0x46
 80020c8:	5a9b      	ldrh	r3, [r3, r2]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	3b01      	subs	r3, #1
 80020ce:	b299      	uxth	r1, r3
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2246      	movs	r2, #70	@ 0x46
 80020d4:	5299      	strh	r1, [r3, r2]
 80020d6:	e016      	b.n	8002106 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80020d8:	f7fe fdb2 	bl	8000c40 <HAL_GetTick>
 80020dc:	0002      	movs	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d802      	bhi.n	80020ee <HAL_SPI_Receive+0x1ba>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	3301      	adds	r3, #1
 80020ec:	d102      	bne.n	80020f4 <HAL_SPI_Receive+0x1c0>
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d108      	bne.n	8002106 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 80020f4:	2317      	movs	r3, #23
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	2203      	movs	r2, #3
 80020fa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	225d      	movs	r2, #93	@ 0x5d
 8002100:	2101      	movs	r1, #1
 8002102:	5499      	strb	r1, [r3, r2]
          goto error;
 8002104:	e058      	b.n	80021b8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2246      	movs	r2, #70	@ 0x46
 800210a:	5a9b      	ldrh	r3, [r3, r2]
 800210c:	b29b      	uxth	r3, r3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1c3      	bne.n	800209a <HAL_SPI_Receive+0x166>
 8002112:	e039      	b.n	8002188 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2201      	movs	r2, #1
 800211c:	4013      	ands	r3, r2
 800211e:	2b01      	cmp	r3, #1
 8002120:	d115      	bne.n	800214e <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	b292      	uxth	r2, r2
 800212e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002134:	1c9a      	adds	r2, r3, #2
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2246      	movs	r2, #70	@ 0x46
 800213e:	5a9b      	ldrh	r3, [r3, r2]
 8002140:	b29b      	uxth	r3, r3
 8002142:	3b01      	subs	r3, #1
 8002144:	b299      	uxth	r1, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2246      	movs	r2, #70	@ 0x46
 800214a:	5299      	strh	r1, [r3, r2]
 800214c:	e016      	b.n	800217c <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800214e:	f7fe fd77 	bl	8000c40 <HAL_GetTick>
 8002152:	0002      	movs	r2, r0
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d802      	bhi.n	8002164 <HAL_SPI_Receive+0x230>
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	d102      	bne.n	800216a <HAL_SPI_Receive+0x236>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d108      	bne.n	800217c <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 800216a:	2317      	movs	r3, #23
 800216c:	18fb      	adds	r3, r7, r3
 800216e:	2203      	movs	r2, #3
 8002170:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	225d      	movs	r2, #93	@ 0x5d
 8002176:	2101      	movs	r1, #1
 8002178:	5499      	strb	r1, [r3, r2]
          goto error;
 800217a:	e01d      	b.n	80021b8 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2246      	movs	r2, #70	@ 0x46
 8002180:	5a9b      	ldrh	r3, [r3, r2]
 8002182:	b29b      	uxth	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1c5      	bne.n	8002114 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	6839      	ldr	r1, [r7, #0]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	0018      	movs	r0, r3
 8002190:	f000 fb34 	bl	80027fc <SPI_EndRxTransaction>
 8002194:	1e03      	subs	r3, r0, #0
 8002196:	d002      	beq.n	800219e <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2220      	movs	r2, #32
 800219c:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d004      	beq.n	80021b0 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 80021a6:	2317      	movs	r3, #23
 80021a8:	18fb      	adds	r3, r7, r3
 80021aa:	2201      	movs	r2, #1
 80021ac:	701a      	strb	r2, [r3, #0]
 80021ae:	e003      	b.n	80021b8 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	225d      	movs	r2, #93	@ 0x5d
 80021b4:	2101      	movs	r1, #1
 80021b6:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	225c      	movs	r2, #92	@ 0x5c
 80021bc:	2100      	movs	r1, #0
 80021be:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80021c0:	2317      	movs	r3, #23
 80021c2:	18fb      	adds	r3, r7, r3
 80021c4:	781b      	ldrb	r3, [r3, #0]
}
 80021c6:	0018      	movs	r0, r3
 80021c8:	46bd      	mov	sp, r7
 80021ca:	b007      	add	sp, #28
 80021cc:	bd90      	pop	{r4, r7, pc}
 80021ce:	46c0      	nop			@ (mov r8, r8)
 80021d0:	ffffefff 	.word	0xffffefff
 80021d4:	ffffbfff 	.word	0xffffbfff

080021d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08a      	sub	sp, #40	@ 0x28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	607a      	str	r2, [r7, #4]
 80021e4:	001a      	movs	r2, r3
 80021e6:	1cbb      	adds	r3, r7, #2
 80021e8:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80021ea:	2301      	movs	r3, #1
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80021ee:	2323      	movs	r3, #35	@ 0x23
 80021f0:	18fb      	adds	r3, r7, r3
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	225c      	movs	r2, #92	@ 0x5c
 80021fa:	5c9b      	ldrb	r3, [r3, r2]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <HAL_SPI_TransmitReceive+0x2c>
 8002200:	2302      	movs	r3, #2
 8002202:	e1c4      	b.n	800258e <HAL_SPI_TransmitReceive+0x3b6>
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	225c      	movs	r2, #92	@ 0x5c
 8002208:	2101      	movs	r1, #1
 800220a:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800220c:	f7fe fd18 	bl	8000c40 <HAL_GetTick>
 8002210:	0003      	movs	r3, r0
 8002212:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002214:	201b      	movs	r0, #27
 8002216:	183b      	adds	r3, r7, r0
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	215d      	movs	r1, #93	@ 0x5d
 800221c:	5c52      	ldrb	r2, [r2, r1]
 800221e:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002226:	2312      	movs	r3, #18
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	1cba      	adds	r2, r7, #2
 800222c:	8812      	ldrh	r2, [r2, #0]
 800222e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002230:	183b      	adds	r3, r7, r0
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d011      	beq.n	800225c <HAL_SPI_TransmitReceive+0x84>
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	2382      	movs	r3, #130	@ 0x82
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	429a      	cmp	r2, r3
 8002240:	d107      	bne.n	8002252 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d103      	bne.n	8002252 <HAL_SPI_TransmitReceive+0x7a>
 800224a:	183b      	adds	r3, r7, r0
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b04      	cmp	r3, #4
 8002250:	d004      	beq.n	800225c <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002252:	2323      	movs	r3, #35	@ 0x23
 8002254:	18fb      	adds	r3, r7, r3
 8002256:	2202      	movs	r2, #2
 8002258:	701a      	strb	r2, [r3, #0]
    goto error;
 800225a:	e191      	b.n	8002580 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d006      	beq.n	8002270 <HAL_SPI_TransmitReceive+0x98>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <HAL_SPI_TransmitReceive+0x98>
 8002268:	1cbb      	adds	r3, r7, #2
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d104      	bne.n	800227a <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002270:	2323      	movs	r3, #35	@ 0x23
 8002272:	18fb      	adds	r3, r7, r3
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]
    goto error;
 8002278:	e182      	b.n	8002580 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	225d      	movs	r2, #93	@ 0x5d
 800227e:	5c9b      	ldrb	r3, [r3, r2]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b04      	cmp	r3, #4
 8002284:	d003      	beq.n	800228e <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	225d      	movs	r2, #93	@ 0x5d
 800228a:	2105      	movs	r1, #5
 800228c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2200      	movs	r2, #0
 8002292:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	1cba      	adds	r2, r7, #2
 800229e:	2146      	movs	r1, #70	@ 0x46
 80022a0:	8812      	ldrh	r2, [r2, #0]
 80022a2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	1cba      	adds	r2, r7, #2
 80022a8:	2144      	movs	r1, #68	@ 0x44
 80022aa:	8812      	ldrh	r2, [r2, #0]
 80022ac:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	1cba      	adds	r2, r7, #2
 80022b8:	8812      	ldrh	r2, [r2, #0]
 80022ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1cba      	adds	r2, r7, #2
 80022c0:	8812      	ldrh	r2, [r2, #0]
 80022c2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2200      	movs	r2, #0
 80022c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	68da      	ldr	r2, [r3, #12]
 80022d4:	23e0      	movs	r3, #224	@ 0xe0
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	429a      	cmp	r2, r3
 80022da:	d908      	bls.n	80022ee <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	49ac      	ldr	r1, [pc, #688]	@ (8002598 <HAL_SPI_TransmitReceive+0x3c0>)
 80022e8:	400a      	ands	r2, r1
 80022ea:	605a      	str	r2, [r3, #4]
 80022ec:	e008      	b.n	8002300 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2180      	movs	r1, #128	@ 0x80
 80022fa:	0149      	lsls	r1, r1, #5
 80022fc:	430a      	orrs	r2, r1
 80022fe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2240      	movs	r2, #64	@ 0x40
 8002308:	4013      	ands	r3, r2
 800230a:	2b40      	cmp	r3, #64	@ 0x40
 800230c:	d007      	beq.n	800231e <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2140      	movs	r1, #64	@ 0x40
 800231a:	430a      	orrs	r2, r1
 800231c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	23e0      	movs	r3, #224	@ 0xe0
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	429a      	cmp	r2, r3
 8002328:	d800      	bhi.n	800232c <HAL_SPI_TransmitReceive+0x154>
 800232a:	e083      	b.n	8002434 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_SPI_TransmitReceive+0x168>
 8002334:	2312      	movs	r3, #18
 8002336:	18fb      	adds	r3, r7, r3
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d000      	beq.n	8002340 <HAL_SPI_TransmitReceive+0x168>
 800233e:	e06d      	b.n	800241c <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002344:	881a      	ldrh	r2, [r3, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002350:	1c9a      	adds	r2, r3, #2
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800235a:	b29b      	uxth	r3, r3
 800235c:	3b01      	subs	r3, #1
 800235e:	b29a      	uxth	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002364:	e05a      	b.n	800241c <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	2b02      	cmp	r3, #2
 8002372:	d11b      	bne.n	80023ac <HAL_SPI_TransmitReceive+0x1d4>
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002378:	b29b      	uxth	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d016      	beq.n	80023ac <HAL_SPI_TransmitReceive+0x1d4>
 800237e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002380:	2b01      	cmp	r3, #1
 8002382:	d113      	bne.n	80023ac <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002388:	881a      	ldrh	r2, [r3, #0]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002394:	1c9a      	adds	r2, r3, #2
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800239e:	b29b      	uxth	r3, r3
 80023a0:	3b01      	subs	r3, #1
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	2201      	movs	r2, #1
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d11c      	bne.n	80023f4 <HAL_SPI_TransmitReceive+0x21c>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2246      	movs	r2, #70	@ 0x46
 80023be:	5a9b      	ldrh	r3, [r3, r2]
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d016      	beq.n	80023f4 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d0:	b292      	uxth	r2, r2
 80023d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d8:	1c9a      	adds	r2, r3, #2
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2246      	movs	r2, #70	@ 0x46
 80023e2:	5a9b      	ldrh	r3, [r3, r2]
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	3b01      	subs	r3, #1
 80023e8:	b299      	uxth	r1, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2246      	movs	r2, #70	@ 0x46
 80023ee:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023f0:	2301      	movs	r3, #1
 80023f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80023f4:	f7fe fc24 	bl	8000c40 <HAL_GetTick>
 80023f8:	0002      	movs	r2, r0
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002400:	429a      	cmp	r2, r3
 8002402:	d80b      	bhi.n	800241c <HAL_SPI_TransmitReceive+0x244>
 8002404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002406:	3301      	adds	r3, #1
 8002408:	d008      	beq.n	800241c <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 800240a:	2323      	movs	r3, #35	@ 0x23
 800240c:	18fb      	adds	r3, r7, r3
 800240e:	2203      	movs	r2, #3
 8002410:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	225d      	movs	r2, #93	@ 0x5d
 8002416:	2101      	movs	r1, #1
 8002418:	5499      	strb	r1, [r3, r2]
        goto error;
 800241a:	e0b1      	b.n	8002580 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002420:	b29b      	uxth	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d19f      	bne.n	8002366 <HAL_SPI_TransmitReceive+0x18e>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2246      	movs	r2, #70	@ 0x46
 800242a:	5a9b      	ldrh	r3, [r3, r2]
 800242c:	b29b      	uxth	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d199      	bne.n	8002366 <HAL_SPI_TransmitReceive+0x18e>
 8002432:	e089      	b.n	8002548 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_SPI_TransmitReceive+0x270>
 800243c:	2312      	movs	r3, #18
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d000      	beq.n	8002448 <HAL_SPI_TransmitReceive+0x270>
 8002446:	e074      	b.n	8002532 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	330c      	adds	r3, #12
 8002452:	7812      	ldrb	r2, [r2, #0]
 8002454:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002464:	b29b      	uxth	r3, r3
 8002466:	3b01      	subs	r3, #1
 8002468:	b29a      	uxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800246e:	e060      	b.n	8002532 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	2202      	movs	r2, #2
 8002478:	4013      	ands	r3, r2
 800247a:	2b02      	cmp	r3, #2
 800247c:	d11c      	bne.n	80024b8 <HAL_SPI_TransmitReceive+0x2e0>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d017      	beq.n	80024b8 <HAL_SPI_TransmitReceive+0x2e0>
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	2b01      	cmp	r3, #1
 800248c:	d114      	bne.n	80024b8 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	330c      	adds	r3, #12
 8002498:	7812      	ldrb	r2, [r2, #0]
 800249a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80024aa:	b29b      	uxth	r3, r3
 80024ac:	3b01      	subs	r3, #1
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2201      	movs	r2, #1
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d11e      	bne.n	8002504 <HAL_SPI_TransmitReceive+0x32c>
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2246      	movs	r2, #70	@ 0x46
 80024ca:	5a9b      	ldrh	r3, [r3, r2]
 80024cc:	b29b      	uxth	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d018      	beq.n	8002504 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	330c      	adds	r3, #12
 80024d8:	001a      	movs	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024de:	7812      	ldrb	r2, [r2, #0]
 80024e0:	b2d2      	uxtb	r2, r2
 80024e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	1c5a      	adds	r2, r3, #1
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2246      	movs	r2, #70	@ 0x46
 80024f2:	5a9b      	ldrh	r3, [r3, r2]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	3b01      	subs	r3, #1
 80024f8:	b299      	uxth	r1, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2246      	movs	r2, #70	@ 0x46
 80024fe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002500:	2301      	movs	r3, #1
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002504:	f7fe fb9c 	bl	8000c40 <HAL_GetTick>
 8002508:	0002      	movs	r2, r0
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002510:	429a      	cmp	r2, r3
 8002512:	d802      	bhi.n	800251a <HAL_SPI_TransmitReceive+0x342>
 8002514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002516:	3301      	adds	r3, #1
 8002518:	d102      	bne.n	8002520 <HAL_SPI_TransmitReceive+0x348>
 800251a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800251c:	2b00      	cmp	r3, #0
 800251e:	d108      	bne.n	8002532 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8002520:	2323      	movs	r3, #35	@ 0x23
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	2203      	movs	r2, #3
 8002526:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	225d      	movs	r2, #93	@ 0x5d
 800252c:	2101      	movs	r1, #1
 800252e:	5499      	strb	r1, [r3, r2]
        goto error;
 8002530:	e026      	b.n	8002580 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002536:	b29b      	uxth	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d199      	bne.n	8002470 <HAL_SPI_TransmitReceive+0x298>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2246      	movs	r2, #70	@ 0x46
 8002540:	5a9b      	ldrh	r3, [r3, r2]
 8002542:	b29b      	uxth	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d193      	bne.n	8002470 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002548:	69fa      	ldr	r2, [r7, #28]
 800254a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	0018      	movs	r0, r3
 8002550:	f000 f9b2 	bl	80028b8 <SPI_EndRxTxTransaction>
 8002554:	1e03      	subs	r3, r0, #0
 8002556:	d006      	beq.n	8002566 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8002558:	2323      	movs	r3, #35	@ 0x23
 800255a:	18fb      	adds	r3, r7, r3
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2220      	movs	r2, #32
 8002564:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800256a:	2b00      	cmp	r3, #0
 800256c:	d004      	beq.n	8002578 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800256e:	2323      	movs	r3, #35	@ 0x23
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	2201      	movs	r2, #1
 8002574:	701a      	strb	r2, [r3, #0]
 8002576:	e003      	b.n	8002580 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	225d      	movs	r2, #93	@ 0x5d
 800257c:	2101      	movs	r1, #1
 800257e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	225c      	movs	r2, #92	@ 0x5c
 8002584:	2100      	movs	r1, #0
 8002586:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002588:	2323      	movs	r3, #35	@ 0x23
 800258a:	18fb      	adds	r3, r7, r3
 800258c:	781b      	ldrb	r3, [r3, #0]
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b00a      	add	sp, #40	@ 0x28
 8002594:	bd80      	pop	{r7, pc}
 8002596:	46c0      	nop			@ (mov r8, r8)
 8002598:	ffffefff 	.word	0xffffefff

0800259c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	1dfb      	adds	r3, r7, #7
 80025aa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80025ac:	f7fe fb48 	bl	8000c40 <HAL_GetTick>
 80025b0:	0002      	movs	r2, r0
 80025b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	18d3      	adds	r3, r2, r3
 80025ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80025bc:	f7fe fb40 	bl	8000c40 <HAL_GetTick>
 80025c0:	0003      	movs	r3, r0
 80025c2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80025c4:	4b3a      	ldr	r3, [pc, #232]	@ (80026b0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	015b      	lsls	r3, r3, #5
 80025ca:	0d1b      	lsrs	r3, r3, #20
 80025cc:	69fa      	ldr	r2, [r7, #28]
 80025ce:	4353      	muls	r3, r2
 80025d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80025d2:	e058      	b.n	8002686 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	3301      	adds	r3, #1
 80025d8:	d055      	beq.n	8002686 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025da:	f7fe fb31 	bl	8000c40 <HAL_GetTick>
 80025de:	0002      	movs	r2, r0
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	69fa      	ldr	r2, [r7, #28]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d902      	bls.n	80025f0 <SPI_WaitFlagStateUntilTimeout+0x54>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d142      	bne.n	8002676 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	21e0      	movs	r1, #224	@ 0xe0
 80025fc:	438a      	bics	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	2382      	movs	r3, #130	@ 0x82
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	429a      	cmp	r2, r3
 800260a:	d113      	bne.n	8002634 <SPI_WaitFlagStateUntilTimeout+0x98>
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	2380      	movs	r3, #128	@ 0x80
 8002612:	021b      	lsls	r3, r3, #8
 8002614:	429a      	cmp	r2, r3
 8002616:	d005      	beq.n	8002624 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	2380      	movs	r3, #128	@ 0x80
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	429a      	cmp	r2, r3
 8002622:	d107      	bne.n	8002634 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2140      	movs	r1, #64	@ 0x40
 8002630:	438a      	bics	r2, r1
 8002632:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002638:	2380      	movs	r3, #128	@ 0x80
 800263a:	019b      	lsls	r3, r3, #6
 800263c:	429a      	cmp	r2, r3
 800263e:	d110      	bne.n	8002662 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	491a      	ldr	r1, [pc, #104]	@ (80026b4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800264c:	400a      	ands	r2, r1
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2180      	movs	r1, #128	@ 0x80
 800265c:	0189      	lsls	r1, r1, #6
 800265e:	430a      	orrs	r2, r1
 8002660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	225d      	movs	r2, #93	@ 0x5d
 8002666:	2101      	movs	r1, #1
 8002668:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	225c      	movs	r2, #92	@ 0x5c
 800266e:	2100      	movs	r1, #0
 8002670:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e017      	b.n	80026a6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3b01      	subs	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	4013      	ands	r3, r2
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	425a      	negs	r2, r3
 8002696:	4153      	adcs	r3, r2
 8002698:	b2db      	uxtb	r3, r3
 800269a:	001a      	movs	r2, r3
 800269c:	1dfb      	adds	r3, r7, #7
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d197      	bne.n	80025d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	0018      	movs	r0, r3
 80026a8:	46bd      	mov	sp, r7
 80026aa:	b008      	add	sp, #32
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	20000000 	.word	0x20000000
 80026b4:	ffffdfff 	.word	0xffffdfff

080026b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
 80026c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80026c6:	2317      	movs	r3, #23
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80026ce:	f7fe fab7 	bl	8000c40 <HAL_GetTick>
 80026d2:	0002      	movs	r2, r0
 80026d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d6:	1a9b      	subs	r3, r3, r2
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	18d3      	adds	r3, r2, r3
 80026dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80026de:	f7fe faaf 	bl	8000c40 <HAL_GetTick>
 80026e2:	0003      	movs	r3, r0
 80026e4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	330c      	adds	r3, #12
 80026ec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80026ee:	4b41      	ldr	r3, [pc, #260]	@ (80027f4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	0013      	movs	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	189b      	adds	r3, r3, r2
 80026f8:	00da      	lsls	r2, r3, #3
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	0d1b      	lsrs	r3, r3, #20
 80026fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002700:	4353      	muls	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002704:	e068      	b.n	80027d8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	23c0      	movs	r3, #192	@ 0xc0
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	429a      	cmp	r2, r3
 800270e:	d10a      	bne.n	8002726 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d107      	bne.n	8002726 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	2117      	movs	r1, #23
 800271e:	187b      	adds	r3, r7, r1
 8002720:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002722:	187b      	adds	r3, r7, r1
 8002724:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	3301      	adds	r3, #1
 800272a:	d055      	beq.n	80027d8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800272c:	f7fe fa88 	bl	8000c40 <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002738:	429a      	cmp	r2, r3
 800273a:	d902      	bls.n	8002742 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800273c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273e:	2b00      	cmp	r3, #0
 8002740:	d142      	bne.n	80027c8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	685a      	ldr	r2, [r3, #4]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	21e0      	movs	r1, #224	@ 0xe0
 800274e:	438a      	bics	r2, r1
 8002750:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	2382      	movs	r3, #130	@ 0x82
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	429a      	cmp	r2, r3
 800275c:	d113      	bne.n	8002786 <SPI_WaitFifoStateUntilTimeout+0xce>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	2380      	movs	r3, #128	@ 0x80
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	429a      	cmp	r2, r3
 8002768:	d005      	beq.n	8002776 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	689a      	ldr	r2, [r3, #8]
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	429a      	cmp	r2, r3
 8002774:	d107      	bne.n	8002786 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2140      	movs	r1, #64	@ 0x40
 8002782:	438a      	bics	r2, r1
 8002784:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800278a:	2380      	movs	r3, #128	@ 0x80
 800278c:	019b      	lsls	r3, r3, #6
 800278e:	429a      	cmp	r2, r3
 8002790:	d110      	bne.n	80027b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4916      	ldr	r1, [pc, #88]	@ (80027f8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800279e:	400a      	ands	r2, r1
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2180      	movs	r1, #128	@ 0x80
 80027ae:	0189      	lsls	r1, r1, #6
 80027b0:	430a      	orrs	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	225d      	movs	r2, #93	@ 0x5d
 80027b8:	2101      	movs	r1, #1
 80027ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	225c      	movs	r2, #92	@ 0x5c
 80027c0:	2100      	movs	r1, #0
 80027c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e010      	b.n	80027ea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	4013      	ands	r3, r2
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d18e      	bne.n	8002706 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	0018      	movs	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	b00a      	add	sp, #40	@ 0x28
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	20000000 	.word	0x20000000
 80027f8:	ffffdfff 	.word	0xffffdfff

080027fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	2382      	movs	r3, #130	@ 0x82
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	429a      	cmp	r2, r3
 8002812:	d113      	bne.n	800283c <SPI_EndRxTransaction+0x40>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	021b      	lsls	r3, r3, #8
 800281c:	429a      	cmp	r2, r3
 800281e:	d005      	beq.n	800282c <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	2380      	movs	r3, #128	@ 0x80
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	429a      	cmp	r2, r3
 800282a:	d107      	bne.n	800283c <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2140      	movs	r1, #64	@ 0x40
 8002838:	438a      	bics	r2, r1
 800283a:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800283c:	68ba      	ldr	r2, [r7, #8]
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	0013      	movs	r3, r2
 8002846:	2200      	movs	r2, #0
 8002848:	2180      	movs	r1, #128	@ 0x80
 800284a:	f7ff fea7 	bl	800259c <SPI_WaitFlagStateUntilTimeout>
 800284e:	1e03      	subs	r3, r0, #0
 8002850:	d007      	beq.n	8002862 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002856:	2220      	movs	r2, #32
 8002858:	431a      	orrs	r2, r3
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e026      	b.n	80028b0 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	2382      	movs	r3, #130	@ 0x82
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	429a      	cmp	r2, r3
 800286c:	d11f      	bne.n	80028ae <SPI_EndRxTransaction+0xb2>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	2380      	movs	r3, #128	@ 0x80
 8002874:	021b      	lsls	r3, r3, #8
 8002876:	429a      	cmp	r2, r3
 8002878:	d005      	beq.n	8002886 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689a      	ldr	r2, [r3, #8]
 800287e:	2380      	movs	r3, #128	@ 0x80
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	429a      	cmp	r2, r3
 8002884:	d113      	bne.n	80028ae <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002886:	68ba      	ldr	r2, [r7, #8]
 8002888:	23c0      	movs	r3, #192	@ 0xc0
 800288a:	00d9      	lsls	r1, r3, #3
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	0013      	movs	r3, r2
 8002894:	2200      	movs	r2, #0
 8002896:	f7ff ff0f 	bl	80026b8 <SPI_WaitFifoStateUntilTimeout>
 800289a:	1e03      	subs	r3, r0, #0
 800289c:	d007      	beq.n	80028ae <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a2:	2220      	movs	r2, #32
 80028a4:	431a      	orrs	r2, r3
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e000      	b.n	80028b0 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	0018      	movs	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b004      	add	sp, #16
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80028c4:	68ba      	ldr	r2, [r7, #8]
 80028c6:	23c0      	movs	r3, #192	@ 0xc0
 80028c8:	0159      	lsls	r1, r3, #5
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	9300      	str	r3, [sp, #0]
 80028d0:	0013      	movs	r3, r2
 80028d2:	2200      	movs	r2, #0
 80028d4:	f7ff fef0 	bl	80026b8 <SPI_WaitFifoStateUntilTimeout>
 80028d8:	1e03      	subs	r3, r0, #0
 80028da:	d007      	beq.n	80028ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028e0:	2220      	movs	r2, #32
 80028e2:	431a      	orrs	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e027      	b.n	800293c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80028ec:	68ba      	ldr	r2, [r7, #8]
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	0013      	movs	r3, r2
 80028f6:	2200      	movs	r2, #0
 80028f8:	2180      	movs	r1, #128	@ 0x80
 80028fa:	f7ff fe4f 	bl	800259c <SPI_WaitFlagStateUntilTimeout>
 80028fe:	1e03      	subs	r3, r0, #0
 8002900:	d007      	beq.n	8002912 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002906:	2220      	movs	r2, #32
 8002908:	431a      	orrs	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e014      	b.n	800293c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002912:	68ba      	ldr	r2, [r7, #8]
 8002914:	23c0      	movs	r3, #192	@ 0xc0
 8002916:	00d9      	lsls	r1, r3, #3
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	0013      	movs	r3, r2
 8002920:	2200      	movs	r2, #0
 8002922:	f7ff fec9 	bl	80026b8 <SPI_WaitFifoStateUntilTimeout>
 8002926:	1e03      	subs	r3, r0, #0
 8002928:	d007      	beq.n	800293a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292e:	2220      	movs	r2, #32
 8002930:	431a      	orrs	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e000      	b.n	800293c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	0018      	movs	r0, r3
 800293e:	46bd      	mov	sp, r7
 8002940:	b004      	add	sp, #16
 8002942:	bd80      	pop	{r7, pc}

08002944 <memset>:
 8002944:	0003      	movs	r3, r0
 8002946:	1882      	adds	r2, r0, r2
 8002948:	4293      	cmp	r3, r2
 800294a:	d100      	bne.n	800294e <memset+0xa>
 800294c:	4770      	bx	lr
 800294e:	7019      	strb	r1, [r3, #0]
 8002950:	3301      	adds	r3, #1
 8002952:	e7f9      	b.n	8002948 <memset+0x4>

08002954 <__libc_init_array>:
 8002954:	b570      	push	{r4, r5, r6, lr}
 8002956:	2600      	movs	r6, #0
 8002958:	4c0c      	ldr	r4, [pc, #48]	@ (800298c <__libc_init_array+0x38>)
 800295a:	4d0d      	ldr	r5, [pc, #52]	@ (8002990 <__libc_init_array+0x3c>)
 800295c:	1b64      	subs	r4, r4, r5
 800295e:	10a4      	asrs	r4, r4, #2
 8002960:	42a6      	cmp	r6, r4
 8002962:	d109      	bne.n	8002978 <__libc_init_array+0x24>
 8002964:	2600      	movs	r6, #0
 8002966:	f000 f819 	bl	800299c <_init>
 800296a:	4c0a      	ldr	r4, [pc, #40]	@ (8002994 <__libc_init_array+0x40>)
 800296c:	4d0a      	ldr	r5, [pc, #40]	@ (8002998 <__libc_init_array+0x44>)
 800296e:	1b64      	subs	r4, r4, r5
 8002970:	10a4      	asrs	r4, r4, #2
 8002972:	42a6      	cmp	r6, r4
 8002974:	d105      	bne.n	8002982 <__libc_init_array+0x2e>
 8002976:	bd70      	pop	{r4, r5, r6, pc}
 8002978:	00b3      	lsls	r3, r6, #2
 800297a:	58eb      	ldr	r3, [r5, r3]
 800297c:	4798      	blx	r3
 800297e:	3601      	adds	r6, #1
 8002980:	e7ee      	b.n	8002960 <__libc_init_array+0xc>
 8002982:	00b3      	lsls	r3, r6, #2
 8002984:	58eb      	ldr	r3, [r5, r3]
 8002986:	4798      	blx	r3
 8002988:	3601      	adds	r6, #1
 800298a:	e7f2      	b.n	8002972 <__libc_init_array+0x1e>
 800298c:	080029f8 	.word	0x080029f8
 8002990:	080029f8 	.word	0x080029f8
 8002994:	080029fc 	.word	0x080029fc
 8002998:	080029f8 	.word	0x080029f8

0800299c <_init>:
 800299c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800299e:	46c0      	nop			@ (mov r8, r8)
 80029a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029a2:	bc08      	pop	{r3}
 80029a4:	469e      	mov	lr, r3
 80029a6:	4770      	bx	lr

080029a8 <_fini>:
 80029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029aa:	46c0      	nop			@ (mov r8, r8)
 80029ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ae:	bc08      	pop	{r3}
 80029b0:	469e      	mov	lr, r3
 80029b2:	4770      	bx	lr
