# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2bdivisor.srcs/sources_1/new/divisor.vhd" \
"../../../../lab2bdivisor.srcs/sources_1/new/reg_div.vhd" \
"../../../../lab2bdivisor.srcs/sources_1/new/registro.vhd" \
"../../../../lab2bdivisor.srcs/sim_1/new/tb_reg_div.vhd" \

# Do not sort compile order
nosort
