

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Thu Oct 20 15:43:17 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40225|  4621377| 0.402 ms | 46.214 ms |  40225|  4621377|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) |   Iteration   |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |- LOOP_N           |    40224|  4621376| 2514 ~ 144418 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_X          |     2512|   144416|   314 ~ 9026  |          -|          -|  8 ~ 16 |    no    |
        |  ++ LOOP_Y        |      312|     9024|    39 ~ 564   |          -|          -|  8 ~ 16 |    no    |
        |   +++ LOOP_M      |       35|      560|             35|          -|          -|  1 ~ 16 |    no    |
        |    ++++ LOOP_C    |       33|       33|             11|          -|          -|        3|    no    |
        |     +++++ LOOP_R  |        9|        9|              3|          -|          -|        3|    no    |
        +-------------------+---------+---------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 10 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)" [layer.cpp:57]   --->   Operation 12 'read' 'L_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)" [layer.cpp:57]   --->   Operation 13 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)" [layer.cpp:57]   --->   Operation 14 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)" [layer.cpp:57]   --->   Operation 15 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i6 %I_read to i5" [layer.cpp:59]   --->   Operation 16 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%O = add i5 -2, %trunc_ln59" [layer.cpp:59]   --->   Operation 17 'add' 'O' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%O_cast21_cast = zext i5 %O to i13" [layer.cpp:59]   --->   Operation 18 'zext' 'O_cast21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %O to i9" [layer.cpp:68]   --->   Operation 19 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln16 = add i5 -1, %trunc_ln59" [layer.cpp:16->layer.cpp:74]   --->   Operation 20 'add' 'add_ln16' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i7 %M_read to i6" [layer.cpp:69]   --->   Operation 21 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i6 %I_read to i9" [layer.cpp:75]   --->   Operation 22 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %N_read to i9" [layer.cpp:76]   --->   Operation 23 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%I_cast = zext i6 %I_read to i13" [layer.cpp:57]   --->   Operation 24 'zext' 'I_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [layer.cpp:64]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n_0 = phi i6 [ 0, %0 ], [ %n, %LOOP_N_end ]"   --->   Operation 26 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %n_0 to i9" [layer.cpp:64]   --->   Operation 27 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i6 %n_0 to i7" [layer.cpp:64]   --->   Operation 28 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%icmp_ln64 = icmp slt i7 %zext_ln64_1, %N_read" [layer.cpp:64]   --->   Operation 29 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%n = add i6 %n_0, 1" [layer.cpp:64]   --->   Operation 31 'add' 'n' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %LOOP_N_begin, label %7" [layer.cpp:64]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [layer.cpp:64]   --->   Operation 33 'specloopname' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [layer.cpp:64]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.78ns)   --->   "%mul_ln68 = mul i9 %zext_ln64, %zext_ln68" [layer.cpp:68]   --->   Operation 35 'mul' 'mul_ln68' <Predicate = (icmp_ln64)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %2" [layer.cpp:65]   --->   Operation 36 'br' <Predicate = (icmp_ln64)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [layer.cpp:89]   --->   Operation 37 'ret' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %LOOP_N_begin ], [ %x, %LOOP_X_end ]"   --->   Operation 38 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %x_0 to i13" [layer.cpp:65]   --->   Operation 39 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 40 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.36ns)   --->   "%icmp_ln65 = icmp eq i5 %x_0, %O" [layer.cpp:65]   --->   Operation 41 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [layer.cpp:65]   --->   Operation 42 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %LOOP_N_end, label %LOOP_X_begin" [layer.cpp:65]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [layer.cpp:65]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)" [layer.cpp:65]   --->   Operation 45 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [layer.cpp:66]   --->   Operation 46 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)" [layer.cpp:88]   --->   Operation 47 'specregionend' 'empty_30' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [layer.cpp:64]   --->   Operation 48 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.20>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ 0, %LOOP_X_begin ], [ %y, %LOOP_Y_end ]"   --->   Operation 49 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %y_0 to i9" [layer.cpp:66]   --->   Operation 50 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln66 = icmp eq i5 %y_0, %O" [layer.cpp:66]   --->   Operation 51 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.78ns)   --->   "%y = add i5 %y_0, 1" [layer.cpp:66]   --->   Operation 53 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %LOOP_X_end, label %LOOP_Y_begin" [layer.cpp:66]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [layer.cpp:66]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)" [layer.cpp:66]   --->   Operation 56 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.82ns)   --->   "%tmp29 = add i9 %zext_ln66, %mul_ln68" [layer.cpp:66]   --->   Operation 57 'add' 'tmp29' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp29_cast_cast = zext i9 %tmp29 to i13" [layer.cpp:66]   --->   Operation 58 'zext' 'tmp29_cast_cast' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.36ns) (grouped into DSP with root node o_index)   --->   "%tmp30 = mul i13 %tmp29_cast_cast, %O_cast21_cast" [layer.cpp:66]   --->   Operation 59 'mul' 'tmp30' <Predicate = (!icmp_ln66)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (3.02ns) (root node of the DSP)   --->   "%o_index = add i13 %tmp30, %zext_ln65" [layer.cpp:68]   --->   Operation 60 'add' 'o_index' <Predicate = (!icmp_ln66)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %4" [layer.cpp:69]   --->   Operation 61 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_1)" [layer.cpp:87]   --->   Operation 62 'specregionend' 'empty_29' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [layer.cpp:65]   --->   Operation 63 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ 0, %LOOP_Y_begin ], [ %sum, %LOOP_M_end ]"   --->   Operation 64 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %LOOP_Y_begin ], [ %m, %LOOP_M_end ]"   --->   Operation 65 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %LOOP_Y_begin ], [ %add_ln76_4, %LOOP_M_end ]" [layer.cpp:76]   --->   Operation 66 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %LOOP_Y_begin ], [ %add_ln76_3, %LOOP_M_end ]" [layer.cpp:76]   --->   Operation 67 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln76_3 = add i9 %phi_mul2, %zext_ln76" [layer.cpp:76]   --->   Operation 68 'add' 'add_ln76_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln76_4 = add i9 %phi_mul, %zext_ln75" [layer.cpp:76]   --->   Operation 69 'add' 'add_ln76_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %m_0 to i6" [layer.cpp:69]   --->   Operation 70 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.42ns)   --->   "%icmp_ln69 = icmp slt i6 %zext_ln69, %trunc_ln69" [layer.cpp:69]   --->   Operation 71 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 72 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [layer.cpp:69]   --->   Operation 73 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %LOOP_M_begin, label %LOOP_Y_end" [layer.cpp:69]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [layer.cpp:69]   --->   Operation 75 'specloopname' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)" [layer.cpp:69]   --->   Operation 76 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln76 = add i9 %zext_ln64, %phi_mul2" [layer.cpp:76]   --->   Operation 77 'add' 'add_ln76' <Predicate = (icmp_ln69)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i9 %add_ln76 to i13" [layer.cpp:76]   --->   Operation 78 'zext' 'zext_ln76_1' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln76, i3 0)" [layer.cpp:76]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i12 %shl_ln to i13" [layer.cpp:76]   --->   Operation 80 'zext' 'zext_ln76_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.54ns)   --->   "%add_ln76_1 = add i13 %zext_ln76_2, %zext_ln76_1" [layer.cpp:76]   --->   Operation 81 'add' 'add_ln76_1' <Predicate = (icmp_ln69)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i13 %add_ln76_1 to i14" [layer.cpp:76]   --->   Operation 82 'zext' 'zext_ln76_3' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.76ns)   --->   "br label %5" [layer.cpp:72]   --->   Operation 83 'br' <Predicate = (icmp_ln69)> <Delay = 1.76>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i13 %o_index to i64" [layer.cpp:85]   --->   Operation 84 'zext' 'zext_ln85' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%threshold_V_addr = getelementptr [5184 x i8]* %threshold_V, i64 0, i64 %zext_ln85" [layer.cpp:85]   --->   Operation 85 'getelementptr' 'threshold_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%threshold_V_load = load i8* %threshold_V_addr, align 1" [layer.cpp:85]   --->   Operation 86 'load' 'threshold_V_load' <Predicate = (!icmp_ln69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%one_out_0 = phi i32 [ 0, %LOOP_M_begin ], [ %one_out_1, %LOOP_C_end ]" [layer.cpp:16->layer.cpp:74]   --->   Operation 87 'phi' 'one_out_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%mac_num_0 = phi i32 [ 0, %LOOP_M_begin ], [ %mac_num_1, %LOOP_C_end ]" [layer.cpp:16->layer.cpp:74]   --->   Operation 88 'phi' 'mac_num_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %LOOP_M_begin ], [ %c, %LOOP_C_end ]"   --->   Operation 89 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i2 %c_0 to i5" [layer.cpp:72]   --->   Operation 90 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp eq i2 %c_0, -1" [layer.cpp:72]   --->   Operation 91 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 92 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [layer.cpp:72]   --->   Operation 93 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %LOOP_M_end, label %LOOP_C_begin" [layer.cpp:72]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [layer.cpp:72]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [layer.cpp:72]   --->   Operation 96 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln74 = add i5 %zext_ln72, %x_0" [layer.cpp:74]   --->   Operation 97 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %add_ln74 to i13" [layer.cpp:74]   --->   Operation 98 'zext' 'zext_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %add_ln74, 0" [layer.cpp:16->layer.cpp:74]   --->   Operation 99 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln72)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.36ns)   --->   "%icmp_ln16_1 = icmp ugt i5 %add_ln16, %add_ln74" [layer.cpp:16->layer.cpp:74]   --->   Operation 100 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln72)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.76ns)   --->   "br label %6" [layer.cpp:73]   --->   Operation 101 'br' <Predicate = (!icmp_ln72)> <Delay = 1.76>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln83 = shl i32 %one_out_0, 1" [layer.cpp:83]   --->   Operation 102 'shl' 'shl_ln83' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln83 = sub i32 %p_Val2_s, %mac_num_0" [layer.cpp:83]   --->   Operation 103 'sub' 'sub_ln83' <Predicate = (icmp_ln72)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum = add i32 %sub_ln83, %shl_ln83" [layer.cpp:83]   --->   Operation 104 'add' 'sum' <Predicate = (icmp_ln72)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_3)" [layer.cpp:84]   --->   Operation 105 'specregionend' 'empty_27' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br label %4" [layer.cpp:69]   --->   Operation 106 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.33>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%one_out_1 = phi i32 [ %one_out_0, %LOOP_C_begin ], [ %one_out_2, %_ifconv ]"   --->   Operation 107 'phi' 'one_out_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%mac_num_1 = phi i32 [ %mac_num_0, %LOOP_C_begin ], [ %mac_num_2, %_ifconv ]"   --->   Operation 108 'phi' 'mac_num_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %LOOP_C_begin ], [ %r, %_ifconv ]"   --->   Operation 109 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i2 %r_0 to i9" [layer.cpp:73]   --->   Operation 110 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i2 %r_0 to i5" [layer.cpp:73]   --->   Operation 111 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp eq i2 %r_0, -1" [layer.cpp:73]   --->   Operation 112 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 113 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [layer.cpp:73]   --->   Operation 114 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %LOOP_C_end, label %_ifconv" [layer.cpp:73]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.78ns)   --->   "%add_ln74_1 = add i5 %zext_ln73_1, %y_0" [layer.cpp:74]   --->   Operation 116 'add' 'add_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.36ns)   --->   "%icmp_ln16_2 = icmp ne i5 %add_ln74_1, 0" [layer.cpp:16->layer.cpp:74]   --->   Operation 117 'icmp' 'icmp_ln16_2' <Predicate = (!icmp_ln73)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (1.36ns)   --->   "%icmp_ln16_3 = icmp ugt i5 %add_ln16, %add_ln74_1" [layer.cpp:16->layer.cpp:74]   --->   Operation 118 'icmp' 'icmp_ln16_3' <Predicate = (!icmp_ln73)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%and_ln16 = and i1 %icmp_ln16_1, %icmp_ln16_3" [layer.cpp:16->layer.cpp:74]   --->   Operation 119 'and' 'and_ln16' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%and_ln16_1 = and i1 %and_ln16, %icmp_ln16_2" [layer.cpp:16->layer.cpp:74]   --->   Operation 120 'and' 'and_ln16_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i9 %phi_mul, %zext_ln73" [layer.cpp:76]   --->   Operation 121 'add' 'tmp7' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp31 = add i9 %tmp7, %zext_ln66" [layer.cpp:76]   --->   Operation 122 'add' 'tmp31' <Predicate = (!icmp_ln73)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln76_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r_0, i2 0)" [layer.cpp:76]   --->   Operation 123 'bitconcatenate' 'shl_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i4 %shl_ln76_1 to i5" [layer.cpp:76]   --->   Operation 124 'zext' 'zext_ln76_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln76 = sub i5 %zext_ln76_4, %zext_ln73_1" [layer.cpp:76]   --->   Operation 125 'sub' 'sub_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 126 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln76_2 = add i5 %zext_ln72, %sub_ln76" [layer.cpp:76]   --->   Operation 126 'add' 'add_ln76_2' <Predicate = (!icmp_ln73)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i5 %add_ln76_2 to i14" [layer.cpp:76]   --->   Operation 127 'sext' 'sext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.67ns)   --->   "%w_index = add i14 %sext_ln76, %zext_ln76_3" [layer.cpp:76]   --->   Operation 128 'add' 'w_index' <Predicate = (!icmp_ln73)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i14 %w_index to i64" [layer.cpp:77]   --->   Operation 129 'sext' 'sext_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %sext_ln77" [layer.cpp:77]   --->   Operation 130 'getelementptr' 'w_conv1_addr' <Predicate = (!icmp_ln73 & !L_read)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (3.25ns)   --->   "%w_conv1_load = load i1* %w_conv1_addr, align 1" [layer.cpp:77]   --->   Operation 131 'load' 'w_conv1_load' <Predicate = (!icmp_ln73 & !L_read)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %sext_ln77" [layer.cpp:78]   --->   Operation 132 'getelementptr' 'w_conv2_addr' <Predicate = (!icmp_ln73 & L_read)> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (3.25ns)   --->   "%w_conv2_load = load i1* %w_conv2_addr, align 1" [layer.cpp:78]   --->   Operation 133 'load' 'w_conv2_load' <Predicate = (!icmp_ln73 & L_read)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%mac_num = add nsw i32 %mac_num_1, 1" [layer.cpp:79]   --->   Operation 134 'add' 'mac_num' <Predicate = (!icmp_ln73)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%xor_ln16 = xor i1 %and_ln16_1, true" [layer.cpp:16->layer.cpp:74]   --->   Operation 135 'xor' 'xor_ln16' <Predicate = (!icmp_ln73)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16 = or i1 %icmp_ln16, %xor_ln16" [layer.cpp:16->layer.cpp:74]   --->   Operation 136 'or' 'or_ln16' <Predicate = (!icmp_ln73)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.69ns)   --->   "%mac_num_2 = select i1 %or_ln16, i32 %mac_num_1, i32 %mac_num" [layer.cpp:16->layer.cpp:74]   --->   Operation 137 'select' 'mac_num_2' <Predicate = (!icmp_ln73)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_4)" [layer.cpp:82]   --->   Operation 138 'specregionend' 'empty_26' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %5" [layer.cpp:72]   --->   Operation 139 'br' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i9 %tmp31 to i13" [layer.cpp:76]   --->   Operation 140 'zext' 'tmp31_cast' <Predicate = (!or_ln16)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (3.36ns) (grouped into DSP with root node i_index)   --->   "%tmp32 = mul i13 %tmp31_cast, %I_cast" [layer.cpp:76]   --->   Operation 141 'mul' 'tmp32' <Predicate = (!or_ln16)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (3.02ns) (root node of the DSP)   --->   "%i_index = add i13 %tmp32, %zext_ln74" [layer.cpp:75]   --->   Operation 142 'add' 'i_index' <Predicate = (!or_ln16)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i13 %i_index to i64" [layer.cpp:77]   --->   Operation 143 'zext' 'zext_ln77' <Predicate = (!or_ln16)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %zext_ln77" [layer.cpp:77]   --->   Operation 144 'getelementptr' 'input_addr' <Predicate = (!or_ln16)> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:77]   --->   Operation 145 'load' 'input_load' <Predicate = (!or_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_8 : Operation 146 [1/2] (3.25ns)   --->   "%w_conv1_load = load i1* %w_conv1_addr, align 1" [layer.cpp:77]   --->   Operation 146 'load' 'w_conv1_load' <Predicate = (!L_read)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_8 : Operation 147 [1/2] (3.25ns)   --->   "%w_conv2_load = load i1* %w_conv2_addr, align 1" [layer.cpp:78]   --->   Operation 147 'load' 'w_conv2_load' <Predicate = (L_read)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [layer.cpp:73]   --->   Operation 148 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:77]   --->   Operation 149 'load' 'input_load' <Predicate = (!or_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node one_out)   --->   "%select_ln77 = select i1 %L_read, i1 %w_conv2_load, i1 %w_conv1_load" [layer.cpp:77]   --->   Operation 150 'select' 'select_ln77' <Predicate = (!or_ln16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node one_out)   --->   "%xor_ln78 = xor i1 %select_ln77, true" [layer.cpp:78]   --->   Operation 151 'xor' 'xor_ln78' <Predicate = (!or_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node one_out)   --->   "%xor_ln78_1 = xor i1 %input_load, %xor_ln78" [layer.cpp:78]   --->   Operation 152 'xor' 'xor_ln78_1' <Predicate = (!or_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node one_out)   --->   "%zext_ln78 = zext i1 %xor_ln78_1 to i32" [layer.cpp:78]   --->   Operation 153 'zext' 'zext_ln78' <Predicate = (!or_ln16)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (2.55ns) (out node of the LUT)   --->   "%one_out = add nsw i32 %one_out_1, %zext_ln78" [layer.cpp:77]   --->   Operation 154 'add' 'one_out' <Predicate = (!or_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.69ns)   --->   "%one_out_2 = select i1 %or_ln16, i32 %one_out_1, i32 %one_out" [layer.cpp:16->layer.cpp:74]   --->   Operation 155 'select' 'one_out_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "br label %6" [layer.cpp:73]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.74>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln1 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %p_Val2_s, i2 0)" [layer.cpp:85]   --->   Operation 157 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/2] (3.25ns)   --->   "%threshold_V_load = load i8* %threshold_V_addr, align 1" [layer.cpp:85]   --->   Operation 158 'load' 'threshold_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i8 %threshold_V_load to i34" [layer.cpp:85]   --->   Operation 159 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (2.48ns)   --->   "%icmp_ln1494 = icmp sgt i34 %shl_ln1, %sext_ln1494" [layer.cpp:85]   --->   Operation 160 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln85" [layer.cpp:85]   --->   Operation 161 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (3.25ns)   --->   "store i1 %icmp_ln1494, i1* %output_addr, align 1" [layer.cpp:85]   --->   Operation 162 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_2)" [layer.cpp:86]   --->   Operation 163 'specregionend' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "br label %3" [layer.cpp:66]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ threshold_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
L_read            (read             ) [ 001111111111]
I_read            (read             ) [ 000000000000]
N_read            (read             ) [ 001111111111]
M_read            (read             ) [ 000000000000]
trunc_ln59        (trunc            ) [ 000000000000]
O                 (add              ) [ 001111111111]
O_cast21_cast     (zext             ) [ 001111111111]
zext_ln68         (zext             ) [ 001111111111]
add_ln16          (add              ) [ 001111111111]
trunc_ln69        (trunc            ) [ 001111111111]
zext_ln75         (zext             ) [ 001111111111]
zext_ln76         (zext             ) [ 001111111111]
I_cast            (zext             ) [ 001111111111]
br_ln64           (br               ) [ 011111111111]
n_0               (phi              ) [ 001000000000]
zext_ln64         (zext             ) [ 000111111111]
zext_ln64_1       (zext             ) [ 000000000000]
icmp_ln64         (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
n                 (add              ) [ 011111111111]
br_ln64           (br               ) [ 000000000000]
specloopname_ln64 (specloopname     ) [ 000000000000]
tmp               (specregionbegin  ) [ 000111111111]
mul_ln68          (mul              ) [ 000111111111]
br_ln65           (br               ) [ 001111111111]
ret_ln89          (ret              ) [ 000000000000]
x_0               (phi              ) [ 000101111100]
zext_ln65         (zext             ) [ 000011111111]
empty_21          (speclooptripcount) [ 000000000000]
icmp_ln65         (icmp             ) [ 001111111111]
x                 (add              ) [ 001111111111]
br_ln65           (br               ) [ 000000000000]
specloopname_ln65 (specloopname     ) [ 000000000000]
tmp_1             (specregionbegin  ) [ 000011111111]
br_ln66           (br               ) [ 001111111111]
empty_30          (specregionend    ) [ 000000000000]
br_ln64           (br               ) [ 011111111111]
y_0               (phi              ) [ 000011111100]
zext_ln66         (zext             ) [ 000001111100]
icmp_ln66         (icmp             ) [ 001111111111]
empty_22          (speclooptripcount) [ 000000000000]
y                 (add              ) [ 001111111111]
br_ln66           (br               ) [ 000000000000]
specloopname_ln66 (specloopname     ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000001111111]
tmp29             (add              ) [ 000000000000]
tmp29_cast_cast   (zext             ) [ 000000000000]
tmp30             (mul              ) [ 000000000000]
o_index           (add              ) [ 000001111100]
br_ln69           (br               ) [ 001111111111]
empty_29          (specregionend    ) [ 000000000000]
br_ln65           (br               ) [ 001111111111]
p_Val2_s          (phi              ) [ 000001111110]
m_0               (phi              ) [ 000001000000]
phi_mul           (phi              ) [ 000001011100]
phi_mul2          (phi              ) [ 000001000000]
add_ln76_3        (add              ) [ 001111111111]
add_ln76_4        (add              ) [ 001111111111]
zext_ln69         (zext             ) [ 000000000000]
icmp_ln69         (icmp             ) [ 001111111111]
empty_23          (speclooptripcount) [ 000000000000]
m                 (add              ) [ 001111111111]
br_ln69           (br               ) [ 000000000000]
specloopname_ln69 (specloopname     ) [ 000000000000]
tmp_3             (specregionbegin  ) [ 000000111100]
add_ln76          (add              ) [ 000000000000]
zext_ln76_1       (zext             ) [ 000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000]
zext_ln76_2       (zext             ) [ 000000000000]
add_ln76_1        (add              ) [ 000000000000]
zext_ln76_3       (zext             ) [ 000000111100]
br_ln72           (br               ) [ 001111111111]
zext_ln85         (zext             ) [ 000000000011]
threshold_V_addr  (getelementptr    ) [ 000000000010]
one_out_0         (phi              ) [ 000000111100]
mac_num_0         (phi              ) [ 000000111100]
c_0               (phi              ) [ 000000100000]
zext_ln72         (zext             ) [ 000000011100]
icmp_ln72         (icmp             ) [ 001111111111]
empty_24          (speclooptripcount) [ 000000000000]
c                 (add              ) [ 001111111111]
br_ln72           (br               ) [ 000000000000]
specloopname_ln72 (specloopname     ) [ 000000000000]
tmp_4             (specregionbegin  ) [ 000000011100]
add_ln74          (add              ) [ 000000000000]
zext_ln74         (zext             ) [ 000000011100]
icmp_ln16         (icmp             ) [ 000000011100]
icmp_ln16_1       (icmp             ) [ 000000011100]
br_ln73           (br               ) [ 001111111111]
shl_ln83          (shl              ) [ 000000000000]
sub_ln83          (sub              ) [ 000000000000]
sum               (add              ) [ 001111111111]
empty_27          (specregionend    ) [ 000000000000]
br_ln69           (br               ) [ 001111111111]
one_out_1         (phi              ) [ 001111111111]
mac_num_1         (phi              ) [ 001111110011]
r_0               (phi              ) [ 000000010000]
zext_ln73         (zext             ) [ 000000000000]
zext_ln73_1       (zext             ) [ 000000000000]
icmp_ln73         (icmp             ) [ 001111111111]
empty_25          (speclooptripcount) [ 000000000000]
r                 (add              ) [ 001111111111]
br_ln73           (br               ) [ 000000000000]
add_ln74_1        (add              ) [ 000000000000]
icmp_ln16_2       (icmp             ) [ 000000000000]
icmp_ln16_3       (icmp             ) [ 000000000000]
and_ln16          (and              ) [ 000000000000]
and_ln16_1        (and              ) [ 000000000000]
tmp7              (add              ) [ 000000000000]
tmp31             (add              ) [ 000000001000]
shl_ln76_1        (bitconcatenate   ) [ 000000000000]
zext_ln76_4       (zext             ) [ 000000000000]
sub_ln76          (sub              ) [ 000000000000]
add_ln76_2        (add              ) [ 000000000000]
sext_ln76         (sext             ) [ 000000000000]
w_index           (add              ) [ 000000000000]
sext_ln77         (sext             ) [ 000000000000]
w_conv1_addr      (getelementptr    ) [ 000000001000]
w_conv2_addr      (getelementptr    ) [ 000000001000]
mac_num           (add              ) [ 000000000000]
xor_ln16          (xor              ) [ 000000000000]
or_ln16           (or               ) [ 000000001100]
mac_num_2         (select           ) [ 001111111111]
empty_26          (specregionend    ) [ 000000000000]
br_ln72           (br               ) [ 001111111111]
tmp31_cast        (zext             ) [ 000000000000]
tmp32             (mul              ) [ 000000000000]
i_index           (add              ) [ 000000000000]
zext_ln77         (zext             ) [ 000000000000]
input_addr        (getelementptr    ) [ 000000000100]
w_conv1_load      (load             ) [ 000000000100]
w_conv2_load      (load             ) [ 000000000100]
specloopname_ln73 (specloopname     ) [ 000000000000]
input_load        (load             ) [ 000000000000]
select_ln77       (select           ) [ 000000000000]
xor_ln78          (xor              ) [ 000000000000]
xor_ln78_1        (xor              ) [ 000000000000]
zext_ln78         (zext             ) [ 000000000000]
one_out           (add              ) [ 000000000000]
one_out_2         (select           ) [ 001111111111]
br_ln73           (br               ) [ 001111111111]
shl_ln1           (bitconcatenate   ) [ 000000000000]
threshold_V_load  (load             ) [ 000000000000]
sext_ln1494       (sext             ) [ 000000000000]
icmp_ln1494       (icmp             ) [ 000000000001]
output_addr       (getelementptr    ) [ 000000000000]
store_ln85        (store            ) [ 000000000000]
empty_28          (specregionend    ) [ 000000000000]
br_ln66           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_conv1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_conv2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="L_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="I_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="N_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="M_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="threshold_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="0"/>
<pin id="118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshold_V_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_V_load/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="w_conv1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="14" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv1_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv1_load/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w_conv2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv2_addr/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv2_load/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="input_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="13" slack="0"/>
<pin id="157" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="2"/>
<pin id="170" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln85_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="1"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/11 "/>
</bind>
</comp>

<comp id="179" class="1005" name="n_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="n_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="x_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="1"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="y_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="y_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_Val2_s_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Val2_s_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="226" class="1005" name="m_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="m_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/5 "/>
</bind>
</comp>

<comp id="237" class="1005" name="phi_mul_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="1"/>
<pin id="239" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="phi_mul_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="phi_mul2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="1"/>
<pin id="251" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="phi_mul2_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="one_out_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="one_out_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_out_0/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="mac_num_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_num_0 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="mac_num_0_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mac_num_0/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="c_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="c_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="2" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/6 "/>
</bind>
</comp>

<comp id="295" class="1005" name="one_out_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_1 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="one_out_1_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="one_out_1/7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="mac_num_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_num_1 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="mac_num_1_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mac_num_1/7 "/>
</bind>
</comp>

<comp id="319" class="1005" name="r_0_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="1"/>
<pin id="321" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_0_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="2" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln59_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="O_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="O_cast21_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast21_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln68_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln16_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln69_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln75_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln76_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="I_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln64_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln64_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln64_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="n_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mul_ln68_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="1"/>
<pin id="392" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln65_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln65_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="2"/>
<pin id="401" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="x_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln66_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln66_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="3"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="y_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp29_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="0" index="1" bw="9" slack="2"/>
<pin id="427" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp29/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp29_cast_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp29_cast_cast/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln76_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="4"/>
<pin id="436" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_3/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln76_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="4"/>
<pin id="441" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_4/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln69_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln69_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="4"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="m_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln76_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="3"/>
<pin id="460" dir="0" index="1" bw="9" slack="0"/>
<pin id="461" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln76_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="shl_ln_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="12" slack="0"/>
<pin id="469" dir="0" index="1" bw="9" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln76_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln76_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln76_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="0"/>
<pin id="487" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln85_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="13" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln72_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln72_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="c_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln74_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="3"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln74_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln16_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln16_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="5"/>
<pin id="527" dir="0" index="1" bw="5" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="shl_ln83_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln83/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln83_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sum_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln73_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln73_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln73_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="r_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln74_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="3"/>
<pin id="571" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln16_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_2/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln16_3_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="6"/>
<pin id="582" dir="0" index="1" bw="5" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_3/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln16_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="and_ln16_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16_1/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp7_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="2"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp31_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="9" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="3"/>
<pin id="605" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp31/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="shl_ln76_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="2" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln76_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_4/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sub_ln76_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln76_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="0" index="1" bw="5" slack="0"/>
<pin id="628" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln76_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="5" slack="0"/>
<pin id="632" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="w_index_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="0" index="1" bw="13" slack="2"/>
<pin id="637" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sext_ln77_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mac_num_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mac_num/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln16_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_ln16_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="mac_num_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mac_num_2/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp31_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="1"/>
<pin id="672" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp31_cast/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln77_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="select_ln77_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="8"/>
<pin id="679" dir="0" index="1" bw="1" slack="1"/>
<pin id="680" dir="0" index="2" bw="1" slack="1"/>
<pin id="681" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln78_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln78/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln78_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln78_1/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln78_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="one_out_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="2"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="one_out/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="one_out_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="32" slack="2"/>
<pin id="707" dir="0" index="2" bw="32" slack="0"/>
<pin id="708" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="one_out_2/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="34" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1494_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln1494_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="34" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/10 "/>
</bind>
</comp>

<comp id="729" class="1007" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="0" index="1" bw="5" slack="1"/>
<pin id="732" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="733" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp30/4 o_index/4 "/>
</bind>
</comp>

<comp id="735" class="1007" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="0" index="1" bw="6" slack="2"/>
<pin id="738" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="739" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp32/8 i_index/8 "/>
</bind>
</comp>

<comp id="742" class="1005" name="L_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="6"/>
<pin id="744" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="L_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="N_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="1"/>
<pin id="749" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="O_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="2"/>
<pin id="754" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="758" class="1005" name="O_cast21_cast_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="3"/>
<pin id="760" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="O_cast21_cast "/>
</bind>
</comp>

<comp id="763" class="1005" name="zext_ln68_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="1"/>
<pin id="765" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln16_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="5" slack="5"/>
<pin id="770" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln69_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="6" slack="4"/>
<pin id="776" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="779" class="1005" name="zext_ln75_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="9" slack="4"/>
<pin id="781" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln76_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="4"/>
<pin id="786" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="789" class="1005" name="I_cast_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="13" slack="7"/>
<pin id="791" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln64_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="3"/>
<pin id="796" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln64 "/>
</bind>
</comp>

<comp id="802" class="1005" name="n_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln68_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="2"/>
<pin id="809" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln65_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="1"/>
<pin id="814" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln65 "/>
</bind>
</comp>

<comp id="820" class="1005" name="x_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="825" class="1005" name="zext_ln66_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="9" slack="3"/>
<pin id="827" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="833" class="1005" name="y_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="5" slack="0"/>
<pin id="835" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="838" class="1005" name="o_index_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="13" slack="1"/>
<pin id="840" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln76_3_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="9" slack="0"/>
<pin id="845" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln76_4_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="9" slack="0"/>
<pin id="850" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76_4 "/>
</bind>
</comp>

<comp id="856" class="1005" name="m_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="5" slack="0"/>
<pin id="858" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="861" class="1005" name="zext_ln76_3_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="14" slack="2"/>
<pin id="863" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln76_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="zext_ln85_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="2"/>
<pin id="868" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln85 "/>
</bind>
</comp>

<comp id="871" class="1005" name="threshold_V_addr_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="13" slack="1"/>
<pin id="873" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="threshold_V_addr "/>
</bind>
</comp>

<comp id="876" class="1005" name="zext_ln72_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="1"/>
<pin id="878" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="884" class="1005" name="c_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="0"/>
<pin id="886" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="889" class="1005" name="zext_ln74_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="13" slack="2"/>
<pin id="891" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln74 "/>
</bind>
</comp>

<comp id="894" class="1005" name="icmp_ln16_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="899" class="1005" name="icmp_ln16_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="sum_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="912" class="1005" name="r_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="0"/>
<pin id="914" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp31_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="1"/>
<pin id="919" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp31 "/>
</bind>
</comp>

<comp id="922" class="1005" name="w_conv1_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="1"/>
<pin id="924" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="w_conv2_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="13" slack="1"/>
<pin id="929" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_conv2_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="or_ln16_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln16 "/>
</bind>
</comp>

<comp id="937" class="1005" name="mac_num_2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="0"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="mac_num_2 "/>
</bind>
</comp>

<comp id="942" class="1005" name="input_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="13" slack="1"/>
<pin id="944" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="w_conv1_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_conv1_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="w_conv2_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="w_conv2_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="one_out_2_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="one_out_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln1494_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="305"><net_src comp="260" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="317"><net_src comp="272" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="96" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="334" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="330" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="108" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="96" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="102" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="96" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="183" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="183" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="183" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="370" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="194" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="194" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="194" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="206" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="206" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="206" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="409" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="253" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="241" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="230" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="230" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="253" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="66" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="458" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="463" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="496"><net_src comp="288" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="288" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="288" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="493" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="190" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="509" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="46" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="509" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="264" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="214" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="276" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="530" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="323" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="323" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="323" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="323" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="552" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="202" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="568" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="574" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="237" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="548" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="82" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="323" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="70" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="552" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="649"><net_src comp="311" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="590" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="84" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="311" pin="4"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="645" pin="2"/><net_sink comp="662" pin=2"/></net>

<net id="676"><net_src comp="673" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="686"><net_src comp="677" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="84" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="160" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="295" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="295" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="88" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="214" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="70" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="121" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="711" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="719" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="429" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="670" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="735" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="745"><net_src comp="90" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="750"><net_src comp="102" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="755"><net_src comp="334" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="761"><net_src comp="340" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="766"><net_src comp="344" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="771"><net_src comp="348" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="777"><net_src comp="354" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="782"><net_src comp="358" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="787"><net_src comp="362" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="792"><net_src comp="366" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="797"><net_src comp="370" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="805"><net_src comp="383" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="810"><net_src comp="389" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="815"><net_src comp="394" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="823"><net_src comp="403" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="828"><net_src comp="409" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="836"><net_src comp="418" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="841"><net_src comp="729" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="846"><net_src comp="433" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="851"><net_src comp="438" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="859"><net_src comp="452" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="864"><net_src comp="485" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="869"><net_src comp="489" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="874"><net_src comp="114" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="879"><net_src comp="493" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="887"><net_src comp="503" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="892"><net_src comp="515" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="897"><net_src comp="519" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="902"><net_src comp="525" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="907"><net_src comp="542" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="915"><net_src comp="562" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="920"><net_src comp="602" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="925"><net_src comp="127" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="930"><net_src comp="140" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="935"><net_src comp="657" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="940"><net_src comp="662" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="945"><net_src comp="153" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="950"><net_src comp="134" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="955"><net_src comp="147" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="960"><net_src comp="704" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="965"><net_src comp="723" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="173" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
 - Input state : 
	Port: conv : input_r | {8 9 }
	Port: conv : threshold_V | {5 10 }
	Port: conv : M | {1 }
	Port: conv : N | {1 }
	Port: conv : I | {1 }
	Port: conv : L | {1 }
	Port: conv : w_conv1 | {7 8 }
	Port: conv : w_conv2 | {7 8 }
  - Chain level:
	State 1
		O : 1
		O_cast21_cast : 2
		zext_ln68 : 2
		add_ln16 : 1
	State 2
		zext_ln64 : 1
		zext_ln64_1 : 1
		icmp_ln64 : 2
		n : 1
		br_ln64 : 3
		mul_ln68 : 2
	State 3
		zext_ln65 : 1
		icmp_ln65 : 1
		x : 1
		br_ln65 : 2
	State 4
		zext_ln66 : 1
		icmp_ln66 : 1
		y : 1
		br_ln66 : 2
		tmp29 : 2
		tmp29_cast_cast : 3
		tmp30 : 4
		o_index : 5
	State 5
		add_ln76_3 : 1
		add_ln76_4 : 1
		zext_ln69 : 1
		icmp_ln69 : 2
		m : 1
		br_ln69 : 3
		add_ln76 : 1
		zext_ln76_1 : 2
		shl_ln : 2
		zext_ln76_2 : 3
		add_ln76_1 : 4
		zext_ln76_3 : 5
		threshold_V_addr : 1
		threshold_V_load : 2
	State 6
		zext_ln72 : 1
		icmp_ln72 : 1
		c : 1
		br_ln72 : 2
		add_ln74 : 2
		zext_ln74 : 3
		icmp_ln16 : 3
		icmp_ln16_1 : 3
		shl_ln83 : 1
		sub_ln83 : 1
		sum : 2
	State 7
		zext_ln73 : 1
		zext_ln73_1 : 1
		icmp_ln73 : 1
		r : 1
		br_ln73 : 2
		add_ln74_1 : 2
		icmp_ln16_2 : 3
		icmp_ln16_3 : 3
		and_ln16 : 4
		and_ln16_1 : 4
		tmp7 : 2
		tmp31 : 3
		shl_ln76_1 : 1
		zext_ln76_4 : 2
		sub_ln76 : 3
		add_ln76_2 : 4
		sext_ln76 : 5
		w_index : 6
		sext_ln77 : 7
		w_conv1_addr : 8
		w_conv1_load : 9
		w_conv2_addr : 8
		w_conv2_load : 9
		mac_num : 1
		xor_ln16 : 4
		or_ln16 : 4
		mac_num_2 : 4
	State 8
		tmp32 : 1
		i_index : 2
		zext_ln77 : 3
		input_addr : 4
		input_load : 5
	State 9
		xor_ln78 : 1
		xor_ln78_1 : 1
		zext_ln78 : 1
		one_out : 2
		one_out_2 : 3
	State 10
		sext_ln1494 : 1
		icmp_ln1494 : 2
	State 11
		store_ln85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        O_fu_334        |    0    |    0    |    15   |
|          |     add_ln16_fu_348    |    0    |    0    |    15   |
|          |        n_fu_383        |    0    |    0    |    15   |
|          |        x_fu_403        |    0    |    0    |    15   |
|          |        y_fu_418        |    0    |    0    |    15   |
|          |      tmp29_fu_424      |    0    |    0    |    15   |
|          |    add_ln76_3_fu_433   |    0    |    0    |    15   |
|          |    add_ln76_4_fu_438   |    0    |    0    |    15   |
|          |        m_fu_452        |    0    |    0    |    15   |
|          |     add_ln76_fu_458    |    0    |    0    |    15   |
|    add   |    add_ln76_1_fu_479   |    0    |    0    |    12   |
|          |        c_fu_503        |    0    |    0    |    10   |
|          |     add_ln74_fu_509    |    0    |    0    |    15   |
|          |       sum_fu_542       |    0    |    0    |    32   |
|          |        r_fu_562        |    0    |    0    |    10   |
|          |    add_ln74_1_fu_568   |    0    |    0    |    15   |
|          |       tmp7_fu_596      |    0    |    0    |    32   |
|          |      tmp31_fu_602      |    0    |    0    |    32   |
|          |    add_ln76_2_fu_625   |    0    |    0    |    32   |
|          |     w_index_fu_634     |    0    |    0    |    17   |
|          |     mac_num_fu_645     |    0    |    0    |    39   |
|          |     one_out_fu_698     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln64_fu_378    |    0    |    0    |    11   |
|          |    icmp_ln65_fu_398    |    0    |    0    |    11   |
|          |    icmp_ln66_fu_413    |    0    |    0    |    11   |
|          |    icmp_ln69_fu_447    |    0    |    0    |    11   |
|          |    icmp_ln72_fu_497    |    0    |    0    |    8    |
|   icmp   |    icmp_ln16_fu_519    |    0    |    0    |    11   |
|          |   icmp_ln16_1_fu_525   |    0    |    0    |    11   |
|          |    icmp_ln73_fu_556    |    0    |    0    |    8    |
|          |   icmp_ln16_2_fu_574   |    0    |    0    |    11   |
|          |   icmp_ln16_3_fu_580   |    0    |    0    |    11   |
|          |   icmp_ln1494_fu_723   |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |    mac_num_2_fu_662    |    0    |    0    |    32   |
|  select  |   select_ln77_fu_677   |    0    |    0    |    2    |
|          |    one_out_2_fu_704    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln83_fu_536    |    0    |    0    |    32   |
|          |     sub_ln76_fu_619    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln68_fu_389    |    0    |    0    |    26   |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln16_fu_651    |    0    |    0    |    2    |
|    xor   |     xor_ln78_fu_682    |    0    |    0    |    2    |
|          |    xor_ln78_1_fu_688   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln16_fu_585    |    0    |    0    |    2    |
|          |    and_ln16_1_fu_590   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln16_fu_657     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_729       |    1    |    0    |    0    |
|          |       grp_fu_735       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    L_read_read_fu_90   |    0    |    0    |    0    |
|   read   |    I_read_read_fu_96   |    0    |    0    |    0    |
|          |   N_read_read_fu_102   |    0    |    0    |    0    |
|          |   M_read_read_fu_108   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln59_fu_330   |    0    |    0    |    0    |
|          |    trunc_ln69_fu_354   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  O_cast21_cast_fu_340  |    0    |    0    |    0    |
|          |    zext_ln68_fu_344    |    0    |    0    |    0    |
|          |    zext_ln75_fu_358    |    0    |    0    |    0    |
|          |    zext_ln76_fu_362    |    0    |    0    |    0    |
|          |      I_cast_fu_366     |    0    |    0    |    0    |
|          |    zext_ln64_fu_370    |    0    |    0    |    0    |
|          |   zext_ln64_1_fu_374   |    0    |    0    |    0    |
|          |    zext_ln65_fu_394    |    0    |    0    |    0    |
|          |    zext_ln66_fu_409    |    0    |    0    |    0    |
|          | tmp29_cast_cast_fu_429 |    0    |    0    |    0    |
|          |    zext_ln69_fu_443    |    0    |    0    |    0    |
|   zext   |   zext_ln76_1_fu_463   |    0    |    0    |    0    |
|          |   zext_ln76_2_fu_475   |    0    |    0    |    0    |
|          |   zext_ln76_3_fu_485   |    0    |    0    |    0    |
|          |    zext_ln85_fu_489    |    0    |    0    |    0    |
|          |    zext_ln72_fu_493    |    0    |    0    |    0    |
|          |    zext_ln74_fu_515    |    0    |    0    |    0    |
|          |    zext_ln73_fu_548    |    0    |    0    |    0    |
|          |   zext_ln73_1_fu_552   |    0    |    0    |    0    |
|          |   zext_ln76_4_fu_615   |    0    |    0    |    0    |
|          |    tmp31_cast_fu_670   |    0    |    0    |    0    |
|          |    zext_ln77_fu_673    |    0    |    0    |    0    |
|          |    zext_ln78_fu_694    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_467     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln76_1_fu_607   |    0    |    0    |    0    |
|          |     shl_ln1_fu_711     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |     shl_ln83_fu_530    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln76_fu_630    |    0    |    0    |    0    |
|   sext   |    sext_ln77_fu_639    |    0    |    0    |    0    |
|          |   sext_ln1494_fu_719   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   728   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     I_cast_reg_789     |   13   |
|     L_read_reg_742     |    1   |
|     N_read_reg_747     |    7   |
|  O_cast21_cast_reg_758 |   13   |
|        O_reg_752       |    5   |
|    add_ln16_reg_768    |    5   |
|   add_ln76_3_reg_843   |    9   |
|   add_ln76_4_reg_848   |    9   |
|       c_0_reg_284      |    2   |
|        c_reg_884       |    2   |
|   icmp_ln1494_reg_962  |    1   |
|   icmp_ln16_1_reg_899  |    1   |
|    icmp_ln16_reg_894   |    1   |
|   input_addr_reg_942   |   13   |
|       m_0_reg_226      |    5   |
|        m_reg_856       |    5   |
|    mac_num_0_reg_272   |   32   |
|    mac_num_1_reg_307   |   32   |
|    mac_num_2_reg_937   |   32   |
|    mul_ln68_reg_807    |    9   |
|       n_0_reg_179      |    6   |
|        n_reg_802       |    6   |
|     o_index_reg_838    |   13   |
|    one_out_0_reg_260   |   32   |
|    one_out_1_reg_295   |   32   |
|    one_out_2_reg_957   |   32   |
|     or_ln16_reg_932    |    1   |
|    p_Val2_s_reg_214    |   32   |
|    phi_mul2_reg_249    |    9   |
|     phi_mul_reg_237    |    9   |
|       r_0_reg_319      |    2   |
|        r_reg_912       |    2   |
|       sum_reg_904      |   32   |
|threshold_V_addr_reg_871|   13   |
|      tmp31_reg_917     |    9   |
|   trunc_ln69_reg_774   |    6   |
|  w_conv1_addr_reg_922  |   13   |
|  w_conv1_load_reg_947  |    1   |
|  w_conv2_addr_reg_927  |   13   |
|  w_conv2_load_reg_952  |    1   |
|       x_0_reg_190      |    5   |
|        x_reg_820       |    5   |
|       y_0_reg_202      |    5   |
|        y_reg_833       |    5   |
|    zext_ln64_reg_794   |    9   |
|    zext_ln65_reg_812   |   13   |
|    zext_ln66_reg_825   |    9   |
|    zext_ln68_reg_763   |    9   |
|    zext_ln72_reg_876   |    5   |
|    zext_ln74_reg_889   |   13   |
|    zext_ln75_reg_779   |    9   |
|   zext_ln76_3_reg_861  |   14   |
|    zext_ln76_reg_784   |    9   |
|    zext_ln85_reg_866   |   64   |
+------------------------+--------+
|          Total         |   635  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_134 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_147 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  13  |   26   ||    9    |
|    x_0_reg_190    |  p0  |   2  |   5  |   10   ||    9    |
|    y_0_reg_202    |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_214 |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul_reg_237  |  p0  |   2  |   9  |   18   ||    9    |
| one_out_0_reg_260 |  p0  |   2  |  32  |   64   ||    9    |
| mac_num_0_reg_272 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_729    |  p1  |   2  |   5  |   10   ||    9    |
|     grp_fu_735    |  p1  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   356  ||  21.228 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |   635  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   21   |   635  |   836  |
+-----------+--------+--------+--------+--------+
