v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 50400 40900 9 20 1 0 0 0 1
DTL 4-input AND/NAND Gate
T 53900 40400 9 10 1 0 0 0 1
1
T 53900 40100 9 10 1 0 0 0 1
Robert Edwards, ANU, Oct. 2012
C 52000 45900 1 0 0 out-1.sym
{
T 52000 46200 5 10 0 0 0 0 1
device=OUTPUT
T 52200 46200 5 10 1 1 0 0 1
refdes=and
}
C 45900 45500 1 0 0 npn-3.sym
{
T 46800 46000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46800 46000 5 10 1 1 0 0 1
refdes=Q1
T 46500 46000 5 10 0 1 0 0 1
footprint=to92_80
}
C 49900 45500 1 0 0 npn-3.sym
{
T 50800 46000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 50800 46000 5 10 1 1 0 0 1
refdes=Q2
T 50600 46000 5 10 0 1 0 0 1
footprint=to92_80
}
C 46400 48100 1 270 0 resistor-1.sym
{
T 46800 47800 5 10 0 0 270 0 1
device=RESISTOR
T 46700 47900 5 10 1 1 270 0 1
refdes=R1
T 46300 47800 5 10 0 1 180 0 1
footprint=sip_2
}
C 50400 48100 1 270 0 resistor-1.sym
{
T 50800 47800 5 10 0 0 270 0 1
device=RESISTOR
T 50700 47900 5 10 1 1 270 0 1
refdes=R2
T 50500 47800 5 10 0 1 180 0 1
footprint=sip_2
}
C 46400 45200 1 0 0 gnd-1.sym
C 50400 45200 1 0 0 gnd-1.sym
C 46300 48500 1 0 0 vcc-1.sym
C 50300 48500 1 0 0 vcc-1.sym
C 48300 48500 1 0 0 vcc-1.sym
N 46500 48500 46500 48100 4
N 46500 47200 46500 46500 4
N 46500 46800 47300 46800 4
N 50500 47200 50500 46500 4
N 50500 48500 50500 48100 4
N 50500 46800 51300 46800 4
N 51300 46800 51300 46000 4
N 51300 46000 52000 46000 4
N 45500 46000 45900 46000 4
C 44300 48500 1 0 0 vcc-1.sym
C 42400 47400 1 0 0 in-1.sym
{
T 42400 47700 5 10 0 0 0 0 1
device=INPUT
T 42100 47400 5 10 1 1 0 0 1
refdes=in1
}
C 42400 46900 1 0 0 in-1.sym
{
T 42400 47200 5 10 0 0 0 0 1
device=INPUT
T 42100 46900 5 10 1 1 0 0 1
refdes=in2
}
C 42400 46400 1 0 0 in-1.sym
{
T 42400 46700 5 10 0 0 0 0 1
device=INPUT
T 42100 46400 5 10 1 1 0 0 1
refdes=in3
}
N 43000 47500 43500 47500 4
N 43000 47000 43500 47000 4
N 43000 46500 43500 46500 4
C 47500 45500 1 0 0 dl_1_and.sym
{
T 47500 47500 5 10 0 0 0 0 1
device=Diode Logic 1-input AND
T 47500 47300 5 10 0 0 0 0 1
footprint=sip_3
T 48800 46600 5 10 1 1 0 0 1
refdes=G2
}
N 47300 45000 47300 46800 4
N 48500 48500 48500 47000 4
N 47300 46000 47500 46000 4
N 49500 46000 49900 46000 4
T 50300 40400 9 10 1 0 0 0 1
dtl_4_and_nand.sch
T 50500 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
1
C 43500 45500 1 0 0 dl_4_and.sym
{
T 43500 49000 5 10 0 0 0 0 1
device=Diode Logic 4-input AND
T 43500 48800 5 10 0 0 0 0 1
footprint=sip_6
T 44800 48100 5 10 1 1 0 0 1
refdes=G1
}
C 42400 45900 1 0 0 in-1.sym
{
T 42400 46200 5 10 0 0 0 0 1
device=INPUT
T 42100 45900 5 10 1 1 0 0 1
refdes=in4
}
N 43000 46000 43500 46000 4
T 52200 46200 5 10 1 1 0 0 1
refdes=and
C 52000 44900 1 0 0 out-1.sym
{
T 52000 45200 5 10 0 0 0 0 1
device=OUTPUT
T 52200 45200 5 10 1 1 0 0 1
refdes=nand
}
N 47300 45000 52000 45000 4
