`timescale 1ps / 1ps
module module_0 (
    output logic id_1,
    output [id_1 : id_1] id_2,
    input id_3,
    id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    output logic [id_5 : id_2] id_8
);
  always @(id_7 or posedge id_1) id_6[id_4] <= id_7;
  id_9 id_10 (
      .id_8(id_4),
      .id_5(id_4)
  );
endmodule
