Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jun  1 20:31:52 2018
| Host             : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_verification_circuit_power_routed.rpt -pb top_level_verification_circuit_power_summary_routed.pb -rpx top_level_verification_circuit_power_routed.rpx
| Design           : top_level_verification_circuit
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.098        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.001        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      208 |       --- |             --- |
|   LUT as Logic |    <0.001 |       89 |     63400 |            0.14 |
|   Register     |    <0.001 |       74 |    126800 |            0.06 |
|   Others       |     0.000 |       17 |       --- |             --- |
|   CARRY4       |     0.000 |        6 |     15850 |            0.04 |
| Signals        |    <0.001 |      152 |       --- |             --- |
| I/O            |    <0.001 |        4 |       210 |            1.90 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.098 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.001 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| top_level_verification_circuit                        |     0.001 |
|   button_synchronizer1                                |    <0.001 |
|   gcd_ring1                                           |    <0.001 |
|     ctrl1                                             |    <0.001 |
|       delay_a_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|       delay_b_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|     ctrl2                                             |    <0.001 |
|       delay_a_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|       delay_b_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|     ctrl3                                             |    <0.001 |
|       delay_a_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|       delay_b_req                                     |    <0.001 |
|         generate_delays[0].initial_buffer.bufferStart |     0.000 |
|         generate_delays[1].internal_buffer.bufferX    |     0.000 |
|         generate_delays[2].final_buffer.bufferEnd     |     0.000 |
|     gcd1                                              |     0.000 |
|   synchronizer1                                       |    <0.001 |
|   verification_circuit1                               |    <0.001 |
|     romA                                              |    <0.001 |
|     romB                                              |    <0.001 |
|     romC                                              |    <0.001 |
+-------------------------------------------------------+-----------+


