// Seed: 1443842796
module module_0;
  logic id_1;
  wire id_2, id_3, id_4, id_5;
  assign id_3 = id_2;
  assign id_1 = -1;
  assign id_1 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1
    , id_20,
    output uwire id_2,
    input tri0 id_3,
    output tri id_4,
    output wand id_5,
    input tri id_6,
    input wire id_7,
    input wire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wand id_11,
    output wire id_12,
    input uwire id_13,
    output tri0 id_14,
    input uwire id_15,
    input wor id_16,
    input tri id_17,
    input supply1 id_18
);
  logic id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    #1 begin : LABEL_1
      id_21 <= -1;
    end
    id_21 <= -1'b0;
  end
endmodule
