INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS283_Adder
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS283_Adder.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS153_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS153_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/_74LS139_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS139_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/74LS194_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _74LS194_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Two_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mini_CPU
WARNING: [VRFC 10-159] /* in comment [C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sources_1/new/Mini_CPU.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.srcs/sim_1/new/sim_Mini_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Mini_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Design_work/Design_work.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
