Analysis & Synthesis report for SHA3
Wed Dec 25 22:09:09 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SHA3|control_unit:CU|current_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "mux:mux_sel"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 25 22:09:09 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; SHA3                                        ;
; Top-level Entity Name           ; SHA3                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4433                                        ;
; Total pins                      ; 135                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SHA3               ; SHA3               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processor 3            ;  30.0%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; ../src/xor_state.sv              ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/xor_state.sv              ;         ;
; ../src/theta.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/theta.sv                  ;         ;
; ../src/string_to_array.sv        ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/string_to_array.sv        ;         ;
; ../src/step_mapping.sv           ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/step_mapping.sv           ;         ;
; ../src/SHA3.sv                   ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/SHA3.sv                   ;         ;
; ../src/serial_to_paralell_pad.sv ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv ;         ;
; ../src/round_counter.sv          ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/round_counter.sv          ;         ;
; ../src/round.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/round.sv                  ;         ;
; ../src/rho.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/rho.sv                    ;         ;
; ../src/pi.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/pi.sv                     ;         ;
; ../src/parallel_serial.sv        ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/parallel_serial.sv        ;         ;
; ../src/mux.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/mux.sv                    ;         ;
; ../src/keccak_pkg.sv             ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/keccak_pkg.sv             ;         ;
; ../src/iota.sv                   ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/iota.sv                   ;         ;
; ../src/control_unit.sv           ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/control_unit.sv           ;         ;
; ../src/chi.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/chi.sv                    ;         ;
; ../src/cache.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/cache.sv                  ;         ;
; ../src/array_to_string.sv        ; yes             ; User SystemVerilog HDL File  ; E:/Lecture/Project_2/SHA3/src/array_to_string.sv        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 7395      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 9823      ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 4789      ;
;     -- 5 input functions                    ; 2828      ;
;     -- 4 input functions                    ; 1029      ;
;     -- <=3 input functions                  ; 1177      ;
;                                             ;           ;
; Dedicated logic registers                   ; 4433      ;
;                                             ;           ;
; I/O pins                                    ; 135       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4433      ;
; Total fan-out                               ; 67153     ;
; Average fan-out                             ; 4.62      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+------------------------+--------------+
; |SHA3                                                   ; 9823 (0)            ; 4433 (0)                  ; 0                 ; 0          ; 135  ; 0            ; |SHA3                                                    ; SHA3                   ; work         ;
;    |cache:reg_buf|                                      ; 0 (0)               ; 1600 (1600)               ; 0                 ; 0          ; 0    ; 0            ; |SHA3|cache:reg_buf                                      ; cache                  ; work         ;
;    |control_unit:CU|                                    ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|control_unit:CU                                    ; control_unit           ; work         ;
;    |parallel_serial:result|                             ; 360 (360)           ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |SHA3|parallel_serial:result                             ; parallel_serial        ; work         ;
;    |round:rnd_keccak|                                   ; 3900 (1593)         ; 1600 (1600)               ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round:rnd_keccak                                   ; round                  ; work         ;
;       |step_mapping:sm|                                 ; 2307 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round:rnd_keccak|step_mapping:sm                   ; step_mapping           ; work         ;
;          |chi:chi_inst|                                 ; 1536 (1536)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round:rnd_keccak|step_mapping:sm|chi:chi_inst      ; chi                    ; work         ;
;          |iota:iota_inst|                               ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round:rnd_keccak|step_mapping:sm|iota:iota_inst    ; iota                   ; work         ;
;          |theta:theta_inst|                             ; 700 (700)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round:rnd_keccak|step_mapping:sm|theta:theta_inst  ; theta                  ; work         ;
;    |round_counter:counter|                              ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SHA3|round_counter:counter                              ; round_counter          ; work         ;
;    |serial_to_paralell_pad:serial_to_paralell_pad_inst| ; 5548 (5548)         ; 1124 (1124)               ; 0                 ; 0          ; 0    ; 0            ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst ; serial_to_paralell_pad ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SHA3|control_unit:CU|current_state                                                                                                                                                      ;
+------------------------------+--------------------+------------------------+------------------------------+-------------------------+-------------------------+---------------------+--------------------+
; Name                         ; current_state.DONE ; current_state.EX_BLOCK ; current_state.EX_FIRST_BLOCK ; current_state.WAIT_DATA ; current_state.FULL_DATA ; current_state.START ; current_state.INIT ;
+------------------------------+--------------------+------------------------+------------------------------+-------------------------+-------------------------+---------------------+--------------------+
; current_state.INIT           ; 0                  ; 0                      ; 0                            ; 0                       ; 0                       ; 0                   ; 0                  ;
; current_state.START          ; 0                  ; 0                      ; 0                            ; 0                       ; 0                       ; 1                   ; 1                  ;
; current_state.FULL_DATA      ; 0                  ; 0                      ; 0                            ; 0                       ; 1                       ; 0                   ; 1                  ;
; current_state.WAIT_DATA      ; 0                  ; 0                      ; 0                            ; 1                       ; 0                       ; 0                   ; 1                  ;
; current_state.EX_FIRST_BLOCK ; 0                  ; 0                      ; 1                            ; 0                       ; 0                       ; 0                   ; 1                  ;
; current_state.EX_BLOCK       ; 0                  ; 1                      ; 0                            ; 0                       ; 0                       ; 0                   ; 1                  ;
; current_state.DONE           ; 1                  ; 0                      ; 0                            ; 0                       ; 0                       ; 0                   ; 1                  ;
+------------------------------+--------------------+------------------------+------------------------------+-------------------------+-------------------------+---------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                        ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+
; serial_to_paralell_pad:serial_to_paralell_pad_inst|counter[1,2] ; Merged with serial_to_paralell_pad:serial_to_paralell_pad_inst|counter[0] ;
; control_unit:CU|current_state~4                                 ; Lost fanout                                                               ;
; control_unit:CU|current_state~5                                 ; Lost fanout                                                               ;
; control_unit:CU|current_state~6                                 ; Lost fanout                                                               ;
; Total Number of Removed Registers = 5                           ;                                                                           ;
+-----------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4433  ;
; Number of registers using Synchronous Clear  ; 1181  ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 4433  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2789  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; serial_to_paralell_pad:serial_to_paralell_pad_inst|is_first_data ; 2       ;
; Total number of inverted registers = 1                           ;         ;
+------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 1088 bits ; 2176 LEs      ; 2176 LEs             ; 0 LEs                  ; No         ; |SHA3|round:rnd_keccak|step_in[2][3][24]                             ;
; 4:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; No         ; |SHA3|round:rnd_keccak|step_in[4][1][54]                             ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|counter[9]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[135][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[134][2] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[133][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[132][2] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[131][4] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[130][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[129][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[128][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[127][4] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[126][4] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[125][4] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[124][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[123][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[122][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[121][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[120][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[119][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[118][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[117][7] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[116][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[115][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[114][7] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[113][5] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[112][7] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[111][7] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[110][3] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[109][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[108][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[107][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[106][0] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[105][2] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[104][1] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[103][4] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[102][5] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[101][7] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[100][5] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[99][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[98][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[97][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[96][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[95][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[94][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[93][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[92][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[91][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[90][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[89][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[88][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[87][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[86][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[85][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[84][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[83][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[82][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[81][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[80][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[79][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[78][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[77][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[76][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[75][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[74][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[73][1]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[72][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[71][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[70][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[69][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[68][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[67][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[66][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[65][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[64][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[63][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[62][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[61][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[60][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[59][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[58][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[57][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[56][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[55][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[54][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[53][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[52][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[51][1]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[50][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[49][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[48][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[47][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[46][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[45][1]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[44][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[43][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[42][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[41][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[40][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[39][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[38][2]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[37][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[36][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[35][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[34][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[33][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[32][1]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[31][5]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[30][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[29][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[28][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[27][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[26][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[25][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[24][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[23][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[22][7]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[21][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[20][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[19][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[18][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[17][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[16][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[15][3]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[14][6]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[13][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[12][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[11][4]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[10][0]  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[9][4]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[8][3]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[7][0]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[6][4]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[5][7]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[4][6]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[3][3]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[2][0]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[1][7]   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |SHA3|serial_to_paralell_pad:serial_to_paralell_pad_inst|mem[0][1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SHA3|round_counter:counter|round[2]                                 ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 640 LEs              ; 704 LEs                ; Yes        ; |SHA3|parallel_serial:result|S_out_serial[39]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux:mux_sel" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; b    ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4433                        ;
;     CLR               ; 1615                        ;
;     CLR SCLR SLD      ; 29                          ;
;     ENA CLR           ; 1637                        ;
;     ENA CLR SCLR      ; 1152                        ;
; arriav_lcell_comb     ; 9823                        ;
;     arith             ; 280                         ;
;         1 data inputs ; 279                         ;
;         2 data inputs ; 1                           ;
;     normal            ; 9543                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 607                         ;
;         3 data inputs ; 289                         ;
;         4 data inputs ; 1029                        ;
;         5 data inputs ; 2828                        ;
;         6 data inputs ; 4789                        ;
; boundary_port         ; 135                         ;
;                       ;                             ;
; Max LUT depth         ; 11.90                       ;
; Average LUT depth     ; 7.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Dec 25 22:08:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SHA3 -c SHA3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/xor_state.sv
    Info (12023): Found entity 1: xor_state File: E:/Lecture/Project_2/SHA3/src/xor_state.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/theta.sv
    Info (12023): Found entity 1: theta File: E:/Lecture/Project_2/SHA3/src/theta.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/string_to_array.sv
    Info (12023): Found entity 1: string_to_array File: E:/Lecture/Project_2/SHA3/src/string_to_array.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/step_mapping.sv
    Info (12023): Found entity 1: step_mapping File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/sha3.sv
    Info (12023): Found entity 1: SHA3 File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/serial_to_paralell_pad.sv
    Info (12023): Found entity 1: serial_to_paralell_pad File: E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round_counter.sv
    Info (12023): Found entity 1: round_counter File: E:/Lecture/Project_2/SHA3/src/round_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/round.sv
    Info (12023): Found entity 1: round File: E:/Lecture/Project_2/SHA3/src/round.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/rho.sv
    Info (12023): Found entity 1: rho File: E:/Lecture/Project_2/SHA3/src/rho.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/pi.sv
    Info (12023): Found entity 1: pi File: E:/Lecture/Project_2/SHA3/src/pi.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/parallel_serial.sv
    Info (12023): Found entity 1: parallel_serial File: E:/Lecture/Project_2/SHA3/src/parallel_serial.sv Line: 1
Warning (12090): Entity "mux" obtained from "../src/mux.sv" instead of from Quartus Prime megafunction library File: E:/Lecture/Project_2/SHA3/src/mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/mux.sv
    Info (12023): Found entity 1: mux File: E:/Lecture/Project_2/SHA3/src/mux.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file /lecture/project_2/sha3/src/keccak_pkg.sv
    Info (12022): Found design unit 1: keccak_pkg (SystemVerilog) File: E:/Lecture/Project_2/SHA3/src/keccak_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/iota.sv
    Info (12023): Found entity 1: iota File: E:/Lecture/Project_2/SHA3/src/iota.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/fifo.sv
    Info (12023): Found entity 1: FIFO File: E:/Lecture/Project_2/SHA3/src/FIFO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/control_unit.sv
    Info (12023): Found entity 1: control_unit File: E:/Lecture/Project_2/SHA3/src/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/chi.sv
    Info (12023): Found entity 1: chi File: E:/Lecture/Project_2/SHA3/src/chi.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/cache.sv
    Info (12023): Found entity 1: cache File: E:/Lecture/Project_2/SHA3/src/cache.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /lecture/project_2/sha3/src/array_to_string.sv
    Info (12023): Found entity 1: array_to_string File: E:/Lecture/Project_2/SHA3/src/array_to_string.sv Line: 5
Info (12127): Elaborating entity "SHA3" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tr_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tr_in" into its bus
Info (12128): Elaborating entity "serial_to_paralell_pad" for hierarchy "serial_to_paralell_pad:serial_to_paralell_pad_inst" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 59
Warning (10230): Verilog HDL assignment warning at serial_to_paralell_pad.sv(118): truncated value with size 32 to match size of target (4) File: E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv Line: 118
Warning (10230): Verilog HDL assignment warning at serial_to_paralell_pad.sv(125): truncated value with size 32 to match size of target (4) File: E:/Lecture/Project_2/SHA3/src/serial_to_paralell_pad.sv Line: 125
Info (12128): Elaborating entity "mux" for hierarchy "mux:mux_sel" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 67
Info (12128): Elaborating entity "xor_state" for hierarchy "xor_state:xor_s" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 74
Info (12128): Elaborating entity "string_to_array" for hierarchy "string_to_array:STA" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 79
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (12128): Elaborating entity "round" for hierarchy "round:rnd_keccak" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "step_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "step_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "step_out_reg" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "step_mapping" for hierarchy "round:rnd_keccak|step_mapping:sm" File: E:/Lecture/Project_2/SHA3/src/round.sv Line: 25
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_theta" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_rho" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_pi" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_chi" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "theta" for hierarchy "round:rnd_keccak|step_mapping:sm|theta:theta_inst" File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 19
Warning (10230): Verilog HDL assignment warning at theta.sv(32): truncated value with size 32 to match size of target (3) File: E:/Lecture/Project_2/SHA3/src/theta.sv Line: 32
Warning (10230): Verilog HDL assignment warning at theta.sv(30): truncated value with size 32 to match size of target (3) File: E:/Lecture/Project_2/SHA3/src/theta.sv Line: 30
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "rho" for hierarchy "round:rnd_keccak|step_mapping:sm|rho:rho_inst" File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 24
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "pi" for hierarchy "round:rnd_keccak|step_mapping:sm|pi:pi_inst" File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 29
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "chi" for hierarchy "round:rnd_keccak|step_mapping:sm|chi:chi_inst" File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 34
Warning (10230): Verilog HDL assignment warning at chi.sv(20): truncated value with size 32 to match size of target (3) File: E:/Lecture/Project_2/SHA3/src/chi.sv Line: 20
Warning (10230): Verilog HDL assignment warning at chi.sv(21): truncated value with size 32 to match size of target (1) File: E:/Lecture/Project_2/SHA3/src/chi.sv Line: 21
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "iota" for hierarchy "round:rnd_keccak|step_mapping:sm|iota:iota_inst" File: E:/Lecture/Project_2/SHA3/src/step_mapping.sv Line: 40
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A_out" into its bus
Info (12128): Elaborating entity "round_counter" for hierarchy "round_counter:counter" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 95
Warning (10230): Verilog HDL assignment warning at round_counter.sv(14): truncated value with size 32 to match size of target (5) File: E:/Lecture/Project_2/SHA3/src/round_counter.sv Line: 14
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CU" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 110
Info (12128): Elaborating entity "array_to_string" for hierarchy "array_to_string:ATS" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 115
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (12128): Elaborating entity "cache" for hierarchy "cache:reg_buf" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 123
Info (12128): Elaborating entity "parallel_serial" for hierarchy "parallel_serial:result" File: E:/Lecture/Project_2/SHA3/src/SHA3.sv Line: 132
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "round:rnd_keccak|step_mapping:sm|iota:iota_inst|Ram0" is uninferred due to inappropriate RAM size File: E:/Lecture/Project_2/SHA3/src/iota.sv Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 11587 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 67 output pins
    Info (21061): Implemented 11452 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Wed Dec 25 22:09:09 2024
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Lecture/Project_2/SHA3/quartus/output_files/SHA3.map.smsg.


