[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=Lab3
[Library]
Lab3=.\Lab3\Lab3.lib
[$LibMap$]
Lab3=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
FLOWTOOLS=NONE
REFRESH_FLOW=1
FAMILY=
[Files.Data]
.\src\mux41.vhd=VHDL Source Code
.\src\ALU.vhd=VHDL Source Code
[Files]
/mux41.vhd=-1
/ALU.vhd=-1
