TTL NAND GATE
.SUBCKT NAND A B OUT VCC 0
Q11 2 1 A TRANSISTOR
.MODEL TRANSISTOR NPN TR=5e-9 TF=8e-9
Q12 2 1 B TRANSISTOR
D1 0 A DIODE
.MODEL DIODE D TT=5e-9
D2 0 B DIODE
R1 VCC 1 4k
Q2 3 2 4 TRANSISTOR
R2 VCC 3 1.6k
R3 0 4 1k
Q3 5 3 6 TRANSISTOR
Q4 OUT 4 0 TRANSISTOR
R4 VCC 5 130
D 6 OUT DIODE
.ENDS
X1. A B OUT VCC 0 NAND
V VCC 0 DC 5
C1 0 OUT 15p
VA A 0 DC 5 PULSE(0 5 0 1e-9 1e-9 100e-9 200e-9)
VB B 0 DC 5 PULSE(0 5 0 1e-9 1e-9 50e-9 100e-9)

*stepsize = 1e-9
*finaltime = 1e-6
