{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742589600966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742589600967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 21:40:00 2025 " "Processing started: Fri Mar 21 21:40:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742589600967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742589600967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742589600967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742589601484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/documenti/github/hdl/cyclone iv ep4ce6e22c8n/blink/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/documenti/github/hdl/cyclone iv ep4ce6e22c8n/blink/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "../clock_generator.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742589602001 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../clock_generator.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/clock_generator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742589602001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742589602001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefa/onedrive/documenti/github/hdl/cyclone iv ep4ce6e22c8n/blink/blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefa/onedrive/documenti/github/hdl/cyclone iv ep4ce6e22c8n/blink/blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink-logicfunction " "Found design unit 1: blink-logicfunction" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742589602005 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742589602005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742589602005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink " "Elaborating entity \"blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742589602054 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[2..0\] blink.vhd(15) " "Using initial value X (don't care) for net \"LED\[2..0\]\" at blink.vhd(15)" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1742589602055 "|blink"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:tim_1Hz " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:tim_1Hz\"" {  } { { "../blink.vhd" "tim_1Hz" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742589602058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742589602639 "|blink|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742589602639 "|blink|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../blink.vhd" "" { Text "C:/Users/stefa/OneDrive/Documenti/GitHub/HDL/Cyclone IV EP4CE6E22C8N/blink/blink.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742589602639 "|blink|LED[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742589602639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1742589602781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742589603101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742589603101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742589603169 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742589603169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742589603169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742589603169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742589603200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 21:40:03 2025 " "Processing ended: Fri Mar 21 21:40:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742589603200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742589603200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742589603200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742589603200 ""}
