Analysis Results for Benchmarks with Configuration: ( 128kB 128kB 128kB 4 4 2 64 ) 


**************************************************
Benchmark: 401.bzip2
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        3936198                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821771                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            957                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138041                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                3773192                       # number of overall misses (Count)
system.l2.overallAccesses::total              3937155                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 429.mcf
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        9620628                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293783994                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            684                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320670                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                8898737                       # number of overall misses (Count)
system.l2.overallAccesses::total              9621312                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 456.hmmer
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         130347                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    256424803                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1328                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978477                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                  32473                       # number of overall misses (Count)
system.l2.overallAccesses::total               131675                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 458.sjeng
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        8403221                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271625551                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1896                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675382070                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                8394888                       # number of overall misses (Count)
system.l2.overallAccesses::total              8405117                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 470.lbm
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        7161937                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            552                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313131                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                7162446                       # number of overall misses (Count)
system.l2.overallAccesses::total              7162489                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

