<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>kernel_mhsa</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>kernel_MHSA.cpp:41</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>411</BRAM_18K>
            <DSP>104</DSP>
            <FF>45706</FF>
            <LUT>62735</LUT>
            <URAM>8</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_mhsa</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WSTRB</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WSTRB</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WSTRB</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_mhsa</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>698</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry_gmem0_rd_proc_U0</InstName>
                    <ModuleName>Block_entry_gmem0_rd_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>706</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matmul_216_218_1_1_fu_176</InstName>
                            <ModuleName>matmul_216_218_1_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>176</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>load_vec_U0</InstName>
                                    <ModuleName>load_vec</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_4_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>load_mat_burst_U0</InstName>
                                    <ModuleName>load_mat_burst</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>137</ID>
                                    <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_4_fu_218_p2 select_ln25_4_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_115_fu_351_p2 add_ln30_116_fu_371_p2 add_ln30_117_fu_401_p2 add_ln30_118_fu_411_p2 add_ln30_119_fu_430_p2 add_ln30_120_fu_460_p2 add_ln30_121_fu_470_p2 add_ln30_122_fu_486_p2 add_ln30_123_fu_516_p2 add_ln30_124_fu_525_p2 add_ln30_125_fu_541_p2 add_ln30_126_fu_578_p2 add_ln30_127_fu_594_p2 add_ln30_128_fu_624_p2 add_ln30_129_fu_639_p2 add_ln30_130_fu_669_p2 add_ln30_131_fu_684_p2 add_ln30_132_fu_714_p2 add_ln30_133_fu_729_p2 add_ln30_134_fu_774_p2 add_ln30_135_fu_793_p2 add_ln30_136_fu_823_p2 add_ln30_137_fu_833_p2 add_ln30_138_fu_849_p2 add_ln30_139_fu_879_p2 add_ln30_140_fu_888_p2 add_ln30_141_fu_904_p2 add_ln30_142_fu_934_p2 add_ln30_143_fu_943_p2 add_ln30_144_fu_962_p2 add_ln30_145_fu_1007_p2 add_ln30_146_fu_1056_p2 add_ln30_147_fu_1012_p2 add_ln30_148_fu_1025_p2 add_ln30_149_fu_1097_p2 add_ln30_150_fu_1030_p2 add_ln30_151_fu_1040_p2 add_ln30_152_fu_1133_p2 add_ln26_fu_278_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_vec_mat_U0</InstName>
                                    <ModuleName>compute_vec_mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                            <ModuleName>compute_vec_mat_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>96</ID>
                                            <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134</InstName>
                                            <ModuleName>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>134</ID>
                                            <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 add_ln63_fu_636_p2 icmp_ln63_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0</InstName>
                                    <ModuleName>matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                    <BindInstances>add_ln113_fu_403_p2 icmp_ln113_fu_409_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_216_219_1_fu_220</InstName>
                            <ModuleName>matmul_216_219_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>load_vec_2_U0</InstName>
                                    <ModuleName>load_vec_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_3_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>load_mat_burst_3_U0</InstName>
                                    <ModuleName>load_mat_burst_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>137</ID>
                                    <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_3_fu_218_p2 select_ln25_3_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_77_fu_351_p2 add_ln30_78_fu_371_p2 add_ln30_79_fu_401_p2 add_ln30_80_fu_411_p2 add_ln30_81_fu_430_p2 add_ln30_82_fu_460_p2 add_ln30_83_fu_470_p2 add_ln30_84_fu_486_p2 add_ln30_85_fu_516_p2 add_ln30_86_fu_525_p2 add_ln30_87_fu_541_p2 add_ln30_88_fu_578_p2 add_ln30_89_fu_594_p2 add_ln30_90_fu_624_p2 add_ln30_91_fu_639_p2 add_ln30_92_fu_669_p2 add_ln30_93_fu_684_p2 add_ln30_94_fu_714_p2 add_ln30_95_fu_729_p2 add_ln30_96_fu_774_p2 add_ln30_97_fu_793_p2 add_ln30_98_fu_823_p2 add_ln30_99_fu_833_p2 add_ln30_100_fu_849_p2 add_ln30_101_fu_879_p2 add_ln30_102_fu_888_p2 add_ln30_103_fu_904_p2 add_ln30_104_fu_934_p2 add_ln30_105_fu_943_p2 add_ln30_106_fu_962_p2 add_ln30_107_fu_1007_p2 add_ln30_108_fu_1056_p2 add_ln30_109_fu_1012_p2 add_ln30_110_fu_1025_p2 add_ln30_111_fu_1097_p2 add_ln30_112_fu_1030_p2 add_ln30_113_fu_1040_p2 add_ln30_114_fu_1133_p2 add_ln26_fu_278_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_vec_mat_4_U0</InstName>
                                    <ModuleName>compute_vec_mat_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                            <ModuleName>compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>96</ID>
                                            <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134</InstName>
                                            <ModuleName>compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>134</ID>
                                            <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_17_fu_1106_p3 select_ln53_18_fu_1076_p3 select_ln53_19_fu_1046_p3 select_ln53_20_fu_1016_p3 select_ln53_21_fu_986_p3 select_ln53_22_fu_956_p3 select_ln53_23_fu_926_p3 select_ln53_24_fu_896_p3 select_ln53_25_fu_866_p3 select_ln53_26_fu_836_p3 select_ln53_27_fu_806_p3 select_ln53_28_fu_776_p3 select_ln53_29_fu_742_p3 select_ln53_30_fu_712_p3 select_ln53_31_fu_687_p3 select_ln53_32_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 add_ln63_fu_636_p2 icmp_ln63_2_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0</InstName>
                                    <ModuleName>matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                    <BindInstances>add_ln113_fu_403_p2 icmp_ln113_fu_409_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_216_1_fu_263</InstName>
                            <ModuleName>matmul_216_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>263</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>load_vec_5_U0</InstName>
                                    <ModuleName>load_vec_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_2_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>load_mat_burst_6_U0</InstName>
                                    <ModuleName>load_mat_burst_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>137</ID>
                                    <BindInstances>add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_2_fu_218_p2 select_ln25_2_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_39_fu_351_p2 add_ln30_40_fu_371_p2 add_ln30_41_fu_401_p2 add_ln30_42_fu_411_p2 add_ln30_43_fu_430_p2 add_ln30_44_fu_460_p2 add_ln30_45_fu_470_p2 add_ln30_46_fu_486_p2 add_ln30_47_fu_516_p2 add_ln30_48_fu_525_p2 add_ln30_49_fu_541_p2 add_ln30_50_fu_578_p2 add_ln30_51_fu_594_p2 add_ln30_52_fu_624_p2 add_ln30_53_fu_639_p2 add_ln30_54_fu_669_p2 add_ln30_55_fu_684_p2 add_ln30_56_fu_714_p2 add_ln30_57_fu_729_p2 add_ln30_58_fu_774_p2 add_ln30_59_fu_793_p2 add_ln30_60_fu_823_p2 add_ln30_61_fu_833_p2 add_ln30_62_fu_849_p2 add_ln30_63_fu_879_p2 add_ln30_64_fu_888_p2 add_ln30_65_fu_904_p2 add_ln30_66_fu_934_p2 add_ln30_67_fu_943_p2 add_ln30_68_fu_962_p2 add_ln30_69_fu_1007_p2 add_ln30_70_fu_1056_p2 add_ln30_71_fu_1012_p2 add_ln30_72_fu_1025_p2 add_ln30_73_fu_1097_p2 add_ln30_74_fu_1030_p2 add_ln30_75_fu_1040_p2 add_ln30_76_fu_1133_p2 add_ln26_fu_278_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_vec_mat_7_U0</InstName>
                                    <ModuleName>compute_vec_mat_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                            <ModuleName>compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>96</ID>
                                            <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134</InstName>
                                            <ModuleName>compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>134</ID>
                                            <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 add_ln63_fu_636_p2 icmp_ln63_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0</InstName>
                                    <ModuleName>matmul_216_1_Loop_VITIS_LOOP_113_1_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                    <BindInstances>add_ln113_fu_403_p2 icmp_ln113_fu_409_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_entry_proc_U0</InstName>
                    <ModuleName>Block_entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>770</ID>
                    <BindInstances>mul7_loc_c2_0_fu_112_p2 add_ln55_fu_157_p2 add_ln55_1_fu_162_p2 add_ln68_fu_167_p2 add126_out_0_fu_173_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>RoPE_U0</InstName>
                    <ModuleName>RoPE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>780</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102</InstName>
                            <ModuleName>RoPE_Pipeline_VITIS_LOOP_16_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_pow_generic_float_s_fu_749</InstName>
                                    <ModuleName>pow_generic_float_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>749</ID>
                                    <BindInstances>m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U328 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U330 mac_muladd_13s_12ns_16s_25_4_1_U330 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U327 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U329 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sitofp_32ns_32_3_no_dsp_1_U345 fmul_32ns_32ns_32_1_primitive_dsp_1_U340 fmul_32ns_32ns_32_1_primitive_dsp_1_U341 fmul_32ns_32ns_32_1_primitive_dsp_1_U342 closepath_fu_940_p2 Ex_fu_1088_p2 select_ln453_fu_1093_p3 add_ln376_fu_946_p2 addr_fu_952_p3 shl_ln379_fu_986_p2 mul_80s_24ns_80_2_1_U349 k_fu_1055_p3 Mx_bits_1_fu_1066_p2 Mx_bits_3_fu_1072_p3 ctlz_30_30_1_1_U350 shl_ln504_fu_1119_p2 Ex_1_fu_1128_p2 sub_ln506_fu_1157_p2 select_ln506_fu_1162_p3 lshr_ln506_fu_1175_p2 shl_ln506_fu_1181_p2 select_ln506_1_fu_1187_p3 mul_15ns_15ns_30_1_1_U351 mul_22ns_22ns_44_1_1_U352 mul_15ns_14ns_29_1_1_U353 cos_result_fu_1479_p2 mul_22ns_21s_43_1_1_U354 mul_15ns_13s_28_1_1_U355 add_ln80_fu_1445_p2 add_ln80_1_fu_1455_p2 mul_29ns_28ns_57_2_1_U348 ctlz_32_32_1_1_U356 ctlz_32_32_1_1_U359 shl_ln291_fu_1640_p2 icmp_ln292_fu_1649_p2 shift_1_fu_1654_p2 shl_ln291_1_fu_1664_p2 shift_2_fu_1670_p3 newexp_2_fu_1681_p2 significand_fu_1711_p3 ctlz_32_32_1_1_U357 ctlz_32_32_1_1_U358 shl_ln291_2_fu_1725_p2 icmp_ln292_1_fu_1734_p2 shift_4_fu_1739_p2 shl_ln291_3_fu_1748_p2 shift_5_fu_1753_p3 icmp_ln306_fu_1601_p2 or_ln306_fu_1784_p2 empty_502_fu_1813_p3 sparsemux_33_4_1_1_1_U360 sparsemux_33_4_1_1_1_U361 icmp_ln179_fu_1019_p2 icmp_ln179_1_fu_1024_p2 and_ln179_fu_1029_p2 icmp_ln186_fu_1152_p2 xor_ln186_fu_1971_p2 sin_results_sign_1_fu_1976_p2 select_ln186_fu_1982_p3 or_ln186_fu_1989_p2 sin_results_exp_fu_1994_p3 select_ln186_2_fu_2002_p3 sin_results_sig_fu_2009_p3 cos_results_sign_1_fu_2017_p2 sin_results_sign_2_fu_2023_p3 sin_results_exp_1_fu_2029_p3 sin_results_sig_1_fu_2036_p3 not_and_ln179_fu_2043_p2 cos_results_sign_2_fu_2048_p2 cos_results_exp_3_fu_2054_p3 empty_503_fu_2061_p2 cos_results_exp_1_fu_2065_p3 cos_results_sig_3_cast_fu_2073_p3 cos_results_sig_1_fu_2081_p3 sparsemux_17_3_1_1_1_U362 s_out_2_fu_2182_p3 c_out_2_fu_2189_p3 sparsemux_17_4_32_1_1_U364 sparsemux_17_4_32_1_1_U363 fmul_32ns_32ns_32_1_primitive_dsp_1_U343 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U347 fmul_32ns_32ns_32_1_primitive_dsp_1_U344 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U346 i_fu_871_p2 icmp_ln16_fu_877_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sitofp_32ns_32_3_no_dsp_1_U413</BindInstances>
                </Instance>
                <Instance>
                    <InstName>RoPE_1_U0</InstName>
                    <ModuleName>RoPE_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>827</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104</InstName>
                            <ModuleName>RoPE_1_Pipeline_VITIS_LOOP_16_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>104</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_pow_generic_float_s_fu_763</InstName>
                                    <ModuleName>pow_generic_float_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>763</ID>
                                    <BindInstances>m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U328 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U330 mac_muladd_13s_12ns_16s_25_4_1_U330 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U327 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U329 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sitofp_32ns_32_3_no_dsp_1_U444 fmul_32ns_32ns_32_1_primitive_dsp_1_U439 fmul_32ns_32ns_32_1_primitive_dsp_1_U440 fmul_32ns_32ns_32_1_primitive_dsp_1_U441 closepath_fu_954_p2 Ex_fu_1102_p2 select_ln453_fu_1107_p3 add_ln376_fu_960_p2 addr_fu_966_p3 shl_ln379_fu_1000_p2 mul_80s_24ns_80_2_1_U448 k_fu_1069_p3 Mx_bits_4_fu_1080_p2 Mx_bits_6_fu_1086_p3 ctlz_30_30_1_1_U449 shl_ln504_fu_1133_p2 Ex_2_fu_1142_p2 sub_ln506_fu_1171_p2 select_ln506_fu_1176_p3 lshr_ln506_fu_1189_p2 shl_ln506_fu_1195_p2 select_ln506_2_fu_1201_p3 mul_15ns_15ns_30_1_1_U450 mul_22ns_22ns_44_1_1_U451 mul_15ns_14ns_29_1_1_U452 cos_result_fu_1493_p2 mul_22ns_21s_43_1_1_U453 mul_15ns_13s_28_1_1_U454 add_ln80_fu_1459_p2 add_ln80_1_fu_1469_p2 mul_29ns_28ns_57_2_1_U447 ctlz_32_32_1_1_U455 ctlz_32_32_1_1_U458 shl_ln291_fu_1654_p2 icmp_ln292_fu_1663_p2 shift_6_fu_1668_p2 shl_ln291_1_fu_1678_p2 shift_2_fu_1684_p3 newexp_4_fu_1695_p2 significand_fu_1725_p3 ctlz_32_32_1_1_U456 ctlz_32_32_1_1_U457 shl_ln291_2_fu_1739_p2 icmp_ln292_1_fu_1748_p2 shift_8_fu_1753_p2 shl_ln291_3_fu_1762_p2 shift_5_fu_1767_p3 icmp_ln306_fu_1615_p2 or_ln306_fu_1798_p2 empty_504_fu_1827_p3 sparsemux_33_4_1_1_1_U459 sparsemux_33_4_1_1_1_U460 icmp_ln179_fu_1033_p2 icmp_ln179_1_fu_1038_p2 and_ln179_fu_1043_p2 icmp_ln186_fu_1166_p2 xor_ln186_fu_1985_p2 sin_results_sign_3_fu_1990_p2 select_ln186_fu_1996_p3 or_ln186_fu_2003_p2 sin_results_exp_fu_2008_p3 select_ln186_5_fu_2016_p3 sin_results_sig_fu_2023_p3 cos_results_sign_3_fu_2031_p2 sin_results_sign_2_fu_2037_p3 sin_results_exp_1_fu_2043_p3 sin_results_sig_1_fu_2050_p3 not_and_ln179_fu_2057_p2 cos_results_sign_2_fu_2062_p2 cos_results_exp_1_fu_2068_p3 empty_505_fu_2075_p2 cos_results_exp_2_fu_2079_p3 cos_results_sig_1_cast_fu_2087_p3 cos_results_sig_2_fu_2095_p3 sparsemux_17_3_1_1_1_U461 s_out_4_fu_2196_p3 c_out_4_fu_2203_p3 sparsemux_17_4_32_1_1_U463 sparsemux_17_4_32_1_1_U462 fmul_32ns_32ns_32_1_primitive_dsp_1_U442 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446 fmul_32ns_32ns_32_1_primitive_dsp_1_U443 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445 i_fu_885_p2 icmp_ln16_fu_891_p2 ref_4oPi_table_1001_U cos_K02_U cos_K13_U cos_K24_U sin_K05_U sin_K16_U sin_K27_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sitofp_32ns_32_3_no_dsp_1_U489</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_CACHE_STORE_proc_U0</InstName>
                    <ModuleName>Loop_CACHE_STORE_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>874</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182</InstName>
                            <ModuleName>Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <BindInstances>i_fu_548_p2 sparsemux_17_3_32_1_1_U521 sparsemux_33_4_32_1_1_U522 icmp_ln55_fu_710_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Block_entry_att_0_wr_proc_U0</InstName>
                    <ModuleName>Block_entry_att_0_wr_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>912</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516</InstName>
                            <ModuleName>Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>516</ID>
                            <BindInstances>add_ln69_fu_278_p2 icmp_ln69_fu_288_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546</InstName>
                            <ModuleName>Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>546</ID>
                            <BindInstances>add_ln83_2_fu_291_p2 icmp_ln83_fu_297_p2 icmp_ln84_fu_313_p2 select_ln83_fu_319_p3 add_ln83_3_fu_327_p2 select_ln83_1_fu_333_p3 first_iter_0_fu_341_p2 add_ln83_1_fu_441_p2 add_ln84_fu_418_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563</InstName>
                            <ModuleName>Block_entry_att_0_wr_proc_Pipeline_Q_LOAD</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>563</ID>
                            <BindInstances>add_ln90_fu_1152_p2 icmp_ln90_fu_1158_p2 add_ln92_fu_1186_p2 sparsemux_17_3_32_1_1_U613</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648</InstName>
                            <ModuleName>Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>648</ID>
                            <BindInstances>add_ln95_fu_1922_p2 icmp_ln95_fu_1782_p2 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_1_primitive_dsp_1_U703</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_kernel_softmax_fu_750</InstName>
                            <ModuleName>kernel_softmax</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>750</ID>
                            <BindInstances>vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U795 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U795 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U792 fexp_32ns_32ns_32_9_med_dsp_1_U796 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U793 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U794</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>k_cache_local_7_i_i_U k_cache_local_6_i_i_U k_cache_local_5_i_i_U k_cache_local_4_i_i_U k_cache_local_3_i_i_U k_cache_local_2_i_i_U k_cache_local_1_i_i_U k_cache_local_0_i_i_U icmp_ln69_fu_778_p2 select_ln69_fu_784_p3 add_ln68_fu_801_p2 icmp_ln68_fu_807_p2 icmp_fu_825_p2 umax_fu_831_p3 add_ln76_fu_858_p2 icmp_ln76_fu_864_p2 add_ln78_fu_882_p2 add_ln111_fu_1164_p2 icmp_ln111_fu_1170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry_xb_0_wr_proc_U0</InstName>
                    <ModuleName>Block_entry_xb_0_wr_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>943</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236</InstName>
                            <ModuleName>Block_entry_xb_0_wr_proc_Pipeline_XB_INIT</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1236</ID>
                            <BindInstances>add_ln117_fu_406_p2 icmp_ln117_fu_412_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272</InstName>
                            <ModuleName>Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1272</ID>
                            <BindInstances>add_ln130_2_fu_291_p2 icmp_ln130_fu_297_p2 icmp_ln131_fu_313_p2 select_ln130_fu_319_p3 add_ln130_3_fu_327_p2 select_ln130_1_fu_333_p3 first_iter_0_fu_341_p2 add_ln130_1_fu_441_p2 add_ln131_fu_418_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289</InstName>
                            <ModuleName>Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1289</ID>
                            <BindInstances>add_ln142_fu_1666_p2 icmp_ln142_fu_1672_p2 select_ln145_fu_1695_p3 add_ln142_1_fu_1703_p2 select_ln142_fu_1709_p3 sparsemux_25_4_32_1_1_U863 icmp_ln148_fu_1759_p2 v_val_fu_1858_p3 fmul_32ns_32ns_32_3_max_dsp_1_U861 sparsemux_33_6_32_1_1_U864 fadd_32ns_32ns_32_1_primitive_dsp_1_U859 select_ln148_fu_1865_p3 fmul_32ns_32ns_32_3_max_dsp_1_U862 select_ln148_1_fu_1968_p3 fmul_32ns_32ns_32_3_max_dsp_1_U861 v_val_1_fu_1975_p3 fmul_32ns_32ns_32_3_max_dsp_1_U862 sparsemux_33_6_32_1_1_U865 fadd_32ns_32ns_32_1_primitive_dsp_1_U860 sparsemux_33_6_32_1_1_U866 fadd_32ns_32ns_32_1_primitive_dsp_1_U859 sparsemux_33_6_32_1_1_U867 fadd_32ns_32ns_32_1_primitive_dsp_1_U860 add_ln145_fu_1872_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391</InstName>
                            <ModuleName>Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1391</ID>
                            <BindInstances>sparsemux_33_6_32_1_1_U956 sparsemux_33_6_32_1_1_U957 sparsemux_33_6_32_1_1_U958 sparsemux_33_6_32_1_1_U959 add_ln154_fu_1372_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>v_cache_local_7_i_i_U v_cache_local_6_i_i_U v_cache_local_5_i_i_U v_cache_local_4_i_i_U v_cache_local_3_i_i_U v_cache_local_2_i_i_U v_cache_local_1_i_i_U v_cache_local_0_i_i_U icmp_fu_1585_p2 umax_fu_1591_p3 add_ln123_fu_1618_p2 icmp_ln123_fu_1624_p2 add_ln125_fu_1642_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>matmul_1_U0</InstName>
                    <ModuleName>matmul_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>981</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>load_vec_8_U0</InstName>
                            <ModuleName>load_vec_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>144</ID>
                            <BindInstances>icmp_ln13_fu_371_p2 sparsemux_33_4_32_1_1_U1075 add_ln15_fu_559_p2 add_ln15_1_fu_573_p2 icmp_ln15_fu_578_p2 add_ln13_fu_584_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>load_mat_burst_9_U0</InstName>
                            <ModuleName>load_mat_burst_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>181</ID>
                            <BindInstances>add_ln25_1_fu_1164_p2 select_ln25_fu_207_p3 c_fu_215_p3 sub_ln30_fu_243_p2 add_ln30_fu_317_p2 add_ln30_1_fu_354_p2 add_ln30_2_fu_374_p2 add_ln30_3_fu_404_p2 add_ln30_4_fu_414_p2 add_ln30_5_fu_433_p2 add_ln30_6_fu_463_p2 add_ln30_7_fu_473_p2 add_ln30_8_fu_489_p2 add_ln30_9_fu_519_p2 add_ln30_10_fu_528_p2 add_ln30_11_fu_544_p2 add_ln30_12_fu_581_p2 add_ln30_13_fu_597_p2 add_ln30_14_fu_627_p2 add_ln30_15_fu_642_p2 add_ln30_16_fu_672_p2 add_ln30_17_fu_687_p2 add_ln30_18_fu_717_p2 add_ln30_19_fu_732_p2 add_ln30_20_fu_777_p2 add_ln30_21_fu_796_p2 add_ln30_22_fu_826_p2 add_ln30_23_fu_836_p2 add_ln30_24_fu_852_p2 add_ln30_25_fu_882_p2 add_ln30_26_fu_891_p2 add_ln30_27_fu_907_p2 add_ln30_28_fu_937_p2 add_ln30_29_fu_946_p2 add_ln30_30_fu_965_p2 add_ln30_31_fu_1010_p2 add_ln30_32_fu_1059_p2 add_ln30_33_fu_1015_p2 add_ln30_34_fu_1028_p2 add_ln30_35_fu_1100_p2 add_ln30_36_fu_1033_p2 add_ln30_37_fu_1043_p2 add_ln30_38_fu_1136_p2 r_fu_269_p2 icmp_ln26_fu_275_p2 add_ln25_fu_281_p2 icmp_ln25_fu_1173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_vec_mat_10_U0</InstName>
                            <ModuleName>compute_vec_mat_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>190</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96</InstName>
                                    <ModuleName>compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>add_ln48_fu_403_p2 icmp_ln48_fu_409_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134</InstName>
                                    <ModuleName>compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_33_fu_1106_p3 select_ln53_34_fu_1076_p3 select_ln53_35_fu_1046_p3 select_ln53_36_fu_1016_p3 select_ln53_37_fu_986_p3 select_ln53_38_fu_956_p3 select_ln53_39_fu_926_p3 select_ln53_40_fu_896_p3 select_ln53_41_fu_866_p3 select_ln53_42_fu_836_p3 select_ln53_43_fu_806_p3 select_ln53_44_fu_776_p3 select_ln53_45_fu_742_p3 select_ln53_46_fu_712_p3 select_ln53_47_fu_687_p3 select_ln53_48_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 add_ln63_fu_636_p2 icmp_ln63_3_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>matmul_1_Loop_VITIS_LOOP_113_1_proc_U0</InstName>
                            <ModuleName>matmul_1_Loop_VITIS_LOOP_113_1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>i_fu_403_p2 icmp_ln113_fu_564_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>vec_stream_U mat_stream_U res_stream_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_OUTPUT_WRITE_proc_U0</InstName>
                    <ModuleName>Loop_OUTPUT_WRITE_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1020</ID>
                    <BindInstances>first_iter_0_fu_384_p2 i_fu_390_p2 sparsemux_33_4_32_1_1_U1192 icmp_ln166_fu_494_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>position_c4_U position_c5_U out_q_U out_q_1_U out_q_2_U out_q_3_U out_q_4_U out_q_5_U out_q_6_U out_q_7_U out_q_8_U out_q_9_U out_q_10_U out_q_11_U out_q_12_U out_q_13_U out_q_14_U out_q_15_U out_k_U out_k_1_U out_k_2_U out_k_3_U out_k_4_U out_k_5_U out_k_6_U out_k_7_U out_k_8_U out_k_9_U out_k_10_U out_k_11_U out_k_12_U out_k_13_U out_k_14_U out_k_15_U out_v_U out_v_1_U out_v_2_U out_v_3_U out_v_4_U out_v_5_U out_v_6_U out_v_7_U out_v_8_U out_v_9_U out_v_10_U out_v_11_U out_v_12_U out_v_13_U out_v_14_U out_v_15_U current_token_c_channel_U out_q_rope_U out_q_rope_1_U out_q_rope_2_U out_q_rope_3_U out_q_rope_4_U out_q_rope_5_U out_q_rope_6_U out_q_rope_7_U position_c3_channel_U out_k_rope_U out_k_rope_1_U out_k_rope_2_U out_k_rope_3_U out_k_rope_4_U out_k_rope_5_U out_k_rope_6_U out_k_rope_7_U key_cache_c6_U value_cache_c7_U p_loc_channel_U p_loc105_channel_U add126_loc_channel_U p_loc106_c1_channel_U mul7_loc_c2_channel_U key_cache_c_U value_cache_c_U att_11_U att_10_U att_9_U att_8_U att_7_U att_6_U att_5_U att_4_U att_3_U att_2_U att_1_U att_U p_loc106_c_channel_U mul7_loc_c_channel_U position_c_channel_U xb_15_U xb_14_U xb_13_U xb_12_U xb_11_U xb_10_U xb_9_U xb_8_U xb_7_U xb_6_U xb_5_U xb_4_U xb_3_U xb_2_U xb_1_U xb_U xb2_U xb2_1_U xb2_2_U xb2_3_U xb2_4_U xb2_5_U xb2_6_U xb2_7_U xb2_8_U xb2_9_U xb2_10_U xb2_11_U xb2_12_U xb2_13_U xb2_14_U xb2_15_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>0.874</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vec</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9265</Best-caseLatency>
                    <Average-caseLatency>9265</Average-caseLatency>
                    <Worst-caseLatency>9265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9264</Latency>
                        <AbsoluteTimeLatency>37.056 us</AbsoluteTimeLatency>
                        <IterationLatency>193</IterationLatency>
                        <PipelineDepth>193</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>191</Latency>
                            <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                            <IterationLatency>12</IterationLatency>
                            <PipelineDepth>12</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>104</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_138_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_156_p2" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_200_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_4_fu_214_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_219_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_225_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589836</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>716</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2441</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_204_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_210_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_218_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_4_fu_224_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_252_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_314_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_115_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_116_fu_371_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_117_fu_401_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_118_fu_411_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_119_fu_430_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_120_fu_460_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_121_fu_470_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_122_fu_486_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_123_fu_516_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_124_fu_525_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_125_fu_541_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_126_fu_578_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_127_fu_594_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_128_fu_624_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_129_fu_639_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_130_fu_669_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_131_fu_684_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_132_fu_714_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_133_fu_729_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_134_fu_774_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_135_fu_793_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_136_fu_823_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_137_fu_833_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_138_fu_849_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_139_fu_879_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_140_fu_888_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_141_fu_904_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_142_fu_934_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_143_fu_943_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_144_fu_962_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_145_fu_1007_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_146_fu_1056_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_147_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_148_fu_1025_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_149_fu_1097_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_150_fu_1030_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_151_fu_1040_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_152_fu_1133_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_278_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_63_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_fu_528_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_3_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_6_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_9_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_10_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_11_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_12_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_13_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_14_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_15_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_16_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_636_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_1_fu_642_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U27" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc</Name>
            <Loops>
                <VITIS_LOOP_113_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_1>
                        <Name>VITIS_LOOP_113_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_113_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_1>
                            <Name>VITIS_LOOP_113_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_403_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_409_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_218_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590628</Best-caseLatency>
                    <Average-caseLatency>590628</Average-caseLatency>
                    <Worst-caseLatency>590628</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:104</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2324</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4787</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:98" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_2</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9265</Best-caseLatency>
                    <Average-caseLatency>9265</Average-caseLatency>
                    <Worst-caseLatency>9265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9264</Latency>
                        <AbsoluteTimeLatency>37.056 us</AbsoluteTimeLatency>
                        <IterationLatency>193</IterationLatency>
                        <PipelineDepth>193</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>191</Latency>
                            <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                            <IterationLatency>12</IterationLatency>
                            <PipelineDepth>12</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>104</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_138_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_156_p2" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_200_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_214_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_219_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_225_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_3</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589836</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>716</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2441</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_204_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_210_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_218_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_3_fu_224_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_252_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_314_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_77_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_78_fu_371_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_79_fu_401_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_80_fu_411_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_81_fu_430_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_82_fu_460_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_83_fu_470_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_84_fu_486_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_85_fu_516_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_86_fu_525_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_87_fu_541_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_88_fu_578_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_89_fu_594_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_90_fu_624_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_91_fu_639_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_92_fu_669_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_93_fu_684_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_94_fu_714_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_95_fu_729_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_96_fu_774_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_97_fu_793_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_98_fu_823_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_99_fu_833_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_100_fu_849_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_101_fu_879_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_102_fu_888_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_103_fu_904_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_104_fu_934_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_105_fu_943_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_106_fu_962_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_107_fu_1007_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_108_fu_1056_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_109_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_110_fu_1025_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_111_fu_1097_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_112_fu_1030_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_113_fu_1040_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_114_fu_1133_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_278_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_63_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_fu_528_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_17_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_18_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_19_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_20_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_21_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_22_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_23_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_24_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_25_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_26_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_27_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_28_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_29_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_30_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_31_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_32_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_636_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_2_fu_642_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U118" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_45" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc</Name>
            <Loops>
                <VITIS_LOOP_113_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_1>
                        <Name>VITIS_LOOP_113_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_113_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_1>
                            <Name>VITIS_LOOP_113_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_403_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_409_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_219_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590628</Best-caseLatency>
                    <Average-caseLatency>590628</Average-caseLatency>
                    <Worst-caseLatency>590628</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:104</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2324</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4787</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:98" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_5</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9265</Best-caseLatency>
                    <Average-caseLatency>9265</Average-caseLatency>
                    <Worst-caseLatency>9265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9264</Latency>
                        <AbsoluteTimeLatency>37.056 us</AbsoluteTimeLatency>
                        <IterationLatency>193</IterationLatency>
                        <PipelineDepth>193</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>191</Latency>
                            <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                            <IterationLatency>12</IterationLatency>
                            <PipelineDepth>12</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>104</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_138_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_156_p2" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_200_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_2_fu_214_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_219_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_225_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_6</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589836</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>716</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2441</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_186_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_192_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_204_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_210_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_218_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_224_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_252_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_314_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_39_fu_351_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_40_fu_371_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_41_fu_401_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_42_fu_411_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_43_fu_430_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_44_fu_460_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_45_fu_470_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_46_fu_486_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_47_fu_516_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_48_fu_525_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_49_fu_541_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_50_fu_578_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_51_fu_594_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_52_fu_624_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_53_fu_639_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_54_fu_669_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_55_fu_684_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_56_fu_714_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_57_fu_729_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_58_fu_774_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_59_fu_793_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_60_fu_823_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_61_fu_833_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_62_fu_849_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_63_fu_879_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_64_fu_888_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_65_fu_904_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_66_fu_934_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_67_fu_943_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_68_fu_962_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_69_fu_1007_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_70_fu_1056_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_71_fu_1012_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_72_fu_1025_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_73_fu_1097_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_74_fu_1030_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_75_fu_1040_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_76_fu_1133_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_278_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_63_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_fu_528_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_3_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_4_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_5_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_6_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_7_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_8_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_9_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_10_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_11_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_12_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_13_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_14_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_15_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_16_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_636_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_1_fu_642_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U206" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_21" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_1_Loop_VITIS_LOOP_113_1_proc</Name>
            <Loops>
                <VITIS_LOOP_113_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_1>
                        <Name>VITIS_LOOP_113_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_113_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_1>
                            <Name>VITIS_LOOP_113_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_403_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_409_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_216_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590628</Best-caseLatency>
                    <Average-caseLatency>590628</Average-caseLatency>
                    <Worst-caseLatency>590628</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:104</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2324</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4787</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:98" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_gmem0_rd_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1771889</Best-caseLatency>
                    <Average-caseLatency>1771889</Average-caseLatency>
                    <Worst-caseLatency>1771889</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.088 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.088 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.088 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1771889</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:43</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>51</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7244</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14529</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>pow_generic_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>482</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2111</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_277_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_287_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_292_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_236_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_297_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_242_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_302_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_307_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln413_fu_731_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln413" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_736_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_260_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_266_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25s_39ns_63_1_1_U328" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539" STORAGESUBTYPE="" URAM="0" VARIABLE="m_frac_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_333_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_360_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_374_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_380_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_394_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_l" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_508_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_513_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_518_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_back" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_404_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_410_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_423_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_429_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_435_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_2_fu_442_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U330" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_1_U330" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_561_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_567_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_573_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_581_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_1_U327" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_611_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_664_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_706_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U331" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U331" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln616_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18ns_18ns_44ns_44_4_1_U331" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_719_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_747_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_fu_497_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_1_fu_525_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_753_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_2_fu_767_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_773_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="UnifiedRetVal_fu_923_p6" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_804_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="out_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_816_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln378_fu_838_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_843_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_849_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_854_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_859_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_864_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_870_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_876_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_882_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_888_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln645_fu_894_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_900_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_906_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_4_32_1_1_U329" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="UnifiedRetVal" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" STORAGESIZE="27 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE_Pipeline_VITIS_LOOP_16_1</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>422</Best-caseLatency>
                    <Average-caseLatency>422</Average-caseLatency>
                    <Worst-caseLatency>422</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.688 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.688 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.688 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>384</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_749</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2457</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_16_1" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U345" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="conv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U340" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U341" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="y_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U342" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_940_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_1088_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_1093_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_946_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_952_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_986_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_2_1_U349" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_1055_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_1_fu_1066_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_3_fu_1072_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U350" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_zeros" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_1119_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_1_fu_1128_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_1157_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1162_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1175_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1181_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_1_fu_1187_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U351" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U352" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_14ns_29_1_1_U353" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="cos_result_fu_1479_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U354" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_13s_28_1_1_U355" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1445_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1455_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29ns_28ns_57_2_1_U348" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U356" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U359" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1640_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1649_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_1_fu_1654_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_1664_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_1670_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="newexp_2_fu_1681_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="significand_fu_1711_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="significand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U357" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U358" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_2_fu_1725_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_1_fu_1734_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_4_fu_1739_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_3_fu_1748_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_5_fu_1753_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1601_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1784_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="empty_502_fu_1813_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U360" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U361" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_1019_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_1_fu_1024_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_1029_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1152_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln186_fu_1971_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="sin_results_sign_1_fu_1976_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_1982_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln186_fu_1989_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_fu_1994_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_2_fu_2002_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_fu_2009_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_1_fu_2017_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sign_2_fu_2023_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_1_fu_2029_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_1_fu_2036_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln179_fu_2043_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_2_fu_2048_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_3_fu_2054_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_503_fu_2061_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_503" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_1_fu_2065_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_3_cast_fu_2073_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_3_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_fu_2081_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U362" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="s_out_2_fu_2182_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="s_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="c_out_2_fu_2189_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="c_out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U364" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U363" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U343" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmsub" PRAGMA="" RTLNAME="fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U347" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U344" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U346" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_871_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_877_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_100_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K0_U" SOURCE="" STORAGESIZE="28 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K1_U" SOURCE="" STORAGESIZE="22 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_cos_K2_U" SOURCE="" STORAGESIZE="14 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_cos_K2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K0_U" SOURCE="" STORAGESIZE="29 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K1_U" SOURCE="" STORAGESIZE="21 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="second_order_float_sin_K2_U" SOURCE="" STORAGESIZE="13 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="second_order_float_sin_K2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>427</Best-caseLatency>
                    <Average-caseLatency>427</Average-caseLatency>
                    <Worst-caseLatency>427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.708 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.708 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.708 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:25</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2529</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5250</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U413" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE_1_Pipeline_VITIS_LOOP_16_1</Name>
            <Loops>
                <VITIS_LOOP_16_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>422</Best-caseLatency>
                    <Average-caseLatency>422</Average-caseLatency>
                    <Worst-caseLatency>422</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.688 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.688 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.688 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>384</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_1>
                        <Name>VITIS_LOOP_16_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>384</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>420</Latency>
                        <AbsoluteTimeLatency>1.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>38</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_763</Instance>
                        </InstanceList>
                    </VITIS_LOOP_16_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_16_1>
                            <Name>VITIS_LOOP_16_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Rope.cpp:16</SourceLocation>
                        </VITIS_LOOP_16_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2457</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_16_1" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U444" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="conv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U439" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U440" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="y_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U441" SOURCE="kernel_Rope.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="closepath_fu_954_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="closepath" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="Ex_fu_1102_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln453_fu_1107_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln453" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_960_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="addr_fu_966_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln379_fu_1000_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_80s_24ns_80_2_1_U448" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468" STORAGESUBTYPE="" URAM="0" VARIABLE="h" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="k_fu_1069_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Mx_bits_4_fu_1080_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="Mx_bits_6_fu_1086_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_bits_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_30_30_1_1_U449" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75" STORAGESUBTYPE="" URAM="0" VARIABLE="Mx_zeros" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln504_fu_1133_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="Ex_2_fu_1142_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505" STORAGESUBTYPE="" URAM="0" VARIABLE="Ex_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln506_fu_1171_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1176_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln506_fu_1189_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln506_fu_1195_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_2_fu_1201_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_15ns_30_1_1_U450" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U451" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_14ns_29_1_1_U452" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sub" PRAGMA="" RTLNAME="cos_result_fu_1493_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_21s_43_1_1_U453" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_13s_28_1_1_U454" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1459_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1469_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29ns_28ns_57_2_1_U447" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U455" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U458" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_fu_1654_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_1663_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_6_fu_1668_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_1_fu_1678_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_2_fu_1684_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="newexp_4_fu_1695_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300" STORAGESUBTYPE="" URAM="0" VARIABLE="newexp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="significand_fu_1725_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="significand" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U456" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ctlz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="ctlz" PRAGMA="" RTLNAME="ctlz_32_32_1_1_U457" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_2_fu_1739_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_1_fu_1748_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="shift_8_fu_1753_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln291_3_fu_1762_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln291_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="shift_5_fu_1767_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="shift_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_1615_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln306_fu_1798_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="empty_504_fu_1827_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_504" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U459" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_1_1_1_U460" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_fu_1033_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln179_1_fu_1038_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_1043_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln186_fu_1166_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln186_fu_1985_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="sin_results_sign_3_fu_1990_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_1996_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln186_fu_2003_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_fu_2008_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_5_fu_2016_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln186_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_fu_2023_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_3_fu_2031_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sign_2_fu_2037_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_exp_1_fu_2043_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="sin_results_sig_1_fu_2050_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sin_results_sig_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="xor" PRAGMA="" RTLNAME="not_and_ln179_fu_2057_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="not_and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="and" PRAGMA="" RTLNAME="cos_results_sign_2_fu_2062_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_1_fu_2068_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_505_fu_2075_p2" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_505" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_exp_2_fu_2079_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_1_cast_fu_2087_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_1_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="cos_results_sig_2_fu_2095_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179" STORAGESUBTYPE="" URAM="0" VARIABLE="cos_results_sig_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_1_1_1_U461" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="s_out_4_fu_2196_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="s_out_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="select" PRAGMA="" RTLNAME="c_out_4_fu_2203_p3" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195" STORAGESUBTYPE="" URAM="0" VARIABLE="c_out_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U463" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_4_32_1_1_U462" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U442" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmsub" PRAGMA="" RTLNAME="fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446" SOURCE="kernel_Rope.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U443" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_16_1" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445" SOURCE="kernel_Rope.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_885_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_891_p2" SOURCE="kernel_Rope.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="ref_4oPi_table_1001_U" SOURCE="" STORAGESIZE="100 13 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="ref_4oPi_table_1001" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K02_U" SOURCE="" STORAGESIZE="28 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K02" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K13_U" SOURCE="" STORAGESIZE="22 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="cos_K24_U" SOURCE="" STORAGESIZE="14 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="cos_K24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K05_U" SOURCE="" STORAGESIZE="29 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K05" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K16_U" SOURCE="" STORAGESIZE="21 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="pragma" RTLNAME="sin_K27_U" SOURCE="" STORAGESIZE="13 128 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sin_K27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoPE_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>427</Best-caseLatency>
                    <Average-caseLatency>427</Average-caseLatency>
                    <Worst-caseLatency>427</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.708 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.708 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.708 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>427</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63~C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159~C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16~C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48~kernel_Rope.cpp:21</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>26</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2529</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5250</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_3_no_dsp_1_U489" SOURCE="C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:55</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>388</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>614</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul7_loc_c2_0_fu_112_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul7_loc_c2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_157_p2" SOURCE="kernel_MHSA.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_162_p2" SOURCE="kernel_MHSA.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_167_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add126_out_0_fu_173_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="add126_out_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE</Name>
            <Loops>
                <CACHE_STORE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>768</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CACHE_STORE>
                        <Name>CACHE_STORE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </CACHE_STORE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:55~kernel_MHSA.cpp:55~kernel_MHSA.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CACHE_STORE>
                            <Name>CACHE_STORE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:55~kernel_MHSA.cpp:55~kernel_MHSA.cpp:55</SourceLocation>
                        </CACHE_STORE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_548_p2" SOURCE="kernel_MHSA.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U521" SOURCE="kernel_MHSA.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U522" SOURCE="kernel_MHSA.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CACHE_STORE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln55_fu_710_p2" SOURCE="kernel_MHSA.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln55" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_CACHE_STORE_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>783</Best-caseLatency>
                    <Average-caseLatency>783</Average-caseLatency>
                    <Worst-caseLatency>783</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>783</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:55~kernel_MHSA.cpp:55</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>285</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>646</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1</Name>
            <Loops>
                <VITIS_LOOP_69_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.208</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_1>
                        <Name>VITIS_LOOP_69_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1 ~ 512</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 2.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_69_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:69~kernel_MHSA.cpp:68~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_1>
                            <Name>VITIS_LOOP_69_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:69~kernel_MHSA.cpp:68~kernel_MHSA.cpp:76</SourceLocation>
                        </VITIS_LOOP_69_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_278_p2" SOURCE="kernel_MHSA.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_69_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_288_p2" SOURCE="kernel_MHSA.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2</Name>
            <Loops>
                <LOAD_K_CACHE_VITIS_LOOP_84_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_K_CACHE_VITIS_LOOP_84_2>
                        <Name>LOAD_K_CACHE_VITIS_LOOP_84_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LOAD_K_CACHE_VITIS_LOOP_84_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:84~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOAD_K_CACHE_VITIS_LOOP_84_2>
                            <Name>LOAD_K_CACHE_VITIS_LOOP_84_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:83~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                        </LOAD_K_CACHE_VITIS_LOOP_84_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>379</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>785</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_2_fu_291_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_297_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_313_p2" SOURCE="kernel_MHSA.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_319_p3" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_3_fu_327_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_1_fu_333_p3" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln83_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_341_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_441_p2" SOURCE="kernel_MHSA.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_K_CACHE_VITIS_LOOP_84_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_418_p2" SOURCE="kernel_MHSA.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_att_0_wr_proc_Pipeline_Q_LOAD</Name>
            <Loops>
                <Q_LOAD/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.744</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.264 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.264 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.264 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Q_LOAD>
                        <Name>Q_LOAD</Name>
                        <Slack>2.92</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </Q_LOAD>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:90~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Q_LOAD>
                            <Name>Q_LOAD</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:90~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                        </Q_LOAD>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2067</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>135</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1152_p2" SOURCE="kernel_MHSA.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Q_LOAD" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln90_fu_1158_p2" SOURCE="kernel_MHSA.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Q_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_1186_p2" SOURCE="kernel_MHSA.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="Q_LOAD" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U613" SOURCE="kernel_MHSA.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="q_head_local" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE</Name>
            <Loops>
                <TOKEN_COMPUTE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.486</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>137</Best-caseLatency>
                    <Average-caseLatency>2177</Average-caseLatency>
                    <Worst-caseLatency>4225</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.708 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16 ~ 4104</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_COMPUTE>
                        <Name>TOKEN_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>135 ~ 4223</Latency>
                        <AbsoluteTimeLatency>0.540 us ~ 16.892 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>136</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_COMPUTE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:95~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_COMPUTE>
                            <Name>TOKEN_COMPUTE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:95~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                        </TOKEN_COMPUTE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>33</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6535</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5233</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1922_p2" SOURCE="kernel_MHSA.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_1782_p2" SOURCE="kernel_MHSA.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_4_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_5_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_6_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_7_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_8_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_9_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_10_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_11_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_12_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_13_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_14_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_15_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_16_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_17_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_18_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_19_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_20_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_21_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_22_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_23_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_24_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_25_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_26_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_27_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_28_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_29_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_30_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_31_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_32_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_33_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_34_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_35_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_36_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_37_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_38_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_39_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_40_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_41_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_42_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_43_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_44_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_45_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_46_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_47_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_48_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_49_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_50_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_51_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_52_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_53_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_54_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_55_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U695" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_56_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U696" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_57_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U697" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_58_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U698" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_59_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U699" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_60_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U700" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_61_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U701" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_62_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U702" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="mul102_63_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694" SOURCE="kernel_MHSA.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="dot_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_COMPUTE" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U703" SOURCE="kernel_MHSA.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="mul107_i_i_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_softmax</Name>
            <Loops>
                <load/>
                <find_max/>
                <compute/>
                <normalize/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>1569</Average-caseLatency>
                    <Worst-caseLatency>3105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.276 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38 ~ 3105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load>
                        <Name>load</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1 ~ 768</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ 3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </load>
                    <find_max>
                        <Name>find_max</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>384</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4 ~ 770</Latency>
                        <AbsoluteTimeLatency>16.000 ns ~ 3.080 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </find_max>
                    <compute>
                        <Name>compute</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </compute>
                    <normalize>
                        <Name>normalize</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>12 ~ 779</Latency>
                        <AbsoluteTimeLatency>48.000 ns ~ 3.116 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </normalize>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_Softmax.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <load>
                            <Name>load</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:9</SourceLocation>
                        </load>
                        <find_max>
                            <Name>find_max</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:16</SourceLocation>
                        </find_max>
                        <compute>
                            <Name>compute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:26</SourceLocation>
                        </compute>
                        <normalize>
                            <Name>normalize</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_Softmax.cpp:34</SourceLocation>
                        </normalize>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>920</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1804</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="vec_local_U" SOURCE="kernel_Softmax.cpp:6" STORAGESIZE="32 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_256_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="load" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln9_fu_266_p2" SOURCE="kernel_Softmax.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_fu_296_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_fu_370_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_1_fu_376_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_fu_382_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_2_fu_388_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_3_fu_394_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_1_fu_400_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U795" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_fu_414_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_1_fu_420_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_3_fu_432_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_310_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln16_1_fu_325_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln16_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_4_fu_474_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_5_fu_480_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_2_fu_486_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln20_6_fu_492_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln20_7_fu_498_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln20_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="or" PRAGMA="" RTLNAME="or_ln20_3_fu_504_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U795" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_2_fu_517_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="find_max" OPTYPE="and" PRAGMA="" RTLNAME="and_ln20_3_fu_523_p2" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln20_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="find_max" OPTYPE="select" PRAGMA="" RTLNAME="max_val_5_fu_529_p3" SOURCE="kernel_Softmax.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="find_max" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_426_p2" SOURCE="kernel_Softmax.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_536_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="compute" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_546_p2" SOURCE="kernel_Softmax.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_1_primitive_dsp_1_U792" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="8" LOOP="compute" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_9_med_dsp_1_U796" SOURCE="kernel_Softmax.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="compute" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_x_U793" SOURCE="kernel_Softmax.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_586_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="normalize" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln34_fu_596_p2" SOURCE="kernel_Softmax.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="normalize" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_11_no_dsp_1_U794" SOURCE="kernel_Softmax.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_att_0_wr_proc</Name>
            <Loops>
                <ATT_INIT/>
                <HEAD_COMPUTE/>
                <SOFTMAX_HEADS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ATT_INIT>
                        <Name>ATT_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24 ~ 6192</Latency>
                        <AbsoluteTimeLatency>96.000 ns ~ 24.768 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>516</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 516</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516</Instance>
                        </InstanceList>
                    </ATT_INIT>
                    <HEAD_COMPUTE>
                        <Name>HEAD_COMPUTE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546</Instance>
                            <Instance>grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563</Instance>
                            <Instance>grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648</Instance>
                        </InstanceList>
                    </HEAD_COMPUTE>
                    <SOFTMAX_HEADS>
                        <Name>SOFTMAX_HEADS</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>492 ~ 37296</Latency>
                        <AbsoluteTimeLatency>1.968 us ~ 0.149 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>41</min>
                                <max>3108</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>41 ~ 3108</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_kernel_softmax_fu_750</Instance>
                        </InstanceList>
                    </SOFTMAX_HEADS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:68~kernel_MHSA.cpp:68~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ATT_INIT>
                            <Name>ATT_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:68~kernel_MHSA.cpp:68~kernel_MHSA.cpp:76</SourceLocation>
                        </ATT_INIT>
                        <HEAD_COMPUTE>
                            <Name>HEAD_COMPUTE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:76~kernel_MHSA.cpp:76~kernel_MHSA.cpp:81~kernel_MHSA.cpp:76</SourceLocation>
                        </HEAD_COMPUTE>
                        <SOFTMAX_HEADS>
                            <Name>SOFTMAX_HEADS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:111~kernel_MHSA.cpp:111~kernel_MHSA.cpp:76</SourceLocation>
                        </SOFTMAX_HEADS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>66</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10288</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9111</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_7_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_7_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_6_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_6_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_5_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_5_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_4_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_4_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_3_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_3_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_2_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_2_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_1_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_1_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="k_cache_local_0_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="k_cache_local_0_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln69_fu_778_p2" SOURCE="kernel_MHSA.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln69_fu_784_p3" SOURCE="kernel_MHSA.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ATT_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_801_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ATT_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_807_p2" SOURCE="kernel_MHSA.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_825_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="umax_fu_831_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="umax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_858_p2" SOURCE="kernel_MHSA.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_864_p2" SOURCE="kernel_MHSA.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_COMPUTE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_882_p2" SOURCE="kernel_MHSA.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1164_p2" SOURCE="kernel_MHSA.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SOFTMAX_HEADS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_1170_p2" SOURCE="kernel_MHSA.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_xb_0_wr_proc_Pipeline_XB_INIT</Name>
            <Loops>
                <XB_INIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <XB_INIT>
                        <Name>XB_INIT</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </XB_INIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:117~kernel_MHSA.cpp:117~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <XB_INIT>
                            <Name>XB_INIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:117~kernel_MHSA.cpp:117~kernel_MHSA.cpp:76</SourceLocation>
                        </XB_INIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="XB_INIT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_406_p2" SOURCE="kernel_MHSA.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="XB_INIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_fu_412_p2" SOURCE="kernel_MHSA.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3</Name>
            <Loops>
                <LOAD_V_CACHE_VITIS_LOOP_131_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_V_CACHE_VITIS_LOOP_131_3>
                        <Name>LOAD_V_CACHE_VITIS_LOOP_131_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </LOAD_V_CACHE_VITIS_LOOP_131_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:131~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <LOAD_V_CACHE_VITIS_LOOP_131_3>
                            <Name>LOAD_V_CACHE_VITIS_LOOP_131_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:130~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                        </LOAD_V_CACHE_VITIS_LOOP_131_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>379</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>785</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_2_fu_291_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln130_fu_297_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_313_p2" SOURCE="kernel_MHSA.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_fu_319_p3" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_3_fu_327_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln130_1_fu_333_p3" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln130_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_341_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_1_fu_441_p2" SOURCE="kernel_MHSA.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln130_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_V_CACHE_VITIS_LOOP_131_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_418_p2" SOURCE="kernel_MHSA.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC</Name>
            <Loops>
                <TOKEN_STREAM_VALUE_MAC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>8198</Average-caseLatency>
                    <Worst-caseLatency>16390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34 ~ 16386</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TOKEN_STREAM_VALUE_MAC>
                        <Name>TOKEN_STREAM_VALUE_MAC</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>8192</max>
                            </range>
                        </TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>36 ~ 16388</Latency>
                        <AbsoluteTimeLatency>0.144 us ~ 65.552 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </TOKEN_STREAM_VALUE_MAC>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:145~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TOKEN_STREAM_VALUE_MAC>
                            <Name>TOKEN_STREAM_VALUE_MAC</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:142~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                        </TOKEN_STREAM_VALUE_MAC>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2848</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5703</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_1666_p2" SOURCE="kernel_MHSA.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_1672_p2" SOURCE="kernel_MHSA.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_fu_1695_p3" SOURCE="kernel_MHSA.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_1703_p2" SOURCE="kernel_MHSA.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_1709_p3" SOURCE="kernel_MHSA.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_4_32_1_1_U863" SOURCE="kernel_MHSA.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="att_weight" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln148_fu_1759_p2" SOURCE="kernel_MHSA.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="v_val_fu_1858_p3" SOURCE="kernel_MHSA.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="v_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U861" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="mul202_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U864" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U859" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="local_accum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln148_fu_1865_p3" SOURCE="kernel_MHSA.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U862" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="mul202_1_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="select_ln148_1_fu_1968_p3" SOURCE="kernel_MHSA.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln148_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U861" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="mul202_2_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="select" PRAGMA="" RTLNAME="v_val_1_fu_1975_p3" SOURCE="kernel_MHSA.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="v_val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U862" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="mul202_3_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U865" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U860" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="local_accum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U866" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U859" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="local_accum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U867" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U860" SOURCE="kernel_MHSA.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="local_accum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TOKEN_STREAM_VALUE_MAC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_1872_p2" SOURCE="kernel_MHSA.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK</Name>
            <Loops>
                <ACCUM_WRITEBACK/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.575</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ACCUM_WRITEBACK>
                        <Name>ACCUM_WRITEBACK</Name>
                        <Slack>2.92</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </ACCUM_WRITEBACK>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:154~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ACCUM_WRITEBACK>
                            <Name>ACCUM_WRITEBACK</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:154~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                        </ACCUM_WRITEBACK>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2713</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U956" SOURCE="kernel_MHSA.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U957" SOURCE="kernel_MHSA.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U958" SOURCE="kernel_MHSA.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_32_1_1_U959" SOURCE="kernel_MHSA.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ACCUM_WRITEBACK" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_1372_p2" SOURCE="kernel_MHSA.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_xb_0_wr_proc</Name>
            <Loops>
                <HEAD_STREAM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <HEAD_STREAM>
                        <Name>HEAD_STREAM</Name>
                        <Slack>2.92</Slack>
                        <TripCount>12</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272</Instance>
                            <Instance>grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289</Instance>
                            <Instance>grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391</Instance>
                        </InstanceList>
                    </HEAD_STREAM>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:123~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <HEAD_STREAM>
                            <Name>HEAD_STREAM</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:123~kernel_MHSA.cpp:123~kernel_MHSA.cpp:128~kernel_MHSA.cpp:76</SourceLocation>
                        </HEAD_STREAM>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5518</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12213</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>8</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_7_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_7_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_6_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_6_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_5_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_5_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_4_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_4_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_3_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_3_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_2_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_2_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_1_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_1_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_cache_local_0_i_i_U" SOURCE="" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="v_cache_local_0_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_1585_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="umax_fu_1591_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="umax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_1618_p2" SOURCE="kernel_MHSA.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_1624_p2" SOURCE="kernel_MHSA.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="HEAD_STREAM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1642_p2" SOURCE="kernel_MHSA.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vec_8</Name>
            <Loops>
                <VITIS_LOOP_13_1>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_13_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.661</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1585</Best-caseLatency>
                    <Average-caseLatency>1585</Average-caseLatency>
                    <Worst-caseLatency>1585</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1585</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>48</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1584</Latency>
                        <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                        <IterationLatency>33</IterationLatency>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>2.92</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>31</Latency>
                            <AbsoluteTimeLatency>0.124 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:13</SourceLocation>
                            <VITIS_LOOP_15_2>
                                <Name>VITIS_LOOP_15_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>kernel_MatMul.cpp:15</SourceLocation>
                            </VITIS_LOOP_15_2>
                        </VITIS_LOOP_13_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln13_fu_371_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1075" SOURCE="kernel_MatMul.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_559_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_573_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln15_fu_578_p2" SOURCE="kernel_MatMul.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_584_p2" SOURCE="kernel_MatMul.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_mat_burst_9</Name>
            <Loops>
                <VITIS_LOOP_25_1_VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589837</Best-caseLatency>
                    <Average-caseLatency>589837</Average-caseLatency>
                    <Worst-caseLatency>589837</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589824</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589835</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>28</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                            <Name>VITIS_LOOP_25_1_VITIS_LOOP_26_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:26</SourceLocation>
                        </VITIS_LOOP_25_1_VITIS_LOOP_26_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>728</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2454</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_1164_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_207_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="select" PRAGMA="" RTLNAME="c_fu_215_p3" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln30_fu_243_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_317_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_354_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_374_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_404_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_414_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_433_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_463_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_473_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_489_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_519_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_528_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_544_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_581_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_597_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_627_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_642_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_672_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_687_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_717_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_732_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_777_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_796_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_826_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_836_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_852_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_25_fu_882_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_26_fu_891_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_27_fu_907_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_28_fu_937_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_29_fu_946_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_30_fu_965_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_31_fu_1010_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_32_fu_1059_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_33_fu_1015_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_34_fu_1028_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_35_fu_1100_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_36_fu_1033_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_37_fu_1043_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_38_fu_1136_p2" SOURCE="kernel_MatMul.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="r_fu_269_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="r" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln26_fu_275_p2" SOURCE="kernel_MatMul.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_281_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1_VITIS_LOOP_26_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_1173_p2" SOURCE="kernel_MatMul.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1</Name>
            <Loops>
                <VITIS_LOOP_48_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_1>
                        <Name>VITIS_LOOP_48_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_48_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_1>
                            <Name>VITIS_LOOP_48_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_403_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln48_fu_409_p2" SOURCE="kernel_MatMul.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
            <Loops>
                <VITIS_LOOP_53_2_VITIS_LOOP_63_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589830</Best-caseLatency>
                    <Average-caseLatency>589830</Average-caseLatency>
                    <Worst-caseLatency>589830</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.359 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.359 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.359 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589829</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                        <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                        <Slack>2.92</Slack>
                        <TripCount>36864</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589828</Latency>
                        <AbsoluteTimeLatency>2.359 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                            <Name>VITIS_LOOP_53_2_VITIS_LOOP_63_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_MatMul.cpp:53</SourceLocation>
                        </VITIS_LOOP_53_2_VITIS_LOOP_63_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1284</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1733</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_513_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln53_fu_519_p2" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_fu_528_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_534_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_33_fu_1106_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_34_fu_1076_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_35_fu_1046_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_36_fu_1016_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_37_fu_986_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_38_fu_956_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_39_fu_926_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_40_fu_896_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_41_fu_866_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_42_fu_836_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_43_fu_806_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_44_fu_776_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_45_fu_742_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_46_fu_712_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_47_fu_687_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_48_fu_661_p3" SOURCE="kernel_MatMul.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln53_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="1" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fmadd" PRAGMA="" RTLNAME="fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114" SOURCE="kernel_MatMul.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add31_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_636_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln63_3_fu_642_p2" SOURCE="kernel_MatMul.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln63_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_53_2_VITIS_LOOP_63_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_1_primitive_dsp_1_U1113" SOURCE="kernel_MatMul.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="result_60" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_vec_mat_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590603</Best-caseLatency>
                    <Average-caseLatency>590603</Average-caseLatency>
                    <Worst-caseLatency>590603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.362 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.362 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.362 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>590603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1315</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1841</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_1_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_2_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_3_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_4_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_5_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_6_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_7_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_8_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_9_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_10_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_11_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_12_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_13_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_14_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="vec_local_15_U" SOURCE="kernel_MatMul.cpp:44" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="vec_local_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1_Loop_VITIS_LOOP_113_1_proc</Name>
            <Loops>
                <VITIS_LOOP_113_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>769</Best-caseLatency>
                    <Average-caseLatency>769</Average-caseLatency>
                    <Worst-caseLatency>769</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.076 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.076 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.076 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>768</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_1>
                        <Name>VITIS_LOOP_113_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>767</Latency>
                        <AbsoluteTimeLatency>3.068 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_113_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_113_1>
                            <Name>VITIS_LOOP_113_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MatMul.cpp:113</SourceLocation>
                        </VITIS_LOOP_113_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_403_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_564_p2" SOURCE="kernel_MatMul.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.373</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>590628</Best-caseLatency>
                    <Average-caseLatency>590628</Average-caseLatency>
                    <Worst-caseLatency>590628</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.363 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.363 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.363 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>590604</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>590604</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MatMul.cpp:104</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2254</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4883</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vec_stream_U" SOURCE="kernel_MatMul.cpp:96" STORAGESIZE="32 128 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vec_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mat_stream_U" SOURCE="kernel_MatMul.cpp:97" STORAGESIZE="32 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mat_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_stream_U" SOURCE="kernel_MatMul.cpp:98" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_stream" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_OUTPUT_WRITE_proc</Name>
            <Loops>
                <OUTPUT_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>782</Best-caseLatency>
                    <Average-caseLatency>782</Average-caseLatency>
                    <Worst-caseLatency>782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>768</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_WRITE>
                        <Name>OUTPUT_WRITE</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>780</Latency>
                        <AbsoluteTimeLatency>3.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </OUTPUT_WRITE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:166~kernel_MHSA.cpp:166</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OUTPUT_WRITE>
                            <Name>OUTPUT_WRITE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_MHSA.cpp:166~kernel_MHSA.cpp:166</SourceLocation>
                        </OUTPUT_WRITE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>231</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_384_p2" SOURCE="kernel_MHSA.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_390_p2" SOURCE="kernel_MHSA.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_32_1_1_U1192" SOURCE="kernel_MHSA.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUTPUT_WRITE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_494_p2" SOURCE="kernel_MHSA.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_mhsa</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_MHSA.cpp:41</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>411</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>104</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>45706</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62761</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>8</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="position_c4_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="position_c4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="position_c5_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="position_c5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_1_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_2_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_3_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_4_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_5_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_6_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_7_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_8_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_9_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_10_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_11_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_12_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_13_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_14_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_q_15_U" SOURCE="kernel_MHSA.cpp:24" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_q_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_1_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_2_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_3_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_4_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_5_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_6_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_7_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_8_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_9_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_10_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_11_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_12_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_13_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_14_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_k_15_U" SOURCE="kernel_MHSA.cpp:26" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_k_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_1_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_2_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_3_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_4_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_5_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_6_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_7_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_8_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_9_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_10_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_11_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_12_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_13_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_14_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_v_15_U" SOURCE="kernel_MHSA.cpp:28" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="out_v_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="current_token_c_channel_U" SOURCE="kernel_MHSA.cpp:43" STORAGESIZE="64 7 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="current_token_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_1_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_2_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_3_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_4_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_5_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_6_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_q_rope_7_U" SOURCE="kernel_MHSA.cpp:25" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_q_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="position_c3_channel_U" SOURCE="kernel_MHSA.cpp:50" STORAGESIZE="32 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="position_c3_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_1_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_2_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_3_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_4_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_5_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_6_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="out_k_rope_7_U" SOURCE="kernel_MHSA.cpp:27" STORAGESIZE="32 96 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="out_k_rope_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="key_cache_c6_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="key_cache_c6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="value_cache_c7_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="value_cache_c7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc_channel_U" SOURCE="kernel_MHSA.cpp:68" STORAGESIZE="64 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc105_channel_U" SOURCE="kernel_MHSA.cpp:68" STORAGESIZE="64 3 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc105_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add126_loc_channel_U" SOURCE="kernel_MHSA.cpp:68" STORAGESIZE="32 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add126_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc106_c1_channel_U" SOURCE="kernel_MHSA.cpp:68" STORAGESIZE="33 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc106_c1_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mul7_loc_c2_channel_U" SOURCE="kernel_MHSA.cpp:68" STORAGESIZE="32 4 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mul7_loc_c2_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="key_cache_c_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="64 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="key_cache_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="value_cache_c_U" SOURCE="kernel_MHSA.cpp:41" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="value_cache_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_11_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_10_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_9_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_8_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_7_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_6_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_5_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_4_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_3_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_2_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_1_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="att_U" SOURCE="kernel_MHSA.cpp:64" STORAGESIZE="32 512 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_1p channel" URAM="0" VARIABLE="att" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc106_c_channel_U" SOURCE="kernel_MHSA.cpp:76" STORAGESIZE="33 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc106_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mul7_loc_c_channel_U" SOURCE="kernel_MHSA.cpp:76" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mul7_loc_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="position_c_channel_U" SOURCE="kernel_MHSA.cpp:76" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="position_c_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_15_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_14_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_13_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_12_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_11_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_10_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_9_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_8_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_7_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_6_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_5_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_4_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_3_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_2_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_1_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb_U" SOURCE="kernel_MHSA.cpp:29" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_1_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_2_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_3_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_4_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_5_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_6_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_7_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_8_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_9_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_10_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_11_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_12_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_13_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_14_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="xb2_15_U" SOURCE="kernel_MHSA.cpp:30" STORAGESIZE="32 48 2" STORAGESUBTYPE="pipo" STORAGEUSAGE="ram_2p channel" URAM="0" VARIABLE="xb2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="9" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem6" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem6_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="gmem7" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem7_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_216_218_1_1_fu_176</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_216_218_1_1_fu_176</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_216_218_1_1_fu_176</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_216_219_1_fu_220</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_216_219_1_fu_220</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_216_219_1_fu_220</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>grp_matmul_216_1_fu_263</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>grp_matmul_216_1_fu_263</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>grp_matmul_216_1_fu_263</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>vec_stream_U</Name>
            <ParentInst>matmul_1_U0</ParentInst>
            <StaticDepth>128</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>mat_stream_U</Name>
            <ParentInst>matmul_1_U0</ParentInst>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>res_stream_U</Name>
            <ParentInst>matmul_1_U0</ParentInst>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="current_token" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="current_token_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="current_token_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="position" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wq" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wq_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wq_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wk" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem5" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wk_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wk_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wv" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem6" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wv_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wv_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wo" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem7" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wo_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="wo_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_cache" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="key_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="key_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="value_cache" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="value_cache_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="value_cache_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="layer" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="current_token_1" access="W" description="Data signal of current_token" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_token" access="W" description="Bit 31 to 0 of current_token"/>
                    </fields>
                </register>
                <register offset="0x14" name="current_token_2" access="W" description="Data signal of current_token" range="32">
                    <fields>
                        <field offset="0" width="32" name="current_token" access="W" description="Bit 63 to 32 of current_token"/>
                    </fields>
                </register>
                <register offset="0x1c" name="position" access="W" description="Data signal of position" range="32">
                    <fields>
                        <field offset="0" width="32" name="position" access="W" description="Bit 31 to 0 of position"/>
                    </fields>
                </register>
                <register offset="0x24" name="wq_1" access="W" description="Data signal of wq" range="32">
                    <fields>
                        <field offset="0" width="32" name="wq" access="W" description="Bit 31 to 0 of wq"/>
                    </fields>
                </register>
                <register offset="0x28" name="wq_2" access="W" description="Data signal of wq" range="32">
                    <fields>
                        <field offset="0" width="32" name="wq" access="W" description="Bit 63 to 32 of wq"/>
                    </fields>
                </register>
                <register offset="0x30" name="wk_1" access="W" description="Data signal of wk" range="32">
                    <fields>
                        <field offset="0" width="32" name="wk" access="W" description="Bit 31 to 0 of wk"/>
                    </fields>
                </register>
                <register offset="0x34" name="wk_2" access="W" description="Data signal of wk" range="32">
                    <fields>
                        <field offset="0" width="32" name="wk" access="W" description="Bit 63 to 32 of wk"/>
                    </fields>
                </register>
                <register offset="0x3c" name="wv_1" access="W" description="Data signal of wv" range="32">
                    <fields>
                        <field offset="0" width="32" name="wv" access="W" description="Bit 31 to 0 of wv"/>
                    </fields>
                </register>
                <register offset="0x40" name="wv_2" access="W" description="Data signal of wv" range="32">
                    <fields>
                        <field offset="0" width="32" name="wv" access="W" description="Bit 63 to 32 of wv"/>
                    </fields>
                </register>
                <register offset="0x48" name="wo_1" access="W" description="Data signal of wo" range="32">
                    <fields>
                        <field offset="0" width="32" name="wo" access="W" description="Bit 31 to 0 of wo"/>
                    </fields>
                </register>
                <register offset="0x4c" name="wo_2" access="W" description="Data signal of wo" range="32">
                    <fields>
                        <field offset="0" width="32" name="wo" access="W" description="Bit 63 to 32 of wo"/>
                    </fields>
                </register>
                <register offset="0x54" name="key_cache_1" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 31 to 0 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x58" name="key_cache_2" access="W" description="Data signal of key_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_cache" access="W" description="Bit 63 to 32 of key_cache"/>
                    </fields>
                </register>
                <register offset="0x60" name="value_cache_1" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 31 to 0 of value_cache"/>
                    </fields>
                </register>
                <register offset="0x64" name="value_cache_2" access="W" description="Data signal of value_cache" range="32">
                    <fields>
                        <field offset="0" width="32" name="value_cache" access="W" description="Bit 63 to 32 of value_cache"/>
                    </fields>
                </register>
                <register offset="0x6c" name="layer" access="W" description="Data signal of layer" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer" access="W" description="Bit 31 to 0 of layer"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="current_token"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="position"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="wq"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="wk"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="wv"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="wo"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="key_cache"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="value_cache"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="108" argName="layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="current_token"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="current_token"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="wq"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="wq"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="key_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="key_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="0" channel_id="0" argName="value_cache"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="value_cache"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem5_" paramPrefix="C_M_AXI_GMEM5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem5_ARADDR</port>
                <port>m_axi_gmem5_ARBURST</port>
                <port>m_axi_gmem5_ARCACHE</port>
                <port>m_axi_gmem5_ARID</port>
                <port>m_axi_gmem5_ARLEN</port>
                <port>m_axi_gmem5_ARLOCK</port>
                <port>m_axi_gmem5_ARPROT</port>
                <port>m_axi_gmem5_ARQOS</port>
                <port>m_axi_gmem5_ARREADY</port>
                <port>m_axi_gmem5_ARREGION</port>
                <port>m_axi_gmem5_ARSIZE</port>
                <port>m_axi_gmem5_ARUSER</port>
                <port>m_axi_gmem5_ARVALID</port>
                <port>m_axi_gmem5_AWADDR</port>
                <port>m_axi_gmem5_AWBURST</port>
                <port>m_axi_gmem5_AWCACHE</port>
                <port>m_axi_gmem5_AWID</port>
                <port>m_axi_gmem5_AWLEN</port>
                <port>m_axi_gmem5_AWLOCK</port>
                <port>m_axi_gmem5_AWPROT</port>
                <port>m_axi_gmem5_AWQOS</port>
                <port>m_axi_gmem5_AWREADY</port>
                <port>m_axi_gmem5_AWREGION</port>
                <port>m_axi_gmem5_AWSIZE</port>
                <port>m_axi_gmem5_AWUSER</port>
                <port>m_axi_gmem5_AWVALID</port>
                <port>m_axi_gmem5_BID</port>
                <port>m_axi_gmem5_BREADY</port>
                <port>m_axi_gmem5_BRESP</port>
                <port>m_axi_gmem5_BUSER</port>
                <port>m_axi_gmem5_BVALID</port>
                <port>m_axi_gmem5_RDATA</port>
                <port>m_axi_gmem5_RID</port>
                <port>m_axi_gmem5_RLAST</port>
                <port>m_axi_gmem5_RREADY</port>
                <port>m_axi_gmem5_RRESP</port>
                <port>m_axi_gmem5_RUSER</port>
                <port>m_axi_gmem5_RVALID</port>
                <port>m_axi_gmem5_WDATA</port>
                <port>m_axi_gmem5_WID</port>
                <port>m_axi_gmem5_WLAST</port>
                <port>m_axi_gmem5_WREADY</port>
                <port>m_axi_gmem5_WSTRB</port>
                <port>m_axi_gmem5_WUSER</port>
                <port>m_axi_gmem5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="wk"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="wk"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem6" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem6_" paramPrefix="C_M_AXI_GMEM6_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem6_ARADDR</port>
                <port>m_axi_gmem6_ARBURST</port>
                <port>m_axi_gmem6_ARCACHE</port>
                <port>m_axi_gmem6_ARID</port>
                <port>m_axi_gmem6_ARLEN</port>
                <port>m_axi_gmem6_ARLOCK</port>
                <port>m_axi_gmem6_ARPROT</port>
                <port>m_axi_gmem6_ARQOS</port>
                <port>m_axi_gmem6_ARREADY</port>
                <port>m_axi_gmem6_ARREGION</port>
                <port>m_axi_gmem6_ARSIZE</port>
                <port>m_axi_gmem6_ARUSER</port>
                <port>m_axi_gmem6_ARVALID</port>
                <port>m_axi_gmem6_AWADDR</port>
                <port>m_axi_gmem6_AWBURST</port>
                <port>m_axi_gmem6_AWCACHE</port>
                <port>m_axi_gmem6_AWID</port>
                <port>m_axi_gmem6_AWLEN</port>
                <port>m_axi_gmem6_AWLOCK</port>
                <port>m_axi_gmem6_AWPROT</port>
                <port>m_axi_gmem6_AWQOS</port>
                <port>m_axi_gmem6_AWREADY</port>
                <port>m_axi_gmem6_AWREGION</port>
                <port>m_axi_gmem6_AWSIZE</port>
                <port>m_axi_gmem6_AWUSER</port>
                <port>m_axi_gmem6_AWVALID</port>
                <port>m_axi_gmem6_BID</port>
                <port>m_axi_gmem6_BREADY</port>
                <port>m_axi_gmem6_BRESP</port>
                <port>m_axi_gmem6_BUSER</port>
                <port>m_axi_gmem6_BVALID</port>
                <port>m_axi_gmem6_RDATA</port>
                <port>m_axi_gmem6_RID</port>
                <port>m_axi_gmem6_RLAST</port>
                <port>m_axi_gmem6_RREADY</port>
                <port>m_axi_gmem6_RRESP</port>
                <port>m_axi_gmem6_RUSER</port>
                <port>m_axi_gmem6_RVALID</port>
                <port>m_axi_gmem6_WDATA</port>
                <port>m_axi_gmem6_WID</port>
                <port>m_axi_gmem6_WLAST</port>
                <port>m_axi_gmem6_WREADY</port>
                <port>m_axi_gmem6_WSTRB</port>
                <port>m_axi_gmem6_WUSER</port>
                <port>m_axi_gmem6_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="wv"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="wv"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem7" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem7_" paramPrefix="C_M_AXI_GMEM7_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem7_ARADDR</port>
                <port>m_axi_gmem7_ARBURST</port>
                <port>m_axi_gmem7_ARCACHE</port>
                <port>m_axi_gmem7_ARID</port>
                <port>m_axi_gmem7_ARLEN</port>
                <port>m_axi_gmem7_ARLOCK</port>
                <port>m_axi_gmem7_ARPROT</port>
                <port>m_axi_gmem7_ARQOS</port>
                <port>m_axi_gmem7_ARREADY</port>
                <port>m_axi_gmem7_ARREGION</port>
                <port>m_axi_gmem7_ARSIZE</port>
                <port>m_axi_gmem7_ARUSER</port>
                <port>m_axi_gmem7_ARVALID</port>
                <port>m_axi_gmem7_AWADDR</port>
                <port>m_axi_gmem7_AWBURST</port>
                <port>m_axi_gmem7_AWCACHE</port>
                <port>m_axi_gmem7_AWID</port>
                <port>m_axi_gmem7_AWLEN</port>
                <port>m_axi_gmem7_AWLOCK</port>
                <port>m_axi_gmem7_AWPROT</port>
                <port>m_axi_gmem7_AWQOS</port>
                <port>m_axi_gmem7_AWREADY</port>
                <port>m_axi_gmem7_AWREGION</port>
                <port>m_axi_gmem7_AWSIZE</port>
                <port>m_axi_gmem7_AWUSER</port>
                <port>m_axi_gmem7_AWVALID</port>
                <port>m_axi_gmem7_BID</port>
                <port>m_axi_gmem7_BREADY</port>
                <port>m_axi_gmem7_BRESP</port>
                <port>m_axi_gmem7_BUSER</port>
                <port>m_axi_gmem7_BVALID</port>
                <port>m_axi_gmem7_RDATA</port>
                <port>m_axi_gmem7_RID</port>
                <port>m_axi_gmem7_RLAST</port>
                <port>m_axi_gmem7_RREADY</port>
                <port>m_axi_gmem7_RRESP</port>
                <port>m_axi_gmem7_RUSER</port>
                <port>m_axi_gmem7_RVALID</port>
                <port>m_axi_gmem7_WDATA</port>
                <port>m_axi_gmem7_WID</port>
                <port>m_axi_gmem7_WLAST</port>
                <port>m_axi_gmem7_WREADY</port>
                <port>m_axi_gmem7_WSTRB</port>
                <port>m_axi_gmem7_WUSER</port>
                <port>m_axi_gmem7_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="wo"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="wo"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem2">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem3">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 256, 16, 16, BRAM=9</column>
                    <column name="m_axi_gmem5">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem6">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_gmem7">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 256, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">current_token_1, 0x10, 32, W, Data signal of current_token, </column>
                    <column name="s_axi_control">current_token_2, 0x14, 32, W, Data signal of current_token, </column>
                    <column name="s_axi_control">position, 0x1c, 32, W, Data signal of position, </column>
                    <column name="s_axi_control">wq_1, 0x24, 32, W, Data signal of wq, </column>
                    <column name="s_axi_control">wq_2, 0x28, 32, W, Data signal of wq, </column>
                    <column name="s_axi_control">wk_1, 0x30, 32, W, Data signal of wk, </column>
                    <column name="s_axi_control">wk_2, 0x34, 32, W, Data signal of wk, </column>
                    <column name="s_axi_control">wv_1, 0x3c, 32, W, Data signal of wv, </column>
                    <column name="s_axi_control">wv_2, 0x40, 32, W, Data signal of wv, </column>
                    <column name="s_axi_control">wo_1, 0x48, 32, W, Data signal of wo, </column>
                    <column name="s_axi_control">wo_2, 0x4c, 32, W, Data signal of wo, </column>
                    <column name="s_axi_control">key_cache_1, 0x54, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control">key_cache_2, 0x58, 32, W, Data signal of key_cache, </column>
                    <column name="s_axi_control">value_cache_1, 0x60, 32, W, Data signal of value_cache, </column>
                    <column name="s_axi_control">value_cache_2, 0x64, 32, W, Data signal of value_cache, </column>
                    <column name="s_axi_control">layer, 0x6c, 32, W, Data signal of layer, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="current_token">inout, float*</column>
                    <column name="position">in, int</column>
                    <column name="wq">in, float*</column>
                    <column name="wk">in, float*</column>
                    <column name="wv">in, float*</column>
                    <column name="wo">in, float*</column>
                    <column name="key_cache">inout, float*</column>
                    <column name="value_cache">inout, float*</column>
                    <column name="layer">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="current_token">m_axi_gmem0, interface, , channel=0</column>
                    <column name="current_token">s_axi_control, register, offset, name=current_token_1 offset=0x10 range=32</column>
                    <column name="current_token">s_axi_control, register, offset, name=current_token_2 offset=0x14 range=32</column>
                    <column name="position">s_axi_control, register, , name=position offset=0x1c range=32</column>
                    <column name="wq">m_axi_gmem1, interface, , channel=0</column>
                    <column name="wq">s_axi_control, register, offset, name=wq_1 offset=0x24 range=32</column>
                    <column name="wq">s_axi_control, register, offset, name=wq_2 offset=0x28 range=32</column>
                    <column name="wk">m_axi_gmem5, interface, , channel=0</column>
                    <column name="wk">s_axi_control, register, offset, name=wk_1 offset=0x30 range=32</column>
                    <column name="wk">s_axi_control, register, offset, name=wk_2 offset=0x34 range=32</column>
                    <column name="wv">m_axi_gmem6, interface, , channel=0</column>
                    <column name="wv">s_axi_control, register, offset, name=wv_1 offset=0x3c range=32</column>
                    <column name="wv">s_axi_control, register, offset, name=wv_2 offset=0x40 range=32</column>
                    <column name="wo">m_axi_gmem7, interface, , channel=0</column>
                    <column name="wo">s_axi_control, register, offset, name=wo_1 offset=0x48 range=32</column>
                    <column name="wo">s_axi_control, register, offset, name=wo_2 offset=0x4c range=32</column>
                    <column name="key_cache">m_axi_gmem2, interface, , channel=0</column>
                    <column name="key_cache">s_axi_control, register, offset, name=key_cache_1 offset=0x54 range=32</column>
                    <column name="key_cache">s_axi_control, register, offset, name=key_cache_2 offset=0x58 range=32</column>
                    <column name="value_cache">m_axi_gmem3, interface, , channel=0</column>
                    <column name="value_cache">s_axi_control, register, offset, name=value_cache_1 offset=0x60 range=32</column>
                    <column name="value_cache">s_axi_control, register, offset, name=value_cache_2 offset=0x64 range=32</column>
                    <column name="layer">s_axi_control, register, , name=layer offset=0x6c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">write, 768, 32, OUTPUT_WRITE, kernel_MHSA.cpp:166:19</column>
                    <column name="m_axi_gmem2">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:55:18</column>
                    <column name="m_axi_gmem2">read, 64, 32, VITIS_LOOP_84_2, kernel_MHSA.cpp:84:34</column>
                    <column name="m_axi_gmem3">write, 768, 32, CACHE_STORE, kernel_MHSA.cpp:55:18</column>
                    <column name="m_axi_gmem3">read, 64, 32, VITIS_LOOP_131_3, kernel_MHSA.cpp:131:35</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:168:19, write, Widen Fail, , OUTPUT_WRITE, kernel_MHSA.cpp:166:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">current_token, kernel_MHSA.cpp:168:19, write, Inferred, 768, OUTPUT_WRITE, kernel_MHSA.cpp:166:19, , </column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:59:52, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:55:18, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:59:52, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:55:18, , </column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:86:36, read, Widen Fail, , VITIS_LOOP_84_2, kernel_MHSA.cpp:84:34, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:86:36, read, Fail, , LOAD_K_CACHE, kernel_MHSA.cpp:83:16, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem2">key_cache, kernel_MHSA.cpp:86:36, read, Inferred, 64, VITIS_LOOP_84_2, kernel_MHSA.cpp:84:34, , </column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:60:61, write, Widen Fail, , CACHE_STORE, kernel_MHSA.cpp:55:18, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:60:61, write, Inferred, 768, CACHE_STORE, kernel_MHSA.cpp:55:18, , </column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:133:36, read, Widen Fail, , VITIS_LOOP_131_3, kernel_MHSA.cpp:131:35, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:133:36, read, Fail, , LOAD_V_CACHE, kernel_MHSA.cpp:130:16, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem3">value_cache, kernel_MHSA.cpp:133:36, read, Inferred, 64, VITIS_LOOP_131_3, kernel_MHSA.cpp:131:35, , </column>
                    <column name="m_axi_gmem7gmem1gmem5gmem6">mat, kernel_MatMul.cpp:30:7, read, Fail, , VITIS_LOOP_26_2, kernel_MatMul.cpp:26:26, 214-230, Stride is incompatible</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="kernel_MatMul.cpp:12" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:14" status="valid" parentFunction="load_vec" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:16" status="valid" parentFunction="load_vec" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernel_MatMul.cpp:23" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:27" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:29" status="valid" parentFunction="load_mat_burst" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernel_MatMul.cpp:42" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:45" status="valid" parentFunction="compute_vec_mat" variable="vec_local" isDirective="0" options="variable=vec_local type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:46" status="valid" parentFunction="compute_vec_mat" variable="vec_local" isDirective="0" options="variable=vec_local cyclic factor=16 dim=1"/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:49" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:55" status="valid" parentFunction="compute_vec_mat" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:58" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:64" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:66" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="kernel_MatMul.cpp:76" status="valid" parentFunction="compute_vec_mat" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="kernel_MatMul.cpp:86" status="valid" parentFunction="matmul" variable="i_mat" isDirective="0" options="m_axi port=i_mat bundle=gmem1 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MatMul.cpp:87" status="valid" parentFunction="matmul" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:90" status="valid" parentFunction="matmul" variable="i_vec" isDirective="0" options="variable=i_vec type=ram_2p impl=bram"/>
        <Pragma type="bind_storage" location="kernel_MatMul.cpp:91" status="valid" parentFunction="matmul" variable="o_vec" isDirective="0" options="variable=o_vec type=ram_2p impl=bram"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:92" status="valid" parentFunction="matmul" variable="i_vec" isDirective="0" options="variable=i_vec cyclic factor=16"/>
        <Pragma type="array_partition" location="kernel_MatMul.cpp:93" status="valid" parentFunction="matmul" variable="o_vec" isDirective="0" options="variable=o_vec cyclic factor=16"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:100" status="valid" parentFunction="matmul" variable="vec_stream" isDirective="0" options="variable=vec_stream depth=128"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:101" status="valid" parentFunction="matmul" variable="mat_stream" isDirective="0" options="variable=mat_stream depth=256"/>
        <Pragma type="stream" location="kernel_MatMul.cpp:102" status="valid" parentFunction="matmul" variable="res_stream" isDirective="0" options="variable=res_stream depth=64"/>
        <Pragma type="dataflow" location="kernel_MatMul.cpp:104" status="warning" parentFunction="matmul" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="pipeline" location="kernel_MatMul.cpp:114" status="valid" parentFunction="matmul" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:10" status="valid" parentFunction="kernel_mhsa" variable="current_token" isDirective="0" options="m_axi port=current_token bundle=gmem0 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:11" status="valid" parentFunction="kernel_mhsa" variable="wq" isDirective="0" options="m_axi port=wq bundle=gmem1 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:12" status="valid" parentFunction="kernel_mhsa" variable="wk" isDirective="0" options="m_axi port=wk bundle=gmem5 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:13" status="valid" parentFunction="kernel_mhsa" variable="wv" isDirective="0" options="m_axi port=wv bundle=gmem6 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:14" status="valid" parentFunction="kernel_mhsa" variable="wo" isDirective="0" options="m_axi port=wo bundle=gmem7 offset=slave max_read_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:15" status="valid" parentFunction="kernel_mhsa" variable="key_cache" isDirective="0" options="m_axi port=key_cache bundle=gmem2 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:16" status="valid" parentFunction="kernel_mhsa" variable="value_cache" isDirective="0" options="m_axi port=value_cache bundle=gmem3 offset=slave max_read_burst_length=256 max_write_burst_length=256"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:17" status="valid" parentFunction="kernel_mhsa" variable="position" isDirective="0" options="s_axilite port=position"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:18" status="valid" parentFunction="kernel_mhsa" variable="layer" isDirective="0" options="s_axilite port=layer"/>
        <Pragma type="interface" location="kernel_MHSA.cpp:19" status="valid" parentFunction="kernel_mhsa" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:32" status="valid" parentFunction="kernel_mhsa" variable="out_q" isDirective="0" options="variable=out_q cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:33" status="valid" parentFunction="kernel_mhsa" variable="out_q_rope" isDirective="0" options="variable=out_q_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:34" status="valid" parentFunction="kernel_mhsa" variable="out_k" isDirective="0" options="variable=out_k cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:35" status="valid" parentFunction="kernel_mhsa" variable="out_k_rope" isDirective="0" options="variable=out_k_rope cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:36" status="valid" parentFunction="kernel_mhsa" variable="out_v" isDirective="0" options="variable=out_v cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:37" status="valid" parentFunction="kernel_mhsa" variable="xb" isDirective="0" options="variable=xb cyclic factor=8"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:38" status="valid" parentFunction="kernel_mhsa" variable="xb2" isDirective="0" options="variable=xb2 cyclic factor=8"/>
        <Pragma type="dataflow" location="kernel_MHSA.cpp:41" status="warning" parentFunction="kernel_mhsa" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 8 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:56" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="kernel_MHSA.cpp:57" status="valid" parentFunction="kernel_mhsa" variable="key_cache" isDirective="0" options="variable=key_cache inter false"/>
        <Pragma type="dependence" location="kernel_MHSA.cpp:58" status="valid" parentFunction="kernel_mhsa" variable="value_cache" isDirective="0" options="variable=value_cache inter false"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:65" status="valid" parentFunction="kernel_mhsa" variable="att" isDirective="0" options="variable=att complete dim=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:70" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:71" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:77" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:80" status="valid" parentFunction="kernel_mhsa" variable="q_head_local" isDirective="0" options="variable=q_head_local complete"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:81" status="valid" parentFunction="kernel_mhsa" variable="k_cache_local" isDirective="0" options="variable=k_cache_local cyclic factor=8"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:85" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:91" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:96" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=8"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:97" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:100" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:102" status="valid" parentFunction="kernel_mhsa" variable="dot" isDirective="0" options="variable=dot op=fmul impl=dsp"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:112" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:118" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:124" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:127" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum complete"/>
        <Pragma type="array_partition" location="kernel_MHSA.cpp:128" status="valid" parentFunction="kernel_mhsa" variable="v_cache_local" isDirective="0" options="variable=v_cache_local cyclic factor=8"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:132" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:138" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="kernel_MHSA.cpp:143" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="min=1 max=512"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:146" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:147" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="bind_op" location="kernel_MHSA.cpp:149" status="valid" parentFunction="kernel_mhsa" variable="local_accum" isDirective="0" options="variable=local_accum op=fmul impl=dsp"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:155" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="kernel_MHSA.cpp:156" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="kernel_MHSA.cpp:167" status="valid" parentFunction="kernel_mhsa" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:11" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_1" isDirective="0" options="m_axi port=i_vec_1 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:12" status="valid" parentFunction="kernel_rmsnorm" variable="i_vec_2" isDirective="0" options="m_axi port=i_vec_2 offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:13" status="valid" parentFunction="kernel_rmsnorm" variable="o_vec" isDirective="0" options="m_axi port=o_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_RMS_Norm.cpp:14" status="valid" parentFunction="kernel_rmsnorm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="inline" location="kernel_Rope.cpp:9" status="valid" parentFunction="rope" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="kernel_Rope.cpp:10" status="valid" parentFunction="rope" variable="out" isDirective="0" options="m_axi port=out bundle=gmem0"/>
        <Pragma type="interface" location="kernel_Rope.cpp:11" status="valid" parentFunction="rope" variable="in" isDirective="0" options="m_axi port=in bundle=gmem1"/>
        <Pragma type="interface" location="kernel_Rope.cpp:12" status="valid" parentFunction="rope" variable="pos" isDirective="0" options="s_axilite port=pos bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:13" status="valid" parentFunction="rope" variable="d_model" isDirective="0" options="s_axilite port=d_model bundle=control"/>
        <Pragma type="interface" location="kernel_Rope.cpp:14" status="valid" parentFunction="rope" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="pipeline" location="kernel_Rope.cpp:17" status="valid" parentFunction="rope" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:3" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="m_axi port = i_vec bundle = gmem0 max_widen_bitwidth = 32"/>
        <Pragma type="interface" location="kernel_Softmax.cpp:4" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:10" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:11" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:17" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=2 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:18" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="unroll" location="kernel_Softmax.cpp:19" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:27" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:28" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:29" status="valid" parentFunction="kernel_softmax" variable="vec_local" isDirective="0" options="variable=vec_local inter false"/>
        <Pragma type="pipeline" location="kernel_Softmax.cpp:35" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="ii=1 rewind"/>
        <Pragma type="loop_tripcount" location="kernel_Softmax.cpp:36" status="valid" parentFunction="kernel_softmax" variable="" isDirective="0" options="min=1 max=768"/>
        <Pragma type="dependence" location="kernel_Softmax.cpp:37" status="valid" parentFunction="kernel_softmax" variable="i_vec" isDirective="0" options="variable=i_vec inter false"/>
    </PragmaReport>
</profile>

