<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_F_U_5f147424</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_5f147424'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_F_U_5f147424')">rsnoc_z_H_R_G_T2_F_U_5f147424</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod623.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod623.html#inst_tag_198814"  onclick="showContent('inst_tag_198814')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If</a></td>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod623.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_F_U_5f147424'>
<hr>
<a name="inst_tag_198814"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_198814" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 33.43</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod623.html#Toggle" >  0.28</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod623.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 37.06</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"> 62.25</td>
<td class="s0 cl rt">  3.33</td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.61</td>
<td class="wht cl rt"></td>
<td><a href="mod287.html#inst_tag_79877" >TransportToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod216.html#inst_tag_44090" id="tag_urg_inst_44090">FsmCurState</a></td>
<td class="s2 cl rt"> 23.91</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod999.html#inst_tag_304632" id="tag_urg_inst_304632">Ibe</a></td>
<td class="s4 cl rt"> 48.03</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.90</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.22</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod480.html#inst_tag_164642" id="tag_urg_inst_164642">Im</a></td>
<td class="s5 cl rt"> 50.78</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.30</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod484.html#inst_tag_165233" id="tag_urg_inst_165233">Ip</a></td>
<td class="s5 cl rt"> 52.82</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.74</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_136428" id="tag_urg_inst_136428">Is</a></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod447.html#inst_tag_159521" id="tag_urg_inst_159521">Ise</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1103.html#inst_tag_345347" id="tag_urg_inst_345347">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136893" id="tag_urg_inst_136893">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298318" id="tag_urg_inst_298318">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_1.html#inst_tag_45028" id="tag_urg_inst_45028">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_F_U_5f147424'>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod623.html" >rsnoc_z_H_R_G_T2_F_U_5f147424</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       134433
 EXPRESSION (u_9d54 ? u_ab1f : 4'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod623.html" >rsnoc_z_H_R_G_T2_F_U_5f147424</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">1.74  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2460</td>
<td class="rt">7</td>
<td class="rt">0.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1230</td>
<td class="rt">4</td>
<td class="rt">0.33  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1230</td>
<td class="rt">3</td>
<td class="rt">0.24  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">49</td>
<td class="rt">2</td>
<td class="rt">4.08  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1104</td>
<td class="rt">7</td>
<td class="rt">0.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">552</td>
<td class="rt">4</td>
<td class="rt">0.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">552</td>
<td class="rt">3</td>
<td class="rt">0.54  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">66</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1356</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">678</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ReqTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspRx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RspTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_4c36[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7df2_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_3[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8bb4_4[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9d54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc76[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Gnt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Req[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Arb_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopBack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LoopPld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullRx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Len1H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullTx_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_BusErr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Cxt_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req_HdrVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqTx0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspDatum[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspHdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspUser[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspWord_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxWord_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod623.html" >rsnoc_z_H_R_G_T2_F_U_5f147424</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">134433</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134433     	,	.Rx_8( u_df6b_8 )
           	 	                 
134434     	,	.RxRdy( Response_GenTx_Rsp_Rdy )
           	 	                                
134435     	,	.RxVld( Rx_Vld )
           	 	                
134436     	,	.Sys_Clk( Sys_Clk )
           	 	                   
134437     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
134438     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
134439     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
134440     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
134441     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
134442     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
134443     	,	.Sys_Pwr_Idle( ResponsePwr_Fwd_Idle )
           	 	                                     
134444     	,	.Sys_Pwr_WakeUp( ResponsePwr_Fwd_WakeUp )
           	 	                                         
134445     	,	.Tx_0( u_6389_0 )
           	 	                 
134446     	,	.Tx_1( u_6389_1 )
           	 	                 
134447     	,	.Tx_10( u_6389_10 )
           	 	                   
134448     	,	.Tx_11( u_6389_11 )
           	 	                   
134449     	,	.Tx_13( u_6389_13 )
           	 	                   
134450     	,	.Tx_15( u_6389_15 )
           	 	                   
134451     	,	.Tx_16( u_6389_16 )
           	 	                   
134452     	,	.Tx_18( u_6389_18 )
           	 	                   
134453     	,	.Tx_19( u_6389_19 )
           	 	                   
134454     	,	.Tx_2( u_6389_2 )
           	 	                 
134455     	,	.Tx_20( u_6389_20 )
           	 	                   
134456     	,	.Tx_21( u_6389_21 )
           	 	                   
134457     	,	.Tx_3( u_6389_3 )
           	 	                 
134458     	,	.Tx_4( u_6389_4 )
           	 	                 
134459     	,	.Tx_7( u_6389_7 )
           	 	                 
134460     	,	.Tx_8( u_6389_8 )
           	 	                 
134461     	,	.TxRdy( ResponseP_GenTx_Rsp_Rdy )
           	 	                                 
134462     	,	.TxVld( TxVldResponseP )
           	 	                        
134463     	);
           	  
134464     	assign ResponseP_DataMaskErr = u_6389_4;
           	                                        
134465     	assign GenData = ResponseP_DataMaskErr;
           	                                       
134466     	assign ResponseP_WordErrDflt = u_6389_21;
           	                                         
134467     	assign WdErr = ResponseP_WordErrDflt;
           	                                     
134468     	assign ResponseP_RxErr = u_6389_19;
           	                                   
134469     	assign GenTx_Rsp_Data = GenData & ~ { 32 { ( WdErr | ResponseP_RxErr ) }  };
           	                                                                            
134470     	assign ResponseP_GenTx_Rsp_Last = u_6389_7;
           	                                           
134471     	assign GenTx_Rsp_Last = ResponseP_GenTx_Rsp_Last;
           	                                                 
134472     	assign ResponseP_GenTx_Rsp_Opc = u_6389_8;
           	                                          
134473     	assign GenTx_Rsp_Opc = ResponseP_GenTx_Rsp_Opc;
           	                                               
134474     	assign ResponseP_GenTx_Rsp_SeqId = u_6389_10;
           	                                             
134475     	assign GenTx_Rsp_SeqId = ResponseP_GenTx_Rsp_SeqId;
           	                                                   
134476     	assign GenTx_Rsp_SeqUnOrdered = 1'b0;
           	                                     
134477     	assign ResponseP_CondL = u_6389_0;
           	                                  
134478     	assign ResponseP_RxRdCont = u_6389_20;
           	                                      
134479     	assign ResponseP_RdRspData = u_6389_15;
           	                                       
134480     	assign ResponseP_GenTx_Rsp_Status = u_6389_11;
           	                                              
134481     	assign uGenTx_Rsp_Status_caseSel =
           	                                  
134482     		{	ResponseP_CondL
           		 	               
134483     			,	ResponseP_RxRdCont & WdErr
           			 	                          
134484     			,	ResponseP_RxRdCont & ~ WdErr
           			 	                            
134485     			,	ResponseP_RdRspData & WdErr
           			 	                           
134486     			,	ResponseP_RdRspData & ~ WdErr
           			 	                             
134487     		}
           		 
134488     		;
           		 
134489     	always @( ResponseP_GenTx_Rsp_Status or uGenTx_Rsp_Status_caseSel ) begin
           	                                                                         
134490     		case ( uGenTx_Rsp_Status_caseSel )
           		                                  
134491     			5'b00001 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
134492     			5'b00010 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
134493     			5'b00100 : GenTx_Rsp_Status = 2'b00 ;
           			                                     
134494     			5'b01000 : GenTx_Rsp_Status = 2'b01 ;
           			                                     
134495     			5'b10000 : GenTx_Rsp_Status = ResponseP_GenTx_Rsp_Status ;
           			                                                          
134496     			default  : GenTx_Rsp_Status = 2'b00 ;
           			                                     
134497     		endcase
           		       
134498     	end
           	   
134499     	assign ResponseP_Cxt_StrmLen1wOrAddrw = u_6389_1;
           	                                                 
134500     	assign ResponsePipe_Cxt_StrmLen1wOrAddrw = ResponseP_Cxt_StrmLen1wOrAddrw;
           	                                                                          
134501     	assign ResponseP_Cxt_StrmRatio = u_6389_2;
           	                                          
134502     	assign ResponsePipe_Cxt_StrmRatio = ResponseP_Cxt_StrmRatio;
           	                                                            
134503     	assign ResponseP_Cxt_StrmType = u_6389_3;
           	                                         
134504     	assign ResponsePipe_Cxt_StrmType = ResponseP_Cxt_StrmType;
           	                                                          
134505     	assign ResponseP_Rsp_CxtId = u_6389_16;
           	                                       
134506     	assign ResponsePipe_Rsp_CxtId = ResponseP_Rsp_CxtId;
           	                                                    
134507     	assign ResponseP_Rsp_LastFrag = u_6389_18;
           	                                          
134508     	assign ResponsePipe_Rsp_LastFrag = ResponseP_Rsp_LastFrag;
           	                                                          
134509     	assign Rsp_ErrCode = 3'b000;
           	                            
134510     	assign Rsp_HeadVld = Rx_Head & Rx_Vld;
           	                                      
134511     	assign Rsp_IsErr = RxErr;
           	                         
134512     	assign Rsp_IsWr = RxWr;
           	                       
134513     	assign Rsp_OrdPtr = Cxt_OrdPtr;
           	                               
134514     	assign Sys_Pwr_Idle = ResponsePwr_Fwd_Idle;
           	                                           
134515     	assign Sys_Pwr_WakeUp = Rx_Vld;
           	                               
134516     endmodule
                    
134517     
           
134518     `timescale 1ps/1ps
                             
134519     module rsnoc_z_H_R_G_G2_S_U_7970d468_0 (
                                                   
134520     	CmdRx_ApertureId
           	                
134521     ,	CmdRx_CxtId
            	           
134522     ,	CmdRx_MatchId
            	             
134523     ,	CmdRx_StrmLen1MSB
            	                 
134524     ,	CmdRx_StrmValid
            	               
134525     ,	CmdRx_Vld
            	         
134526     ,	ErrPld
            	      
134527     ,	GenRx_Req_Addr
            	              
134528     ,	GenRx_Req_Be
            	            
134529     ,	GenRx_Req_BurstType
            	                   
134530     ,	GenRx_Req_Data
            	              
134531     ,	GenRx_Req_Last
            	              
134532     ,	GenRx_Req_Len1
            	              
134533     ,	GenRx_Req_Lock
            	              
134534     ,	GenRx_Req_Opc
            	             
134535     ,	GenRx_Req_Rdy
            	             
134536     ,	GenRx_Req_SeqId
            	               
134537     ,	GenRx_Req_SeqUnOrdered
            	                      
134538     ,	GenRx_Req_SeqUnique
            	                   
134539     ,	GenRx_Req_User
            	              
134540     ,	GenRx_Req_Vld
            	             
134541     ,	Sys_Clk
            	       
134542     ,	Sys_Clk_ClkS
            	            
134543     ,	Sys_Clk_En
            	          
134544     ,	Sys_Clk_EnS
            	           
134545     ,	Sys_Clk_RetRstN
            	               
134546     ,	Sys_Clk_RstN
            	            
134547     ,	Sys_Clk_Tm
            	          
134548     ,	Sys_Pwr_Idle
            	            
134549     ,	Sys_Pwr_WakeUp
            	              
134550     ,	Tx_Data
            	       
134551     ,	Tx_Head
            	       
134552     ,	Tx_Rdy
            	      
134553     ,	Tx_Tail
            	       
134554     ,	Tx_Vld
            	      
134555     );
             
134556     	input  [8:0]   CmdRx_ApertureId       ;
           	                                       
134557     	input  [2:0]   CmdRx_CxtId            ;
           	                                       
134558     	input  [2:0]   CmdRx_MatchId          ;
           	                                       
134559     	input  [1:0]   CmdRx_StrmLen1MSB      ;
           	                                       
134560     	input          CmdRx_StrmValid        ;
           	                                       
134561     	input          CmdRx_Vld              ;
           	                                       
134562     	output         ErrPld                 ;
           	                                       
134563     	input  [31:0]  GenRx_Req_Addr         ;
           	                                       
134564     	input  [3:0]   GenRx_Req_Be           ;
           	                                       
134565     	input          GenRx_Req_BurstType    ;
           	                                       
134566     	input  [31:0]  GenRx_Req_Data         ;
           	                                       
134567     	input          GenRx_Req_Last         ;
           	                                       
134568     	input  [5:0]   GenRx_Req_Len1         ;
           	                                       
134569     	input          GenRx_Req_Lock         ;
           	                                       
134570     	input  [2:0]   GenRx_Req_Opc          ;
           	                                       
134571     	output         GenRx_Req_Rdy          ;
           	                                       
134572     	input  [3:0]   GenRx_Req_SeqId        ;
           	                                       
134573     	input          GenRx_Req_SeqUnOrdered ;
           	                                       
134574     	input          GenRx_Req_SeqUnique    ;
           	                                       
134575     	input  [7:0]   GenRx_Req_User         ;
           	                                       
134576     	input          GenRx_Req_Vld          ;
           	                                       
134577     	input          Sys_Clk                ;
           	                                       
134578     	input          Sys_Clk_ClkS           ;
           	                                       
134579     	input          Sys_Clk_En             ;
           	                                       
134580     	input          Sys_Clk_EnS            ;
           	                                       
134581     	input          Sys_Clk_RetRstN        ;
           	                                       
134582     	input          Sys_Clk_RstN           ;
           	                                       
134583     	input          Sys_Clk_Tm             ;
           	                                       
134584     	output         Sys_Pwr_Idle           ;
           	                                       
134585     	output         Sys_Pwr_WakeUp         ;
           	                                       
134586     	output [107:0] Tx_Data                ;
           	                                       
134587     	output         Tx_Head                ;
           	                                       
134588     	input          Tx_Rdy                 ;
           	                                       
134589     	output         Tx_Tail                ;
           	                                       
134590     	output         Tx_Vld                 ;
           	                                       
134591     	wire [7:0]  u_6dba               ;
           	                                  
134592     	reg         u_7c15               ;
           	                                  
134593     	wire [3:0]  u_b175               ;
           	                                  
134594     	wire [13:0] u_be55               ;
           	                                  
134595     	wire        u_fd5e               ;
           	                                  
134596     	reg  [8:0]  ApertureIdR          ;
           	                                  
134597     	wire        Err_Decode           ;
           	                                  
134598     	wire        Err_StrmW            ;
           	                                  
134599     	wire [30:0] Hdr_Addr             ;
           	                                  
134600     	wire [2:0]  Hdr_Echo             ;
           	                                  
134601     	wire [6:0]  Hdr_Len1             ;
           	                                  
134602     	wire        Hdr_Lock             ;
           	                                  
134603     	reg  [3:0]  Hdr_Opc              ;
           	                                  
134604     	reg  [13:0] Hdr_RouteId          ;
           	                                  
134605     	wire [1:0]  Hdr_Status           ;
           	                                  
134606     	wire [7:0]  Hdr_User             ;
           	                                  
134607     	wire        NextRx               ;
           	                                  
134608     	wire [13:0] RouteId              ;
           	                                  
134609     	reg         Strm_Is              ;
           	                                  
134610     	wire        TxAbort              ;
           	                                  
134611     	wire [37:0] TxData               ;
           	                                  
134612     	wire [69:0] TxHdr                ;
           	                                  
134613     	wire [6:0]  uHdr_Opc_caseSel     ;
           	                                  
134614     	wire        uHdr_RouteId_caseSel ;
           	                                  
134615     	assign GenRx_Req_Rdy = Tx_Rdy | ErrPld;
           	                                       
134616     	assign NextRx = GenRx_Req_Vld & GenRx_Req_Rdy;
           	                                              
134617     	assign Tx_Head = CmdRx_Vld;
           	                           
134618     	assign Err_Decode = CmdRx_MatchId == 3'b111;
           	                                            
134619     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
134620     	assign Err_StrmW = u_7c15 & Strm_Is;
           	                                    
134621     	assign u_fd5e = ( Err_Decode | Err_StrmW ) & ~ ( Hdr_Opc == 4'b1000 );
           	                                                                      
134622     	assign Hdr_Status = u_fd5e ? 2'b01 : 2'b00;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_198814">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_F_U_5f147424">
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
