Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Dec  2 19:35:17 2017
| Host         : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file game_top_methodology_drc_routed.rpt -rpx game_top_methodology_drc_routed.rpx
| Design       : game_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 151
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| SYNTH-10  | Warning  | Wide multiplier                                                  | 12         |
| SYNTH-11  | Warning  | DSP output not registered                                        | 1          |
| SYNTH-13  | Warning  | combinational multiplier                                         | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-16 | Warning  | Large setup violation                                            | 64         |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 56         |
| TIMING-18 | Warning  | Missing input or output delay                                    | 14         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                        | 1          |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_IBUF_inst/O
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3__2 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at draw_mod/blkpos_x3__4 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3__2 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at draw_mod/draw_r3__4 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-11#1 Warning
DSP output not registered  
DSP instance draw_mod/aMinecraftDirt0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance draw_mod/aMinecraftDirt1.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock disp_clk/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -6.368 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_r_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -6.399 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -6.442 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_r_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -6.497 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -6.502 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -6.547 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_r_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -6.617 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -6.633 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -6.635 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -6.642 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -6.688 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -6.831 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_r_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.919 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[3]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -6.919 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[2]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -6.965 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[0]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.970 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[2]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.031 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[3]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.065 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_b_reg[1]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -7.104 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[0]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.104 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/draw_g_reg[1]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.106 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[10]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[4]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[6]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -7.120 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[7]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -7.210 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.210 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[9]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.226 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[9]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[4]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[6]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[7]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.248 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[10]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.248 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[8]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -7.256 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -7.260 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -7.373 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -7.411 ns between display/curr_x_reg[0]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[8]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -8.544 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -8.544 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -8.547 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[9]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -8.566 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[9]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -8.573 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -8.573 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -8.574 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[10]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -8.574 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -8.574 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -8.583 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -8.583 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -8.584 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[8]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -8.586 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -8.586 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[10]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -8.588 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -8.588 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -8.595 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -8.595 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -8.596 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -8.596 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aMinecraftDirt_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -8.604 ns between display/curr_y_reg[1]/C (clocked by clk_out1_clk_wiz_0) and draw_mod/aBlackHole_reg[8]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin accel0/ACL_CSN_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin accel0/ACL_MOSI_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin accel0/ACL_SCLK_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin accel0/ACL_SCLK_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin accel0/phasecount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin accel0/shiftIn_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin accel0/xData_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin accel0/yData_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_x_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin draw_mod/blkpos_y_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on hsync relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on pix_b[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on pix_b[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on pix_b[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on pix_b[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on pix_g[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on pix_g[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on pix_g[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on pix_g[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on pix_r[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on pix_r[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on pix_r[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on pix_r[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on vsync relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock disp_clk/inst/clk_in1 is created on an inappropriate internal pin disp_clk/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


