// Seed: 3911456845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  assign module_1.id_5 = 0;
  input wire id_1;
  localparam id_7 = 1;
  wire [-1 : -1 'b0] id_8;
  assign id_6 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2
);
  logic id_4;
  logic [1 : 1 'b0] id_5;
  always @(posedge id_0 or posedge id_4) id_5 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
