// Seed: 70924420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  tri  id_6;
  wire id_7;
  assign id_6 = (1);
  assign module_1.id_0 = 0;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
    , id_5,
    input  tri0 id_2,
    output wand id_3
);
  id_6(
      .id_0(id_5), .id_1(id_0)
  );
  wand id_7 = 1;
  id_8(
      .id_0(1'b0), .id_1(id_2), .id_2(1'b0), .id_3(1), .id_4(1), .id_5(1)
  );
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
