{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678755683121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678755683121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 18:01:22 2023 " "Processing started: Mon Mar 13 18:01:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678755683121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678755683121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_lab -c VGA_lab " "Command: quartus_sta VGA_lab -c VGA_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678755683121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678755683185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678755683576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678755683576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755683606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755683606 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_lab.sdc " "Synopsys Design Constraints File file not found: 'VGA_lab.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678755683988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755683988 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync " "create_clock -period 1.000 -name vga_control:inst\|vsync vga_control:inst\|vsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678755683990 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync " "create_clock -period 1.000 -name vga_control:inst\|hsync vga_control:inst\|hsync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678755683990 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk " "create_clock -period 1.000 -name vga_control:inst\|pixel_clk vga_control:inst\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678755683990 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50MHz clock50MHz " "create_clock -period 1.000 -name clock50MHz clock50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678755683990 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out " "create_clock -period 1.000 -name clock_divider:inst10\|clk_out clock_divider:inst10\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678755683990 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755683990 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678755683994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755684155 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678755684155 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678755684161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678755684217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678755684217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.450 " "Worst-case setup slack is -6.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.450            -698.269 vga_control:inst\|vsync  " "   -6.450            -698.269 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -67.698 vga_control:inst\|pixel_clk  " "   -4.486             -67.698 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.119             -61.964 vga_control:inst\|hsync  " "   -4.119             -61.964 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110             -94.979 clock50MHz  " "   -4.110             -94.979 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612             -48.601 clock_divider:inst10\|clk_out  " "   -1.612             -48.601 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755684219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 vga_control:inst\|vsync  " "    0.366               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 vga_control:inst\|hsync  " "    0.439               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clock_divider:inst10\|clk_out  " "    0.442               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 clock50MHz  " "    0.478               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 vga_control:inst\|pixel_clk  " "    0.704               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755684224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755684230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755684232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.837 " "Worst-case minimum pulse width slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837             -20.421 clock50MHz  " "   -0.837             -20.421 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -128.907 vga_control:inst\|vsync  " "   -0.394            -128.907 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.650 clock_divider:inst10\|clk_out  " "   -0.394             -24.650 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.596 vga_control:inst\|pixel_clk  " "   -0.394             -12.596 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.569 vga_control:inst\|hsync  " "   -0.394             -11.569 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755684235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755684235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678755684242 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755684242 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678755684245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678755684268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678755684966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755685192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678755685205 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678755685205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.294 " "Worst-case setup slack is -6.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.294            -691.388 vga_control:inst\|vsync  " "   -6.294            -691.388 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.417             -67.565 vga_control:inst\|pixel_clk  " "   -4.417             -67.565 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.156             -62.942 vga_control:inst\|hsync  " "   -4.156             -62.942 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.982             -92.289 clock50MHz  " "   -3.982             -92.289 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571             -47.861 clock_divider:inst10\|clk_out  " "   -1.571             -47.861 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755685206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 vga_control:inst\|vsync  " "    0.301               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clock_divider:inst10\|clk_out  " "    0.427               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 vga_control:inst\|hsync  " "    0.434               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 clock50MHz  " "    0.469               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.696               0.000 vga_control:inst\|pixel_clk  " "    0.696               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755685212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755685216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755685218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.841 " "Worst-case minimum pulse width slack is -0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841             -22.355 clock50MHz  " "   -0.841             -22.355 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -125.322 vga_control:inst\|vsync  " "   -0.394            -125.322 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.014 clock_divider:inst10\|clk_out  " "   -0.394             -24.014 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.441 vga_control:inst\|pixel_clk  " "   -0.394             -12.441 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.515 vga_control:inst\|hsync  " "   -0.394             -11.515 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755685221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755685221 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678755685228 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755685228 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678755685230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678755685345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678755685949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755686176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678755686181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678755686181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.559 " "Worst-case setup slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559            -375.718 vga_control:inst\|vsync  " "   -3.559            -375.718 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -49.349 clock50MHz  " "   -3.184             -49.349 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405             -32.552 vga_control:inst\|pixel_clk  " "   -2.405             -32.552 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922             -27.323 vga_control:inst\|hsync  " "   -1.922             -27.323 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -20.036 clock_divider:inst10\|clk_out  " "   -0.778             -20.036 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.009 " "Worst-case hold slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 vga_control:inst\|vsync  " "    0.009               0.000 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 vga_control:inst\|hsync  " "    0.107               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clock_divider:inst10\|clk_out  " "    0.206               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clock50MHz  " "    0.260               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 vga_control:inst\|pixel_clk  " "    0.354               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755686191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755686195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.737 " "Worst-case minimum pulse width slack is -0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737              -4.979 clock50MHz  " "   -0.737              -4.979 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.547 clock_divider:inst10\|clk_out  " "   -0.093              -0.547 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -5.239 vga_control:inst\|vsync  " "   -0.091              -5.239 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 vga_control:inst\|pixel_clk  " "    0.023               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 vga_control:inst\|hsync  " "    0.036               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686197 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678755686203 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755686203 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678755686206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755686498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678755686502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678755686502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.133 " "Worst-case setup slack is -3.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.133            -328.462 vga_control:inst\|vsync  " "   -3.133            -328.462 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.744             -42.136 clock50MHz  " "   -2.744             -42.136 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129             -28.836 vga_control:inst\|pixel_clk  " "   -2.129             -28.836 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760             -25.123 vga_control:inst\|hsync  " "   -1.760             -25.123 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651             -16.288 clock_divider:inst10\|clk_out  " "   -0.651             -16.288 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.055 " "Worst-case hold slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.171 vga_control:inst\|vsync  " "   -0.055              -0.171 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 vga_control:inst\|hsync  " "    0.091               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock_divider:inst10\|clk_out  " "    0.183               0.000 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock50MHz  " "    0.242               0.000 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 vga_control:inst\|pixel_clk  " "    0.323               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755686515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678755686519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.705 " "Worst-case minimum pulse width slack is -0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -4.986 clock50MHz  " "   -0.705              -4.986 clock50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.203 clock_divider:inst10\|clk_out  " "   -0.041              -0.203 clock_divider:inst10\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.864 vga_control:inst\|vsync  " "   -0.032              -0.864 vga_control:inst\|vsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 vga_control:inst\|pixel_clk  " "    0.051               0.000 vga_control:inst\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 vga_control:inst\|hsync  " "    0.057               0.000 vga_control:inst\|hsync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678755686521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678755686521 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 27 synchronizer chains. " "Report Metastability: Found 27 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1678755686529 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678755686529 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678755687565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678755687572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5206 " "Peak virtual memory: 5206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678755687620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 18:01:27 2023 " "Processing ended: Mon Mar 13 18:01:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678755687620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678755687620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678755687620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678755687620 ""}
