The 4x1 mux rtl designed using verilog 
it will select one input to the output according to the select lines
verilog code
<img width="1920" height="1080" alt="Screenshot (586)" src="https://github.com/user-attachments/assets/20539bd9-ac99-49ca-b209-d8bfd6f8f20e" />
testbench
<img width="1920" height="1080" alt="Screenshot (585)" src="https://github.com/user-attachments/assets/db544e75-a2e7-48d7-870f-c6312e1bd33b" />
RTL
<img width="1920" height="1080" alt="Screenshot (584)" src="https://github.com/user-attachments/assets/944f40e9-9ea2-40fe-b5bc-5dfcba1a306a" />
