
firmware_buck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fb0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08009190  08009190  0000a190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099c0  080099c0  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080099c0  080099c0  0000b074  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080099c0  080099c0  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099c0  080099c0  0000a9c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099c4  080099c4  0000a9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080099c8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003534  20000074  08009a3c  0000b074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200035a8  08009a3c  0000b5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001948f  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c58  00000000  00000000  00024533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  00028190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f3  00000000  00000000  00029a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003922  00000000  00000000  0002ad33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018de2  00000000  00000000  0002e655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000de0a1  00000000  00000000  00047437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001254d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c14  00000000  00000000  0012551c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0012c130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009178 	.word	0x08009178

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	08009178 	.word	0x08009178

08000220 <__aeabi_dmul>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000226:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800022a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800022e:	bf1d      	ittte	ne
 8000230:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000234:	ea94 0f0c 	teqne	r4, ip
 8000238:	ea95 0f0c 	teqne	r5, ip
 800023c:	f000 f8de 	bleq	80003fc <__aeabi_dmul+0x1dc>
 8000240:	442c      	add	r4, r5
 8000242:	ea81 0603 	eor.w	r6, r1, r3
 8000246:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800024e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000252:	bf18      	it	ne
 8000254:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000258:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800025c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000260:	d038      	beq.n	80002d4 <__aeabi_dmul+0xb4>
 8000262:	fba0 ce02 	umull	ip, lr, r0, r2
 8000266:	f04f 0500 	mov.w	r5, #0
 800026a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800026e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000272:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000276:	f04f 0600 	mov.w	r6, #0
 800027a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800027e:	f09c 0f00 	teq	ip, #0
 8000282:	bf18      	it	ne
 8000284:	f04e 0e01 	orrne.w	lr, lr, #1
 8000288:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800028c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000290:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000294:	d204      	bcs.n	80002a0 <__aeabi_dmul+0x80>
 8000296:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029a:	416d      	adcs	r5, r5
 800029c:	eb46 0606 	adc.w	r6, r6, r6
 80002a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b8:	bf88      	it	hi
 80002ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002be:	d81e      	bhi.n	80002fe <__aeabi_dmul+0xde>
 80002c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002c4:	bf08      	it	eq
 80002c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ca:	f150 0000 	adcs.w	r0, r0, #0
 80002ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d8:	ea46 0101 	orr.w	r1, r6, r1
 80002dc:	ea40 0002 	orr.w	r0, r0, r2
 80002e0:	ea81 0103 	eor.w	r1, r1, r3
 80002e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e8:	bfc2      	ittt	gt
 80002ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f2:	bd70      	popgt	{r4, r5, r6, pc}
 80002f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f8:	f04f 0e00 	mov.w	lr, #0
 80002fc:	3c01      	subs	r4, #1
 80002fe:	f300 80ab 	bgt.w	8000458 <__aeabi_dmul+0x238>
 8000302:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000306:	bfde      	ittt	le
 8000308:	2000      	movle	r0, #0
 800030a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800030e:	bd70      	pople	{r4, r5, r6, pc}
 8000310:	f1c4 0400 	rsb	r4, r4, #0
 8000314:	3c20      	subs	r4, #32
 8000316:	da35      	bge.n	8000384 <__aeabi_dmul+0x164>
 8000318:	340c      	adds	r4, #12
 800031a:	dc1b      	bgt.n	8000354 <__aeabi_dmul+0x134>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0520 	rsb	r5, r4, #32
 8000324:	fa00 f305 	lsl.w	r3, r0, r5
 8000328:	fa20 f004 	lsr.w	r0, r0, r4
 800032c:	fa01 f205 	lsl.w	r2, r1, r5
 8000330:	ea40 0002 	orr.w	r0, r0, r2
 8000334:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000338:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800033c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000340:	fa21 f604 	lsr.w	r6, r1, r4
 8000344:	eb42 0106 	adc.w	r1, r2, r6
 8000348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800034c:	bf08      	it	eq
 800034e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f1c4 040c 	rsb	r4, r4, #12
 8000358:	f1c4 0520 	rsb	r5, r4, #32
 800035c:	fa00 f304 	lsl.w	r3, r0, r4
 8000360:	fa20 f005 	lsr.w	r0, r0, r5
 8000364:	fa01 f204 	lsl.w	r2, r1, r4
 8000368:	ea40 0002 	orr.w	r0, r0, r2
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000370:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800037c:	bf08      	it	eq
 800037e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f1c4 0520 	rsb	r5, r4, #32
 8000388:	fa00 f205 	lsl.w	r2, r0, r5
 800038c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000390:	fa20 f304 	lsr.w	r3, r0, r4
 8000394:	fa01 f205 	lsl.w	r2, r1, r5
 8000398:	ea43 0302 	orr.w	r3, r3, r2
 800039c:	fa21 f004 	lsr.w	r0, r1, r4
 80003a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	fa21 f204 	lsr.w	r2, r1, r4
 80003a8:	ea20 0002 	bic.w	r0, r0, r2
 80003ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b4:	bf08      	it	eq
 80003b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ba:	bd70      	pop	{r4, r5, r6, pc}
 80003bc:	f094 0f00 	teq	r4, #0
 80003c0:	d10f      	bne.n	80003e2 <__aeabi_dmul+0x1c2>
 80003c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003c6:	0040      	lsls	r0, r0, #1
 80003c8:	eb41 0101 	adc.w	r1, r1, r1
 80003cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d0:	bf08      	it	eq
 80003d2:	3c01      	subeq	r4, #1
 80003d4:	d0f7      	beq.n	80003c6 <__aeabi_dmul+0x1a6>
 80003d6:	ea41 0106 	orr.w	r1, r1, r6
 80003da:	f095 0f00 	teq	r5, #0
 80003de:	bf18      	it	ne
 80003e0:	4770      	bxne	lr
 80003e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003e6:	0052      	lsls	r2, r2, #1
 80003e8:	eb43 0303 	adc.w	r3, r3, r3
 80003ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f0:	bf08      	it	eq
 80003f2:	3d01      	subeq	r5, #1
 80003f4:	d0f7      	beq.n	80003e6 <__aeabi_dmul+0x1c6>
 80003f6:	ea43 0306 	orr.w	r3, r3, r6
 80003fa:	4770      	bx	lr
 80003fc:	ea94 0f0c 	teq	r4, ip
 8000400:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000404:	bf18      	it	ne
 8000406:	ea95 0f0c 	teqne	r5, ip
 800040a:	d00c      	beq.n	8000426 <__aeabi_dmul+0x206>
 800040c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000410:	bf18      	it	ne
 8000412:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000416:	d1d1      	bne.n	80003bc <__aeabi_dmul+0x19c>
 8000418:	ea81 0103 	eor.w	r1, r1, r3
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	f04f 0000 	mov.w	r0, #0
 8000424:	bd70      	pop	{r4, r5, r6, pc}
 8000426:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042a:	bf06      	itte	eq
 800042c:	4610      	moveq	r0, r2
 800042e:	4619      	moveq	r1, r3
 8000430:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000434:	d019      	beq.n	800046a <__aeabi_dmul+0x24a>
 8000436:	ea94 0f0c 	teq	r4, ip
 800043a:	d102      	bne.n	8000442 <__aeabi_dmul+0x222>
 800043c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000440:	d113      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000442:	ea95 0f0c 	teq	r5, ip
 8000446:	d105      	bne.n	8000454 <__aeabi_dmul+0x234>
 8000448:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800044c:	bf1c      	itt	ne
 800044e:	4610      	movne	r0, r2
 8000450:	4619      	movne	r1, r3
 8000452:	d10a      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000454:	ea81 0103 	eor.w	r1, r1, r3
 8000458:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800045c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd70      	pop	{r4, r5, r6, pc}
 800046a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800046e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000472:	bd70      	pop	{r4, r5, r6, pc}

08000474 <__aeabi_drsub>:
 8000474:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e002      	b.n	8000480 <__adddf3>
 800047a:	bf00      	nop

0800047c <__aeabi_dsub>:
 800047c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000480 <__adddf3>:
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000486:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048a:	ea94 0f05 	teq	r4, r5
 800048e:	bf08      	it	eq
 8000490:	ea90 0f02 	teqeq	r0, r2
 8000494:	bf1f      	itttt	ne
 8000496:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800049e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a6:	f000 80e2 	beq.w	800066e <__adddf3+0x1ee>
 80004aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b2:	bfb8      	it	lt
 80004b4:	426d      	neglt	r5, r5
 80004b6:	dd0c      	ble.n	80004d2 <__adddf3+0x52>
 80004b8:	442c      	add	r4, r5
 80004ba:	ea80 0202 	eor.w	r2, r0, r2
 80004be:	ea81 0303 	eor.w	r3, r1, r3
 80004c2:	ea82 0000 	eor.w	r0, r2, r0
 80004c6:	ea83 0101 	eor.w	r1, r3, r1
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	2d36      	cmp	r5, #54	@ 0x36
 80004d4:	bf88      	it	hi
 80004d6:	bd30      	pophi	{r4, r5, pc}
 80004d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e8:	d002      	beq.n	80004f0 <__adddf3+0x70>
 80004ea:	4240      	negs	r0, r0
 80004ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004fc:	d002      	beq.n	8000504 <__adddf3+0x84>
 80004fe:	4252      	negs	r2, r2
 8000500:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000504:	ea94 0f05 	teq	r4, r5
 8000508:	f000 80a7 	beq.w	800065a <__adddf3+0x1da>
 800050c:	f1a4 0401 	sub.w	r4, r4, #1
 8000510:	f1d5 0e20 	rsbs	lr, r5, #32
 8000514:	db0d      	blt.n	8000532 <__adddf3+0xb2>
 8000516:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051a:	fa22 f205 	lsr.w	r2, r2, r5
 800051e:	1880      	adds	r0, r0, r2
 8000520:	f141 0100 	adc.w	r1, r1, #0
 8000524:	fa03 f20e 	lsl.w	r2, r3, lr
 8000528:	1880      	adds	r0, r0, r2
 800052a:	fa43 f305 	asr.w	r3, r3, r5
 800052e:	4159      	adcs	r1, r3
 8000530:	e00e      	b.n	8000550 <__adddf3+0xd0>
 8000532:	f1a5 0520 	sub.w	r5, r5, #32
 8000536:	f10e 0e20 	add.w	lr, lr, #32
 800053a:	2a01      	cmp	r2, #1
 800053c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000540:	bf28      	it	cs
 8000542:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000546:	fa43 f305 	asr.w	r3, r3, r5
 800054a:	18c0      	adds	r0, r0, r3
 800054c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	d507      	bpl.n	8000566 <__adddf3+0xe6>
 8000556:	f04f 0e00 	mov.w	lr, #0
 800055a:	f1dc 0c00 	rsbs	ip, ip, #0
 800055e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000562:	eb6e 0101 	sbc.w	r1, lr, r1
 8000566:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800056a:	d31b      	bcc.n	80005a4 <__adddf3+0x124>
 800056c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000570:	d30c      	bcc.n	800058c <__adddf3+0x10c>
 8000572:	0849      	lsrs	r1, r1, #1
 8000574:	ea5f 0030 	movs.w	r0, r0, rrx
 8000578:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800057c:	f104 0401 	add.w	r4, r4, #1
 8000580:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000584:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000588:	f080 809a 	bcs.w	80006c0 <__adddf3+0x240>
 800058c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	ea41 0105 	orr.w	r1, r1, r5
 80005a2:	bd30      	pop	{r4, r5, pc}
 80005a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a8:	4140      	adcs	r0, r0
 80005aa:	eb41 0101 	adc.w	r1, r1, r1
 80005ae:	3c01      	subs	r4, #1
 80005b0:	bf28      	it	cs
 80005b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005b6:	d2e9      	bcs.n	800058c <__adddf3+0x10c>
 80005b8:	f091 0f00 	teq	r1, #0
 80005bc:	bf04      	itt	eq
 80005be:	4601      	moveq	r1, r0
 80005c0:	2000      	moveq	r0, #0
 80005c2:	fab1 f381 	clz	r3, r1
 80005c6:	bf08      	it	eq
 80005c8:	3320      	addeq	r3, #32
 80005ca:	f1a3 030b 	sub.w	r3, r3, #11
 80005ce:	f1b3 0220 	subs.w	r2, r3, #32
 80005d2:	da0c      	bge.n	80005ee <__adddf3+0x16e>
 80005d4:	320c      	adds	r2, #12
 80005d6:	dd08      	ble.n	80005ea <__adddf3+0x16a>
 80005d8:	f102 0c14 	add.w	ip, r2, #20
 80005dc:	f1c2 020c 	rsb	r2, r2, #12
 80005e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e4:	fa21 f102 	lsr.w	r1, r1, r2
 80005e8:	e00c      	b.n	8000604 <__adddf3+0x184>
 80005ea:	f102 0214 	add.w	r2, r2, #20
 80005ee:	bfd8      	it	le
 80005f0:	f1c2 0c20 	rsble	ip, r2, #32
 80005f4:	fa01 f102 	lsl.w	r1, r1, r2
 80005f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005fc:	bfdc      	itt	le
 80005fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000602:	4090      	lslle	r0, r2
 8000604:	1ae4      	subs	r4, r4, r3
 8000606:	bfa2      	ittt	ge
 8000608:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800060c:	4329      	orrge	r1, r5
 800060e:	bd30      	popge	{r4, r5, pc}
 8000610:	ea6f 0404 	mvn.w	r4, r4
 8000614:	3c1f      	subs	r4, #31
 8000616:	da1c      	bge.n	8000652 <__adddf3+0x1d2>
 8000618:	340c      	adds	r4, #12
 800061a:	dc0e      	bgt.n	800063a <__adddf3+0x1ba>
 800061c:	f104 0414 	add.w	r4, r4, #20
 8000620:	f1c4 0220 	rsb	r2, r4, #32
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f302 	lsl.w	r3, r1, r2
 800062c:	ea40 0003 	orr.w	r0, r0, r3
 8000630:	fa21 f304 	lsr.w	r3, r1, r4
 8000634:	ea45 0103 	orr.w	r1, r5, r3
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	f1c4 040c 	rsb	r4, r4, #12
 800063e:	f1c4 0220 	rsb	r2, r4, #32
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 f304 	lsl.w	r3, r1, r4
 800064a:	ea40 0003 	orr.w	r0, r0, r3
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	fa21 f004 	lsr.w	r0, r1, r4
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	f094 0f00 	teq	r4, #0
 800065e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000662:	bf06      	itte	eq
 8000664:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000668:	3401      	addeq	r4, #1
 800066a:	3d01      	subne	r5, #1
 800066c:	e74e      	b.n	800050c <__adddf3+0x8c>
 800066e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000672:	bf18      	it	ne
 8000674:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000678:	d029      	beq.n	80006ce <__adddf3+0x24e>
 800067a:	ea94 0f05 	teq	r4, r5
 800067e:	bf08      	it	eq
 8000680:	ea90 0f02 	teqeq	r0, r2
 8000684:	d005      	beq.n	8000692 <__adddf3+0x212>
 8000686:	ea54 0c00 	orrs.w	ip, r4, r0
 800068a:	bf04      	itt	eq
 800068c:	4619      	moveq	r1, r3
 800068e:	4610      	moveq	r0, r2
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	ea91 0f03 	teq	r1, r3
 8000696:	bf1e      	ittt	ne
 8000698:	2100      	movne	r1, #0
 800069a:	2000      	movne	r0, #0
 800069c:	bd30      	popne	{r4, r5, pc}
 800069e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a2:	d105      	bne.n	80006b0 <__adddf3+0x230>
 80006a4:	0040      	lsls	r0, r0, #1
 80006a6:	4149      	adcs	r1, r1
 80006a8:	bf28      	it	cs
 80006aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006b4:	bf3c      	itt	cc
 80006b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ba:	bd30      	popcc	{r4, r5, pc}
 80006bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf1a      	itte	ne
 80006d4:	4619      	movne	r1, r3
 80006d6:	4610      	movne	r0, r2
 80006d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006dc:	bf1c      	itt	ne
 80006de:	460b      	movne	r3, r1
 80006e0:	4602      	movne	r2, r0
 80006e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006e6:	bf06      	itte	eq
 80006e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ec:	ea91 0f03 	teqeq	r1, r3
 80006f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006f4:	bd30      	pop	{r4, r5, pc}
 80006f6:	bf00      	nop

080006f8 <__aeabi_ui2d>:
 80006f8:	f090 0f00 	teq	r0, #0
 80006fc:	bf04      	itt	eq
 80006fe:	2100      	moveq	r1, #0
 8000700:	4770      	bxeq	lr
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000708:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070c:	f04f 0500 	mov.w	r5, #0
 8000710:	f04f 0100 	mov.w	r1, #0
 8000714:	e750      	b.n	80005b8 <__adddf3+0x138>
 8000716:	bf00      	nop

08000718 <__aeabi_i2d>:
 8000718:	f090 0f00 	teq	r0, #0
 800071c:	bf04      	itt	eq
 800071e:	2100      	moveq	r1, #0
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000728:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800072c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000730:	bf48      	it	mi
 8000732:	4240      	negmi	r0, r0
 8000734:	f04f 0100 	mov.w	r1, #0
 8000738:	e73e      	b.n	80005b8 <__adddf3+0x138>
 800073a:	bf00      	nop

0800073c <__aeabi_f2d>:
 800073c:	0042      	lsls	r2, r0, #1
 800073e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000742:	ea4f 0131 	mov.w	r1, r1, rrx
 8000746:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074a:	bf1f      	itttt	ne
 800074c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000750:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000754:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000758:	4770      	bxne	lr
 800075a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800075e:	bf08      	it	eq
 8000760:	4770      	bxeq	lr
 8000762:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000766:	bf04      	itt	eq
 8000768:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800076c:	4770      	bxeq	lr
 800076e:	b530      	push	{r4, r5, lr}
 8000770:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	e71c      	b.n	80005b8 <__adddf3+0x138>
 800077e:	bf00      	nop

08000780 <__aeabi_ul2d>:
 8000780:	ea50 0201 	orrs.w	r2, r0, r1
 8000784:	bf08      	it	eq
 8000786:	4770      	bxeq	lr
 8000788:	b530      	push	{r4, r5, lr}
 800078a:	f04f 0500 	mov.w	r5, #0
 800078e:	e00a      	b.n	80007a6 <__aeabi_l2d+0x16>

08000790 <__aeabi_l2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800079e:	d502      	bpl.n	80007a6 <__aeabi_l2d+0x16>
 80007a0:	4240      	negs	r0, r0
 80007a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b2:	f43f aed8 	beq.w	8000566 <__adddf3+0xe6>
 80007b6:	f04f 0203 	mov.w	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ce:	f1c2 0320 	rsb	r3, r2, #32
 80007d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007d6:	fa20 f002 	lsr.w	r0, r0, r2
 80007da:	fa01 fe03 	lsl.w	lr, r1, r3
 80007de:	ea40 000e 	orr.w	r0, r0, lr
 80007e2:	fa21 f102 	lsr.w	r1, r1, r2
 80007e6:	4414      	add	r4, r2
 80007e8:	e6bd      	b.n	8000566 <__adddf3+0xe6>
 80007ea:	bf00      	nop

080007ec <__aeabi_d2f>:
 80007ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007f4:	bf24      	itt	cs
 80007f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007fe:	d90d      	bls.n	800081c <__aeabi_d2f+0x30>
 8000800:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000804:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000808:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800080c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000810:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000814:	bf08      	it	eq
 8000816:	f020 0001 	biceq.w	r0, r0, #1
 800081a:	4770      	bx	lr
 800081c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000820:	d121      	bne.n	8000866 <__aeabi_d2f+0x7a>
 8000822:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000826:	bfbc      	itt	lt
 8000828:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800082c:	4770      	bxlt	lr
 800082e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000832:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000836:	f1c2 0218 	rsb	r2, r2, #24
 800083a:	f1c2 0c20 	rsb	ip, r2, #32
 800083e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000842:	fa20 f002 	lsr.w	r0, r0, r2
 8000846:	bf18      	it	ne
 8000848:	f040 0001 	orrne.w	r0, r0, #1
 800084c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000850:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000854:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000858:	ea40 000c 	orr.w	r0, r0, ip
 800085c:	fa23 f302 	lsr.w	r3, r3, r2
 8000860:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000864:	e7cc      	b.n	8000800 <__aeabi_d2f+0x14>
 8000866:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800086a:	d107      	bne.n	800087c <__aeabi_d2f+0x90>
 800086c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000870:	bf1e      	ittt	ne
 8000872:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000876:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800087a:	4770      	bxne	lr
 800087c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000880:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000884:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop

0800088c <vApplicationIdleHook>:
void PIDTask(void const * argument);

/* USER CODE BEGIN PFP */

void vApplicationIdleHook(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
	// FreeRTOS config param: USE_IDLE_HOOK enable
    // Wait For Interrupt
    // garante que acorda via ADC, UART, EXTI, etc
    __WFI();   // CPU entra em sleep até próxima interrupção
 8000890:	bf30      	wfi
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
	// Ao ler AD abre o semaforo para a tarefa de PID
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(sem_adc1, &xHigherPriorityTaskWoken);
 80008a8:	4b0b      	ldr	r3, [pc, #44]	@ (80008d8 <HAL_ADC_ConvCpltCallback+0x3c>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f107 020c 	add.w	r2, r7, #12
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f005 fffa 	bl	80068ac <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d007      	beq.n	80008ce <HAL_ADC_ConvCpltCallback+0x32>
 80008be:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <HAL_ADC_ConvCpltCallback+0x40>)
 80008c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	f3bf 8f4f 	dsb	sy
 80008ca:	f3bf 8f6f 	isb	sy
}
 80008ce:	bf00      	nop
 80008d0:	3710      	adds	r7, #16
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	20000210 	.word	0x20000210
 80008dc:	e000ed04 	.word	0xe000ed04

080008e0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80008e0:	b590      	push	{r4, r7, lr}
 80008e2:	b087      	sub	sp, #28
 80008e4:	af02      	add	r7, sp, #8
 80008e6:	4603      	mov	r3, r0
 80008e8:	80fb      	strh	r3, [r7, #6]
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 80008ee:	2028      	movs	r0, #40	@ 0x28
 80008f0:	f002 fb54 	bl	8002f9c <HAL_NVIC_DisableIRQ>

    switch (GPIO_Pin)
 80008f4:	88fb      	ldrh	r3, [r7, #6]
 80008f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008fa:	d009      	beq.n	8000910 <HAL_GPIO_EXTI_Callback+0x30>
 80008fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000900:	dc30      	bgt.n	8000964 <HAL_GPIO_EXTI_Callback+0x84>
 8000902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000906:	d01f      	beq.n	8000948 <HAL_GPIO_EXTI_Callback+0x68>
 8000908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800090c:	d00e      	beq.n	800092c <HAL_GPIO_EXTI_Callback+0x4c>
 800090e:	e029      	b.n	8000964 <HAL_GPIO_EXTI_Callback+0x84>
    {
        case GPIO_PIN_13:
        {
        	xTimerStartFromISR(btn_c13_debounce, &pxHigherPriorityTaskWoken);
 8000910:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000912:	681c      	ldr	r4, [r3, #0]
 8000914:	f006 fe32 	bl	800757c <xTaskGetTickCountFromISR>
 8000918:	4602      	mov	r2, r0
 800091a:	f107 030c 	add.w	r3, r7, #12
 800091e:	2100      	movs	r1, #0
 8000920:	9100      	str	r1, [sp, #0]
 8000922:	2106      	movs	r1, #6
 8000924:	4620      	mov	r0, r4
 8000926:	f007 fc0b 	bl	8008140 <xTimerGenericCommand>
        	break;
 800092a:	e01f      	b.n	800096c <HAL_GPIO_EXTI_Callback+0x8c>
        }
        case GPIO_PIN_12:
        {
        	xTimerStartFromISR(btn_c12_debounce, &pxHigherPriorityTaskWoken);
 800092c:	4b17      	ldr	r3, [pc, #92]	@ (800098c <HAL_GPIO_EXTI_Callback+0xac>)
 800092e:	681c      	ldr	r4, [r3, #0]
 8000930:	f006 fe24 	bl	800757c <xTaskGetTickCountFromISR>
 8000934:	4602      	mov	r2, r0
 8000936:	f107 030c 	add.w	r3, r7, #12
 800093a:	2100      	movs	r1, #0
 800093c:	9100      	str	r1, [sp, #0]
 800093e:	2106      	movs	r1, #6
 8000940:	4620      	mov	r0, r4
 8000942:	f007 fbfd 	bl	8008140 <xTimerGenericCommand>
        	break;
 8000946:	e011      	b.n	800096c <HAL_GPIO_EXTI_Callback+0x8c>
        }
        case GPIO_PIN_10:
        {
        	xTimerStartFromISR(btn_c10_debounce, &pxHigherPriorityTaskWoken);
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <HAL_GPIO_EXTI_Callback+0xb0>)
 800094a:	681c      	ldr	r4, [r3, #0]
 800094c:	f006 fe16 	bl	800757c <xTaskGetTickCountFromISR>
 8000950:	4602      	mov	r2, r0
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	2100      	movs	r1, #0
 8000958:	9100      	str	r1, [sp, #0]
 800095a:	2106      	movs	r1, #6
 800095c:	4620      	mov	r0, r4
 800095e:	f007 fbef 	bl	8008140 <xTimerGenericCommand>
        	break;
 8000962:	e003      	b.n	800096c <HAL_GPIO_EXTI_Callback+0x8c>
        }
        default:
        {
        	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000964:	2028      	movs	r0, #40	@ 0x28
 8000966:	f002 fb0b 	bl	8002f80 <HAL_NVIC_EnableIRQ>
 800096a:	e00a      	b.n	8000982 <HAL_GPIO_EXTI_Callback+0xa2>
        	return;
        }
    }
    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d007      	beq.n	8000982 <HAL_GPIO_EXTI_Callback+0xa2>
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000974:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	f3bf 8f4f 	dsb	sy
 800097e:	f3bf 8f6f 	isb	sy
}
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	20000214 	.word	0x20000214
 800098c:	20000218 	.word	0x20000218
 8000990:	2000021c 	.word	0x2000021c
 8000994:	e000ed04 	.word	0xe000ed04

08000998 <btn_c13_callback>:

void btn_c13_callback(TimerHandle_t xTimer)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	pid_reset(&pid_controller);
 80009a0:	4806      	ldr	r0, [pc, #24]	@ (80009bc <btn_c13_callback+0x24>)
 80009a2:	f000 fb8f 	bl	80010c4 <pid_reset>
	waveform_next_wave(&waveform_selector);
 80009a6:	4806      	ldr	r0, [pc, #24]	@ (80009c0 <btn_c13_callback+0x28>)
 80009a8:	f000 fdf8 	bl	800159c <waveform_next_wave>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 80009ac:	2028      	movs	r0, #40	@ 0x28
 80009ae:	f002 fae7 	bl	8002f80 <HAL_NVIC_EnableIRQ>
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000228 	.word	0x20000228
 80009c0:	20000220 	.word	0x20000220

080009c4 <btn_c12_callback>:

void btn_c12_callback(TimerHandle_t xTimer)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	waveform_update_amplitude(&waveform_selector, -1);
 80009cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <btn_c12_callback+0x20>)
 80009d2:	f000 fdff 	bl	80015d4 <waveform_update_amplitude>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 80009d6:	2028      	movs	r0, #40	@ 0x28
 80009d8:	f002 fad2 	bl	8002f80 <HAL_NVIC_EnableIRQ>
}
 80009dc:	bf00      	nop
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000220 	.word	0x20000220

080009e8 <btn_c10_callback>:

void btn_c10_callback(TimerHandle_t xTimer)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
	waveform_update_amplitude(&waveform_selector, 1);
 80009f0:	2101      	movs	r1, #1
 80009f2:	4805      	ldr	r0, [pc, #20]	@ (8000a08 <btn_c10_callback+0x20>)
 80009f4:	f000 fdee 	bl	80015d4 <waveform_update_amplitude>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 80009f8:	2028      	movs	r0, #40	@ 0x28
 80009fa:	f002 fac1 	bl	8002f80 <HAL_NVIC_EnableIRQ>
}
 80009fe:	bf00      	nop
 8000a00:	3708      	adds	r7, #8
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000220 	.word	0x20000220

08000a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a0c:	b5b0      	push	{r4, r5, r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a12:	f000 fe36 	bl	8001682 <HAL_Init>

  /* USER CODE BEGIN Init */
  waveform_init(&waveform_selector, MAX_VOLTAGE);
 8000a16:	211e      	movs	r1, #30
 8000a18:	4833      	ldr	r0, [pc, #204]	@ (8000ae8 <main+0xdc>)
 8000a1a:	f000 fd6d 	bl	80014f8 <waveform_init>
  pid_init(&pid_controller, Kp, Ki, Kd, TIMER_COUNT, MAX_VOLTAGE);
 8000a1e:	221e      	movs	r2, #30
 8000a20:	f244 2168 	movw	r1, #17000	@ 0x4268
 8000a24:	ed9f 1a31 	vldr	s2, [pc, #196]	@ 8000aec <main+0xe0>
 8000a28:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8000af0 <main+0xe4>
 8000a2c:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8000af4 <main+0xe8>
 8000a30:	4831      	ldr	r0, [pc, #196]	@ (8000af8 <main+0xec>)
 8000a32:	f000 faa1 	bl	8000f78 <pid_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a36:	f000 f881 	bl	8000b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a3a:	f000 f9ed 	bl	8000e18 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a3e:	f000 f9b9 	bl	8000db4 <MX_DMA_Init>
  MX_TIM2_Init();
 8000a42:	f000 f941 	bl	8000cc8 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000a46:	f000 f8c5 	bl	8000bd4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000a4a:	217f      	movs	r1, #127	@ 0x7f
 8000a4c:	482b      	ldr	r0, [pc, #172]	@ (8000afc <main+0xf0>)
 8000a4e:	f002 f89b 	bl	8002b88 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_buffer, 1);
 8000a52:	2201      	movs	r2, #1
 8000a54:	492a      	ldr	r1, [pc, #168]	@ (8000b00 <main+0xf4>)
 8000a56:	4829      	ldr	r0, [pc, #164]	@ (8000afc <main+0xf0>)
 8000a58:	f001 fa12 	bl	8001e80 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t*)&duty_cycle_buffer, 1);
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	4a29      	ldr	r2, [pc, #164]	@ (8000b04 <main+0xf8>)
 8000a60:	2104      	movs	r1, #4
 8000a62:	4829      	ldr	r0, [pc, #164]	@ (8000b08 <main+0xfc>)
 8000a64:	f004 f828 	bl	8004ab8 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8000a68:	4827      	ldr	r0, [pc, #156]	@ (8000b08 <main+0xfc>)
 8000a6a:	f003 fef7 	bl	800485c <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  sem_adc1 = xSemaphoreCreateBinary();
 8000a6e:	2203      	movs	r2, #3
 8000a70:	2100      	movs	r1, #0
 8000a72:	2001      	movs	r0, #1
 8000a74:	f005 fd24 	bl	80064c0 <xQueueGenericCreate>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4a24      	ldr	r2, [pc, #144]	@ (8000b0c <main+0x100>)
 8000a7c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  btn_c13_debounce = xTimerCreate("BTNC13", 50, pdFALSE, NULL, btn_c13_callback);
 8000a7e:	4b24      	ldr	r3, [pc, #144]	@ (8000b10 <main+0x104>)
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	2200      	movs	r2, #0
 8000a86:	2132      	movs	r1, #50	@ 0x32
 8000a88:	4822      	ldr	r0, [pc, #136]	@ (8000b14 <main+0x108>)
 8000a8a:	f007 fafb 	bl	8008084 <xTimerCreate>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	4a21      	ldr	r2, [pc, #132]	@ (8000b18 <main+0x10c>)
 8000a92:	6013      	str	r3, [r2, #0]
  btn_c12_debounce = xTimerCreate("BTNC12", 50, pdFALSE, NULL, btn_c12_callback);
 8000a94:	4b21      	ldr	r3, [pc, #132]	@ (8000b1c <main+0x110>)
 8000a96:	9300      	str	r3, [sp, #0]
 8000a98:	2300      	movs	r3, #0
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2132      	movs	r1, #50	@ 0x32
 8000a9e:	4820      	ldr	r0, [pc, #128]	@ (8000b20 <main+0x114>)
 8000aa0:	f007 faf0 	bl	8008084 <xTimerCreate>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	4a1f      	ldr	r2, [pc, #124]	@ (8000b24 <main+0x118>)
 8000aa8:	6013      	str	r3, [r2, #0]
  btn_c10_debounce = xTimerCreate("BTNC10", 50, pdFALSE, NULL, btn_c10_callback);
 8000aaa:	4b1f      	ldr	r3, [pc, #124]	@ (8000b28 <main+0x11c>)
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	2300      	movs	r3, #0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2132      	movs	r1, #50	@ 0x32
 8000ab4:	481d      	ldr	r0, [pc, #116]	@ (8000b2c <main+0x120>)
 8000ab6:	f007 fae5 	bl	8008084 <xTimerCreate>
 8000aba:	4603      	mov	r3, r0
 8000abc:	4a1c      	ldr	r2, [pc, #112]	@ (8000b30 <main+0x124>)
 8000abe:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PID */
  osThreadDef(PID, PIDTask, osPriorityNormal, 0, 128);
 8000ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b34 <main+0x128>)
 8000ac2:	1d3c      	adds	r4, r7, #4
 8000ac4:	461d      	mov	r5, r3
 8000ac6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ac8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aca:	682b      	ldr	r3, [r5, #0]
 8000acc:	6023      	str	r3, [r4, #0]
  PIDHandle = osThreadCreate(osThread(PID), NULL);
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f005 fbaf 	bl	8006236 <osThreadCreate>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	4a17      	ldr	r2, [pc, #92]	@ (8000b38 <main+0x12c>)
 8000adc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ade:	f005 fba3 	bl	8006228 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ae2:	bf00      	nop
 8000ae4:	e7fd      	b.n	8000ae2 <main+0xd6>
 8000ae6:	bf00      	nop
 8000ae8:	20000220 	.word	0x20000220
 8000aec:	3d4ccccd 	.word	0x3d4ccccd
 8000af0:	3e4ccccd 	.word	0x3e4ccccd
 8000af4:	3db851ec 	.word	0x3db851ec
 8000af8:	20000228 	.word	0x20000228
 8000afc:	20000090 	.word	0x20000090
 8000b00:	2000020c 	.word	0x2000020c
 8000b04:	2000020e 	.word	0x2000020e
 8000b08:	2000015c 	.word	0x2000015c
 8000b0c:	20000210 	.word	0x20000210
 8000b10:	08000999 	.word	0x08000999
 8000b14:	08009190 	.word	0x08009190
 8000b18:	20000214 	.word	0x20000214
 8000b1c:	080009c5 	.word	0x080009c5
 8000b20:	08009198 	.word	0x08009198
 8000b24:	20000218 	.word	0x20000218
 8000b28:	080009e9 	.word	0x080009e9
 8000b2c:	080091a0 	.word	0x080091a0
 8000b30:	2000021c 	.word	0x2000021c
 8000b34:	080091ac 	.word	0x080091ac
 8000b38:	20000208 	.word	0x20000208

08000b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b094      	sub	sp, #80	@ 0x50
 8000b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b42:	f107 0318 	add.w	r3, r7, #24
 8000b46:	2238      	movs	r2, #56	@ 0x38
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f008 fa24 	bl	8008f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]
 8000b5a:	60da      	str	r2, [r3, #12]
 8000b5c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f002 fe36 	bl	80037d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b64:	2302      	movs	r3, #2
 8000b66:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b6e:	2340      	movs	r3, #64	@ 0x40
 8000b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b72:	2302      	movs	r3, #2
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b76:	2302      	movs	r3, #2
 8000b78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000b7a:	2304      	movs	r3, #4
 8000b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b7e:	2355      	movs	r3, #85	@ 0x55
 8000b80:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b82:	2302      	movs	r3, #2
 8000b84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b86:	2302      	movs	r3, #2
 8000b88:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b8e:	f107 0318 	add.w	r3, r7, #24
 8000b92:	4618      	mov	r0, r3
 8000b94:	f002 fed0 	bl	8003938 <HAL_RCC_OscConfig>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b9e:	f000 f9e5 	bl	8000f6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba2:	230f      	movs	r3, #15
 8000ba4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2104      	movs	r1, #4
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f003 f9ce 	bl	8003f5c <HAL_RCC_ClockConfig>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000bc6:	f000 f9d1 	bl	8000f6c <Error_Handler>
  }
}
 8000bca:	bf00      	nop
 8000bcc:	3750      	adds	r7, #80	@ 0x50
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	@ 0x30
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2220      	movs	r2, #32
 8000bea:	2100      	movs	r1, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f008 f9d3 	bl	8008f98 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bf2:	4b33      	ldr	r3, [pc, #204]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000bf4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000bf8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bfa:	4b31      	ldr	r3, [pc, #196]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000bfc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000c00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c02:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c08:	4b2d      	ldr	r3, [pc, #180]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c14:	4b2a      	ldr	r3, [pc, #168]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c1a:	4b29      	ldr	r3, [pc, #164]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c1c:	2204      	movs	r2, #4
 8000c1e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c20:	4b27      	ldr	r3, [pc, #156]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c26:	4b26      	ldr	r3, [pc, #152]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000c2c:	4b24      	ldr	r3, [pc, #144]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c32:	4b23      	ldr	r3, [pc, #140]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000c3a:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c3c:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 8000c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c42:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c44:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c48:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c52:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000c58:	4b19      	ldr	r3, [pc, #100]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c60:	4817      	ldr	r0, [pc, #92]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c62:	f000 ff89 	bl	8001b78 <HAL_ADC_Init>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000c6c:	f000 f97e 	bl	8000f6c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c70:	2300      	movs	r3, #0
 8000c72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4811      	ldr	r0, [pc, #68]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000c7c:	f001 ffe6 	bl	8002c4c <HAL_ADCEx_MultiModeConfigChannel>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000c86:	f000 f971 	bl	8000f6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <MX_ADC1_Init+0xf0>)
 8000c8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c8e:	2306      	movs	r3, #6
 8000c90:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c96:	237f      	movs	r3, #127	@ 0x7f
 8000c98:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4806      	ldr	r0, [pc, #24]	@ (8000cc0 <MX_ADC1_Init+0xec>)
 8000ca8:	f001 f9b2 	bl	8002010 <HAL_ADC_ConfigChannel>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000cb2:	f000 f95b 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb6:	bf00      	nop
 8000cb8:	3730      	adds	r7, #48	@ 0x30
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	20000090 	.word	0x20000090
 8000cc4:	04300002 	.word	0x04300002

08000cc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08e      	sub	sp, #56	@ 0x38
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	605a      	str	r2, [r3, #4]
 8000ce6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ce8:	463b      	mov	r3, r7
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
 8000cf4:	611a      	str	r2, [r3, #16]
 8000cf6:	615a      	str	r2, [r3, #20]
 8000cf8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000cfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000d02:	4b2b      	ldr	r3, [pc, #172]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d08:	4b29      	ldr	r3, [pc, #164]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16999;
 8000d0e:	4b28      	ldr	r3, [pc, #160]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d10:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000d14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d16:	4b26      	ldr	r3, [pc, #152]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d1c:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d22:	4823      	ldr	r0, [pc, #140]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d24:	f003 fd42 	bl	80047ac <HAL_TIM_Base_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000d2e:	f000 f91d 	bl	8000f6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	481c      	ldr	r0, [pc, #112]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d40:	f004 fb36 	bl	80053b0 <HAL_TIM_ConfigClockSource>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000d4a:	f000 f90f 	bl	8000f6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d4e:	4818      	ldr	r0, [pc, #96]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d50:	f003 fe50 	bl	80049f4 <HAL_TIM_PWM_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d5a:	f000 f907 	bl	8000f6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d5e:	2320      	movs	r3, #32
 8000d60:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d66:	f107 031c 	add.w	r3, r7, #28
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4810      	ldr	r0, [pc, #64]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d6e:	f005 f97b 	bl	8006068 <HAL_TIMEx_MasterConfigSynchronization>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000d78:	f000 f8f8 	bl	8000f6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d7c:	2360      	movs	r3, #96	@ 0x60
 8000d7e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d84:	2300      	movs	r3, #0
 8000d86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	2204      	movs	r2, #4
 8000d90:	4619      	mov	r1, r3
 8000d92:	4807      	ldr	r0, [pc, #28]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000d94:	f004 f9f8 	bl	8005188 <HAL_TIM_PWM_ConfigChannel>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000d9e:	f000 f8e5 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000da2:	4803      	ldr	r0, [pc, #12]	@ (8000db0 <MX_TIM2_Init+0xe8>)
 8000da4:	f000 faa2 	bl	80012ec <HAL_TIM_MspPostInit>

}
 8000da8:	bf00      	nop
 8000daa:	3738      	adds	r7, #56	@ 0x38
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	2000015c 	.word	0x2000015c

08000db4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000dba:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dbe:	4a15      	ldr	r2, [pc, #84]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000dc0:	f043 0304 	orr.w	r3, r3, #4
 8000dc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000dc6:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000dd2:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6493      	str	r3, [r2, #72]	@ 0x48
 8000dde:	4b0d      	ldr	r3, [pc, #52]	@ (8000e14 <MX_DMA_Init+0x60>)
 8000de0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2105      	movs	r1, #5
 8000dee:	200b      	movs	r0, #11
 8000df0:	f002 f8ac 	bl	8002f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000df4:	200b      	movs	r0, #11
 8000df6:	f002 f8c3 	bl	8002f80 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2105      	movs	r1, #5
 8000dfe:	200c      	movs	r0, #12
 8000e00:	f002 f8a4 	bl	8002f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000e04:	200c      	movs	r0, #12
 8000e06:	f002 f8bb 	bl	8002f80 <HAL_NVIC_EnableIRQ>

}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e32:	4a1e      	ldr	r2, [pc, #120]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e34:	f043 0304 	orr.w	r3, r3, #4
 8000e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3e:	f003 0304 	and.w	r3, r3, #4
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e46:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e4a:	4a18      	ldr	r2, [pc, #96]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e4c:	f043 0320 	orr.w	r3, r3, #32
 8000e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e52:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e56:	f003 0320 	and.w	r3, r3, #32
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e62:	4a12      	ldr	r2, [pc, #72]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e6a:	4b10      	ldr	r3, [pc, #64]	@ (8000eac <MX_GPIO_Init+0x94>)
 8000e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PC13 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_12;
 8000e76:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8000e7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e7c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e86:	f107 030c 	add.w	r3, r7, #12
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4808      	ldr	r0, [pc, #32]	@ (8000eb0 <MX_GPIO_Init+0x98>)
 8000e8e:	f002 fb05 	bl	800349c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2105      	movs	r1, #5
 8000e96:	2028      	movs	r0, #40	@ 0x28
 8000e98:	f002 f858 	bl	8002f4c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e9c:	2028      	movs	r0, #40	@ 0x28
 8000e9e:	f002 f86f 	bl	8002f80 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ea2:	bf00      	nop
 8000ea4:	3720      	adds	r7, #32
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	48000800 	.word	0x48000800
 8000eb4:	00000000 	.word	0x00000000

08000eb8 <PIDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDTask */
void PIDTask(void const * argument)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 8000ec0:	4b19      	ldr	r3, [pc, #100]	@ (8000f28 <PIDTask+0x70>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f005 fe61 	bl	8006b90 <xQueueSemaphoreTake>

	buck_output = adc1_buffer * BUCK_CVT_FACTOR;
 8000ece:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <PIDTask+0x74>)
 8000ed0:	881b      	ldrh	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fc20 	bl	8000718 <__aeabi_i2d>
 8000ed8:	a311      	add	r3, pc, #68	@ (adr r3, 8000f20 <PIDTask+0x68>)
 8000eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ede:	f7ff f99f 	bl	8000220 <__aeabi_dmul>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	4610      	mov	r0, r2
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f7ff fc7f 	bl	80007ec <__aeabi_d2f>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	4a0f      	ldr	r2, [pc, #60]	@ (8000f30 <PIDTask+0x78>)
 8000ef2:	6013      	str	r3, [r2, #0]
	waveform_get_sample(&waveform_selector, &reference);
 8000ef4:	490f      	ldr	r1, [pc, #60]	@ (8000f34 <PIDTask+0x7c>)
 8000ef6:	4810      	ldr	r0, [pc, #64]	@ (8000f38 <PIDTask+0x80>)
 8000ef8:	f000 fb16 	bl	8001528 <waveform_get_sample>
	pid_compute(&pid_controller, &reference, &buck_output, &duty_cycle_buffer);
 8000efc:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <PIDTask+0x84>)
 8000efe:	4a0c      	ldr	r2, [pc, #48]	@ (8000f30 <PIDTask+0x78>)
 8000f00:	490c      	ldr	r1, [pc, #48]	@ (8000f34 <PIDTask+0x7c>)
 8000f02:	480f      	ldr	r0, [pc, #60]	@ (8000f40 <PIDTask+0x88>)
 8000f04:	f000 f867 	bl	8000fd6 <pid_compute>

    taskYIELD();
 8000f08:	4b0e      	ldr	r3, [pc, #56]	@ (8000f44 <PIDTask+0x8c>)
 8000f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	f3bf 8f4f 	dsb	sy
 8000f14:	f3bf 8f6f 	isb	sy
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 8000f18:	bf00      	nop
 8000f1a:	e7d1      	b.n	8000ec0 <PIDTask+0x8>
 8000f1c:	f3af 8000 	nop.w
 8000f20:	fdf03c03 	.word	0xfdf03c03
 8000f24:	3f7dffff 	.word	0x3f7dffff
 8000f28:	20000210 	.word	0x20000210
 8000f2c:	2000020c 	.word	0x2000020c
 8000f30:	20000240 	.word	0x20000240
 8000f34:	20000244 	.word	0x20000244
 8000f38:	20000220 	.word	0x20000220
 8000f3c:	2000020e 	.word	0x2000020e
 8000f40:	20000228 	.word	0x20000228
 8000f44:	e000ed04 	.word	0xe000ed04

08000f48 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a04      	ldr	r2, [pc, #16]	@ (8000f68 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d101      	bne.n	8000f5e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f5a:	f000 fbab 	bl	80016b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40014800 	.word	0x40014800

08000f6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f70:	b672      	cpsid	i
}
 8000f72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <Error_Handler+0x8>

08000f78 <pid_init>:
#include "pid.h"

void pid_init(PIDController *pid, float kp, float ki, float kd, uint16_t time_counter, uint8_t max_input)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b087      	sub	sp, #28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6178      	str	r0, [r7, #20]
 8000f80:	ed87 0a04 	vstr	s0, [r7, #16]
 8000f84:	edc7 0a03 	vstr	s1, [r7, #12]
 8000f88:	ed87 1a02 	vstr	s2, [r7, #8]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	80fb      	strh	r3, [r7, #6]
 8000f90:	4613      	mov	r3, r2
 8000f92:	717b      	strb	r3, [r7, #5]
	 * uP(k) = Kp*e(k)
	 * uI(k) = uI(k-1) + Ki*e(k)
	 * uD(k) = Kd*(e(k) - e(k-1))
	 * uPID = uP(k) + uI(k) + uD(k)
	 **/
	pid->duty_cycle_cvt = time_counter/max_input;
 8000f94:	88fa      	ldrh	r2, [r7, #6]
 8000f96:	797b      	ldrb	r3, [r7, #5]
 8000f98:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	801a      	strh	r2, [r3, #0]
	pid->max_input = max_input;
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	797a      	ldrb	r2, [r7, #5]
 8000fa6:	709a      	strb	r2, [r3, #2]

    pid->kp = kp;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	605a      	str	r2, [r3, #4]
    pid->ki = ki;
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	609a      	str	r2, [r3, #8]
    pid->kd = kd;
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	60da      	str	r2, [r3, #12]

    pid->e_prev = 0.0f;
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	611a      	str	r2, [r3, #16]
    pid->ui_prev = 0.0f;
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	f04f 0200 	mov.w	r2, #0
 8000fc8:	615a      	str	r2, [r3, #20]
}
 8000fca:	bf00      	nop
 8000fcc:	371c      	adds	r7, #28
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr

08000fd6 <pid_compute>:

void pid_compute(PIDController *pid, volatile float *reference, volatile float *measurement, volatile uint16_t *out)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b089      	sub	sp, #36	@ 0x24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
 8000fe2:	603b      	str	r3, [r7, #0]
    float e = *reference - *measurement;
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	ed93 7a00 	vldr	s14, [r3]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	edd3 7a00 	vldr	s15, [r3]
 8000ff0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ff4:	edc7 7a06 	vstr	s15, [r7, #24]
    float ui = pid->ui_prev + pid->ki * e;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	ed93 7a05 	vldr	s14, [r3, #20]
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	edd3 6a02 	vldr	s13, [r3, #8]
 8001004:	edd7 7a06 	vldr	s15, [r7, #24]
 8001008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800100c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001010:	edc7 7a05 	vstr	s15, [r7, #20]

    float pid_output = (pid->kp * e) + ui + (pid->kd * (e - pid->e_prev));
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	ed93 7a01 	vldr	s14, [r3, #4]
 800101a:	edd7 7a06 	vldr	s15, [r7, #24]
 800101e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001022:	edd7 7a05 	vldr	s15, [r7, #20]
 8001026:	ee37 7a27 	vadd.f32	s14, s14, s15
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	edd3 7a04 	vldr	s15, [r3, #16]
 8001036:	ed97 6a06 	vldr	s12, [r7, #24]
 800103a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800103e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001042:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001046:	edc7 7a07 	vstr	s15, [r7, #28]

    if(pid_output < 0)
 800104a:	edd7 7a07 	vldr	s15, [r7, #28]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	d503      	bpl.n	8001060 <pid_compute+0x8a>
    {
    	pid_output = 0;
 8001058:	f04f 0300 	mov.w	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
 800105e:	e014      	b.n	800108a <pid_compute+0xb4>
    }
    else if(pid_output > pid->max_input){
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	789b      	ldrb	r3, [r3, #2]
 8001064:	ee07 3a90 	vmov	s15, r3
 8001068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001070:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	dd07      	ble.n	800108a <pid_compute+0xb4>
    	pid_output = pid->max_input;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	789b      	ldrb	r3, [r3, #2]
 800107e:	ee07 3a90 	vmov	s15, r3
 8001082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001086:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    pid->e_prev = e;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	611a      	str	r2, [r3, #16]
    pid->ui_prev = ui;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	615a      	str	r2, [r3, #20]

    *out = (uint16_t)(pid_output * pid->duty_cycle_cvt);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	881b      	ldrh	r3, [r3, #0]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80010a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010ae:	ee17 3a90 	vmov	r3, s15
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	801a      	strh	r2, [r3, #0]
}
 80010b8:	bf00      	nop
 80010ba:	3724      	adds	r7, #36	@ 0x24
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <pid_reset>:

void pid_reset(PIDController *pid)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	/*
	 * Como a cada leitura do ADC é feito uma ação de controle
	 * estou bloqueando interrupção do ADC para impedir uma nova ação
	 * de controle enquanto é resetado
	 * */
	HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 80010cc:	2012      	movs	r0, #18
 80010ce:	f001 ff65 	bl	8002f9c <HAL_NVIC_DisableIRQ>

	pid->e_prev = 0.0f;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
	pid->ui_prev = 0.0f;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]

	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80010e2:	2012      	movs	r0, #18
 80010e4:	f001 ff4c 	bl	8002f80 <HAL_NVIC_EnableIRQ>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f6:	4b12      	ldr	r3, [pc, #72]	@ (8001140 <HAL_MspInit+0x50>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fa:	4a11      	ldr	r2, [pc, #68]	@ (8001140 <HAL_MspInit+0x50>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	6613      	str	r3, [r2, #96]	@ 0x60
 8001102:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <HAL_MspInit+0x50>)
 8001104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110e:	4b0c      	ldr	r3, [pc, #48]	@ (8001140 <HAL_MspInit+0x50>)
 8001110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001112:	4a0b      	ldr	r2, [pc, #44]	@ (8001140 <HAL_MspInit+0x50>)
 8001114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001118:	6593      	str	r3, [r2, #88]	@ 0x58
 800111a:	4b09      	ldr	r3, [pc, #36]	@ (8001140 <HAL_MspInit+0x50>)
 800111c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	210f      	movs	r1, #15
 800112a:	f06f 0001 	mvn.w	r0, #1
 800112e:	f001 ff0d 	bl	8002f4c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001132:	f002 fbf1 	bl	8003918 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40021000 	.word	0x40021000

08001144 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b09a      	sub	sp, #104	@ 0x68
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800115c:	f107 0310 	add.w	r3, r7, #16
 8001160:	2244      	movs	r2, #68	@ 0x44
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f007 ff17 	bl	8008f98 <memset>
  if(hadc->Instance==ADC1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001172:	d15f      	bne.n	8001234 <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001178:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800117a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800117e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001180:	f107 0310 	add.w	r3, r7, #16
 8001184:	4618      	mov	r0, r3
 8001186:	f003 f921 	bl	80043cc <HAL_RCCEx_PeriphCLKConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001190:	f7ff feec 	bl	8000f6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001194:	4b29      	ldr	r3, [pc, #164]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001198:	4a28      	ldr	r2, [pc, #160]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 800119a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800119e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a0:	4b26      	ldr	r3, [pc, #152]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 80011a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ac:	4b23      	ldr	r3, [pc, #140]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 80011ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b0:	4a22      	ldr	r2, [pc, #136]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b8:	4b20      	ldr	r3, [pc, #128]	@ (800123c <HAL_ADC_MspInit+0xf8>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011c4:	2301      	movs	r3, #1
 80011c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c8:	2303      	movs	r3, #3
 80011ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011d4:	4619      	mov	r1, r3
 80011d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011da:	f002 f95f 	bl	800349c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80011de:	4b18      	ldr	r3, [pc, #96]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011e0:	4a18      	ldr	r2, [pc, #96]	@ (8001244 <HAL_ADC_MspInit+0x100>)
 80011e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011e4:	4b16      	ldr	r3, [pc, #88]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011e6:	2205      	movs	r2, #5
 80011e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f0:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011f6:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011f8:	2280      	movs	r2, #128	@ 0x80
 80011fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011fc:	4b10      	ldr	r3, [pc, #64]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 80011fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001202:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001204:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 8001206:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800120a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 800120e:	2220      	movs	r2, #32
 8001210:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001212:	4b0b      	ldr	r3, [pc, #44]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001218:	4809      	ldr	r0, [pc, #36]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 800121a:	f001 fecd 	bl	8002fb8 <HAL_DMA_Init>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001224:	f7ff fea2 	bl	8000f6c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 800122c:	655a      	str	r2, [r3, #84]	@ 0x54
 800122e:	4a04      	ldr	r2, [pc, #16]	@ (8001240 <HAL_ADC_MspInit+0xfc>)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001234:	bf00      	nop
 8001236:	3768      	adds	r7, #104	@ 0x68
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000
 8001240:	200000fc 	.word	0x200000fc
 8001244:	40020008 	.word	0x40020008

08001248 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001258:	d13e      	bne.n	80012d8 <HAL_TIM_Base_MspInit+0x90>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800125a:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <HAL_TIM_Base_MspInit+0x98>)
 800125c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800125e:	4a20      	ldr	r2, [pc, #128]	@ (80012e0 <HAL_TIM_Base_MspInit+0x98>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	6593      	str	r3, [r2, #88]	@ 0x58
 8001266:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <HAL_TIM_Base_MspInit+0x98>)
 8001268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Channel2;
 8001272:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 8001274:	4a1c      	ldr	r2, [pc, #112]	@ (80012e8 <HAL_TIM_Base_MspInit+0xa0>)
 8001276:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 8001278:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 800127a:	2239      	movs	r2, #57	@ 0x39
 800127c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800127e:	4b19      	ldr	r3, [pc, #100]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 8001280:	2210      	movs	r2, #16
 8001282:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001284:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 800128c:	2280      	movs	r2, #128	@ 0x80
 800128e:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001290:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 8001292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001296:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001298:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 800129a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800129e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 80012a0:	4b10      	ldr	r3, [pc, #64]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 80012a2:	2220      	movs	r2, #32
 80012a4:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80012a6:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 80012ac:	480d      	ldr	r0, [pc, #52]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 80012ae:	f001 fe83 	bl	8002fb8 <HAL_DMA_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 80012b8:	f7ff fe58 	bl	8000f6c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a09      	ldr	r2, [pc, #36]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 80012c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80012c2:	4a08      	ldr	r2, [pc, #32]	@ (80012e4 <HAL_TIM_Base_MspInit+0x9c>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2105      	movs	r1, #5
 80012cc:	201c      	movs	r0, #28
 80012ce:	f001 fe3d 	bl	8002f4c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012d2:	201c      	movs	r0, #28
 80012d4:	f001 fe54 	bl	8002f80 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80012d8:	bf00      	nop
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40021000 	.word	0x40021000
 80012e4:	200001a8 	.word	0x200001a8
 80012e8:	4002001c 	.word	0x4002001c

080012ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b088      	sub	sp, #32
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800130c:	d11c      	bne.n	8001348 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b10      	ldr	r3, [pc, #64]	@ (8001350 <HAL_TIM_MspPostInit+0x64>)
 8001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001312:	4a0f      	ldr	r2, [pc, #60]	@ (8001350 <HAL_TIM_MspPostInit+0x64>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800131a:	4b0d      	ldr	r3, [pc, #52]	@ (8001350 <HAL_TIM_MspPostInit+0x64>)
 800131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001326:	2302      	movs	r3, #2
 8001328:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001332:	2300      	movs	r3, #0
 8001334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001336:	2301      	movs	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	4619      	mov	r1, r3
 8001340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001344:	f002 f8aa 	bl	800349c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001348:	bf00      	nop
 800134a:	3720      	adds	r7, #32
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40021000 	.word	0x40021000

08001354 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	@ 0x30
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001364:	4b2c      	ldr	r3, [pc, #176]	@ (8001418 <HAL_InitTick+0xc4>)
 8001366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001368:	4a2b      	ldr	r2, [pc, #172]	@ (8001418 <HAL_InitTick+0xc4>)
 800136a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800136e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001370:	4b29      	ldr	r3, [pc, #164]	@ (8001418 <HAL_InitTick+0xc4>)
 8001372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001374:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800137c:	f107 020c 	add.w	r2, r7, #12
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f002 ffa8 	bl	80042dc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800138c:	f002 ff90 	bl	80042b0 <HAL_RCC_GetPCLK2Freq>
 8001390:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001394:	4a21      	ldr	r2, [pc, #132]	@ (800141c <HAL_InitTick+0xc8>)
 8001396:	fba2 2303 	umull	r2, r3, r2, r3
 800139a:	0c9b      	lsrs	r3, r3, #18
 800139c:	3b01      	subs	r3, #1
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80013a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001420 <HAL_InitTick+0xcc>)
 80013a2:	4a20      	ldr	r2, [pc, #128]	@ (8001424 <HAL_InitTick+0xd0>)
 80013a4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80013a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001420 <HAL_InitTick+0xcc>)
 80013a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013ac:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80013ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001420 <HAL_InitTick+0xcc>)
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80013b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001420 <HAL_InitTick+0xcc>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ba:	4b19      	ldr	r3, [pc, #100]	@ (8001420 <HAL_InitTick+0xcc>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 80013c0:	4817      	ldr	r0, [pc, #92]	@ (8001420 <HAL_InitTick+0xcc>)
 80013c2:	f003 f9f3 	bl	80047ac <HAL_TIM_Base_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80013cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d11b      	bne.n	800140c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 80013d4:	4812      	ldr	r0, [pc, #72]	@ (8001420 <HAL_InitTick+0xcc>)
 80013d6:	f003 faa3 	bl	8004920 <HAL_TIM_Base_Start_IT>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80013e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d111      	bne.n	800140c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80013e8:	201a      	movs	r0, #26
 80013ea:	f001 fdc9 	bl	8002f80 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d808      	bhi.n	8001406 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	201a      	movs	r0, #26
 80013fa:	f001 fda7 	bl	8002f4c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <HAL_InitTick+0xd4>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	e002      	b.n	800140c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800140c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001410:	4618      	mov	r0, r3
 8001412:	3730      	adds	r7, #48	@ 0x30
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40021000 	.word	0x40021000
 800141c:	431bde83 	.word	0x431bde83
 8001420:	20000248 	.word	0x20000248
 8001424:	40014800 	.word	0x40014800
 8001428:	20000018 	.word	0x20000018

0800142c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <NMI_Handler+0x4>

08001434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001438:	bf00      	nop
 800143a:	e7fd      	b.n	8001438 <HardFault_Handler+0x4>

0800143c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001440:	bf00      	nop
 8001442:	e7fd      	b.n	8001440 <MemManage_Handler+0x4>

08001444 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	bf00      	nop
 8001452:	e7fd      	b.n	8001450 <UsageFault_Handler+0x4>

08001454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
	...

08001464 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001468:	4802      	ldr	r0, [pc, #8]	@ (8001474 <DMA1_Channel1_IRQHandler+0x10>)
 800146a:	f001 fec8 	bl	80031fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200000fc 	.word	0x200000fc

08001478 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 800147c:	4802      	ldr	r0, [pc, #8]	@ (8001488 <DMA1_Channel2_IRQHandler+0x10>)
 800147e:	f001 febe 	bl	80031fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200001a8 	.word	0x200001a8

0800148c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001490:	4802      	ldr	r0, [pc, #8]	@ (800149c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001492:	f003 fd29 	bl	8004ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000248 	.word	0x20000248

080014a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014a4:	4802      	ldr	r0, [pc, #8]	@ (80014b0 <TIM2_IRQHandler+0x10>)
 80014a6:	f003 fd1f 	bl	8004ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	2000015c 	.word	0x2000015c

080014b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80014b8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80014bc:	f002 f970 	bl	80037a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80014c0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80014c4:	f002 f96c 	bl	80037a0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80014c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014cc:	f002 f968 	bl	80037a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014d8:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <SystemInit+0x20>)
 80014da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014de:	4a05      	ldr	r2, [pc, #20]	@ (80014f4 <SystemInit+0x20>)
 80014e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <waveform_init>:
    triangle_wave,
	dc_wave
};

void waveform_init(WaveformCtrl *ctrl, uint8_t max_amplitude)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	70fb      	strb	r3, [r7, #3]
	ctrl->type = WAVE_SQUARE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	701a      	strb	r2, [r3, #0]
	ctrl->index = 0;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	805a      	strh	r2, [r3, #2]
	ctrl->amplitude = 1;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	711a      	strb	r2, [r3, #4]
	ctrl->max_amplitude = max_amplitude;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	78fa      	ldrb	r2, [r7, #3]
 800151a:	715a      	strb	r2, [r3, #5]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <waveform_get_sample>:

void waveform_get_sample(WaveformCtrl *ctrl, volatile float *out)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
	/* Desablitando interrupções para impedir a troca de onda
	 * e/ou amplitude durante o retorno da referencia
	 * */
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001532:	2028      	movs	r0, #40	@ 0x28
 8001534:	f001 fd32 	bl	8002f9c <HAL_NVIC_DisableIRQ>

	*out = waveforms[ctrl->type][ctrl->index] * ctrl->amplitude;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	461a      	mov	r2, r3
 8001540:	4b15      	ldr	r3, [pc, #84]	@ (8001598 <waveform_get_sample+0x70>)
 8001542:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	885b      	ldrh	r3, [r3, #2]
 800154a:	b29b      	uxth	r3, r3
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	ed93 7a00 	vldr	s14, [r3]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	b25b      	sxtb	r3, r3
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	edc3 7a00 	vstr	s15, [r3]
	ctrl->index++;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	885b      	ldrh	r3, [r3, #2]
 8001570:	b29b      	uxth	r3, r3
 8001572:	3301      	adds	r3, #1
 8001574:	b29a      	uxth	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	805a      	strh	r2, [r3, #2]
	if (ctrl->index >= N_POINTS) {
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	885b      	ldrh	r3, [r3, #2]
 800157e:	b29b      	uxth	r3, r3
 8001580:	2b63      	cmp	r3, #99	@ 0x63
 8001582:	d902      	bls.n	800158a <waveform_get_sample+0x62>
		ctrl->index = 0;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	805a      	strh	r2, [r3, #2]
	}

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800158a:	2028      	movs	r0, #40	@ 0x28
 800158c:	f001 fcf8 	bl	8002f80 <HAL_NVIC_EnableIRQ>
}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000004 	.word	0x20000004

0800159c <waveform_next_wave>:

void waveform_next_wave(WaveformCtrl *ctrl)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    ctrl->type++;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	3301      	adds	r3, #1
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	701a      	strb	r2, [r3, #0]

    if (ctrl->type >= WAVE_MAX) {
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d902      	bls.n	80015c2 <waveform_next_wave+0x26>
        ctrl->type = WAVE_SQUARE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	701a      	strb	r2, [r3, #0]
    }

    ctrl->index = 0;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	805a      	strh	r2, [r3, #2]
}
 80015c8:	bf00      	nop
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <waveform_update_amplitude>:

void waveform_update_amplitude(WaveformCtrl *ctrl, int16_t delta)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
    ctrl->amplitude += delta;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	791b      	ldrb	r3, [r3, #4]
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	887b      	ldrh	r3, [r7, #2]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	4413      	add	r3, r2
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	b25a      	sxtb	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	711a      	strb	r2, [r3, #4]

    if (ctrl->amplitude > ctrl->max_amplitude) {
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	791b      	ldrb	r3, [r3, #4]
 80015fa:	b25b      	sxtb	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	795b      	ldrb	r3, [r3, #5]
 8001602:	429a      	cmp	r2, r3
 8001604:	dd05      	ble.n	8001612 <waveform_update_amplitude+0x3e>
        ctrl->amplitude = ctrl->max_amplitude;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	795b      	ldrb	r3, [r3, #5]
 800160a:	b25a      	sxtb	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	711a      	strb	r2, [r3, #4]
    } else if (ctrl->amplitude < 0) {
        ctrl->amplitude = 0;
    }
}
 8001610:	e007      	b.n	8001622 <waveform_update_amplitude+0x4e>
    } else if (ctrl->amplitude < 0) {
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	791b      	ldrb	r3, [r3, #4]
 8001616:	b25b      	sxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	da02      	bge.n	8001622 <waveform_update_amplitude+0x4e>
        ctrl->amplitude = 0;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	711a      	strb	r2, [r3, #4]
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001630:	480d      	ldr	r0, [pc, #52]	@ (8001668 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001632:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001634:	f7ff ff4e 	bl	80014d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <LoopForever+0x6>)
  ldr r1, =_edata
 800163a:	490d      	ldr	r1, [pc, #52]	@ (8001670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800163c:	4a0d      	ldr	r2, [pc, #52]	@ (8001674 <LoopForever+0xe>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001640:	e002      	b.n	8001648 <LoopCopyDataInit>

08001642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001646:	3304      	adds	r3, #4

08001648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800164a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800164c:	d3f9      	bcc.n	8001642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164e:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001650:	4c0a      	ldr	r4, [pc, #40]	@ (800167c <LoopForever+0x16>)
  movs r3, #0
 8001652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001654:	e001      	b.n	800165a <LoopFillZerobss>

08001656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001658:	3204      	adds	r2, #4

0800165a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800165a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800165c:	d3fb      	bcc.n	8001656 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800165e:	f007 fd01 	bl	8009064 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001662:	f7ff f9d3 	bl	8000a0c <main>

08001666 <LoopForever>:

LoopForever:
    b LoopForever
 8001666:	e7fe      	b.n	8001666 <LoopForever>
  ldr   r0, =_estack
 8001668:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001674:	080099c8 	.word	0x080099c8
  ldr r2, =_sbss
 8001678:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800167c:	200035a8 	.word	0x200035a8

08001680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC1_2_IRQHandler>

08001682 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001688:	2300      	movs	r3, #0
 800168a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800168c:	2003      	movs	r0, #3
 800168e:	f001 fc52 	bl	8002f36 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001692:	2005      	movs	r0, #5
 8001694:	f7ff fe5e 	bl	8001354 <HAL_InitTick>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d002      	beq.n	80016a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	71fb      	strb	r3, [r7, #7]
 80016a2:	e001      	b.n	80016a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016a4:	f7ff fd24 	bl	80010f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016a8:	79fb      	ldrb	r3, [r7, #7]

}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_IncTick+0x1c>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_IncTick+0x20>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4413      	add	r3, r2
 80016c2:	4a03      	ldr	r2, [pc, #12]	@ (80016d0 <HAL_IncTick+0x1c>)
 80016c4:	6013      	str	r3, [r2, #0]
}
 80016c6:	bf00      	nop
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	20000294 	.word	0x20000294
 80016d4:	2000001c 	.word	0x2000001c

080016d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  return uwTick;
 80016dc:	4b03      	ldr	r3, [pc, #12]	@ (80016ec <HAL_GetTick+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	20000294 	.word	0x20000294

080016f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	431a      	orrs	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	609a      	str	r2, [r3, #8]
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	609a      	str	r2, [r3, #8]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001758:	b480      	push	{r7}
 800175a:	b087      	sub	sp, #28
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	3360      	adds	r3, #96	@ 0x60
 800176a:	461a      	mov	r2, r3
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4413      	add	r3, r2
 8001772:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <LL_ADC_SetOffset+0x44>)
 800177a:	4013      	ands	r3, r2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	4313      	orrs	r3, r2
 8001788:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001790:	bf00      	nop
 8001792:	371c      	adds	r7, #28
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	03fff000 	.word	0x03fff000

080017a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3360      	adds	r3, #96	@ 0x60
 80017ae:	461a      	mov	r2, r3
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	3360      	adds	r3, #96	@ 0x60
 80017dc:	461a      	mov	r2, r3
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	431a      	orrs	r2, r3
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80017f6:	bf00      	nop
 80017f8:	371c      	adds	r7, #28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001802:	b480      	push	{r7}
 8001804:	b087      	sub	sp, #28
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	3360      	adds	r3, #96	@ 0x60
 8001812:	461a      	mov	r2, r3
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	431a      	orrs	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800182c:	bf00      	nop
 800182e:	371c      	adds	r7, #28
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001838:	b480      	push	{r7}
 800183a:	b087      	sub	sp, #28
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	3360      	adds	r3, #96	@ 0x60
 8001848:	461a      	mov	r2, r3
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	4413      	add	r3, r2
 8001850:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	431a      	orrs	r2, r3
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001862:	bf00      	nop
 8001864:	371c      	adds	r7, #28
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr

0800186e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
 8001876:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	695b      	ldr	r3, [r3, #20]
 800187c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	431a      	orrs	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	615a      	str	r2, [r3, #20]
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d101      	bne.n	80018ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80018a8:	2301      	movs	r3, #1
 80018aa:	e000      	b.n	80018ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b087      	sub	sp, #28
 80018be:	af00      	add	r7, sp, #0
 80018c0:	60f8      	str	r0, [r7, #12]
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	3330      	adds	r3, #48	@ 0x30
 80018ca:	461a      	mov	r2, r3
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	0a1b      	lsrs	r3, r3, #8
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	f003 030c 	and.w	r3, r3, #12
 80018d6:	4413      	add	r3, r2
 80018d8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	f003 031f 	and.w	r3, r3, #31
 80018e4:	211f      	movs	r1, #31
 80018e6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ea:	43db      	mvns	r3, r3
 80018ec:	401a      	ands	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	0e9b      	lsrs	r3, r3, #26
 80018f2:	f003 011f 	and.w	r1, r3, #31
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	f003 031f 	and.w	r3, r3, #31
 80018fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001900:	431a      	orrs	r2, r3
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001906:	bf00      	nop
 8001908:	371c      	adds	r7, #28
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001912:	b480      	push	{r7}
 8001914:	b087      	sub	sp, #28
 8001916:	af00      	add	r7, sp, #0
 8001918:	60f8      	str	r0, [r7, #12]
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	3314      	adds	r3, #20
 8001922:	461a      	mov	r2, r3
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	0e5b      	lsrs	r3, r3, #25
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	f003 0304 	and.w	r3, r3, #4
 800192e:	4413      	add	r3, r2
 8001930:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	0d1b      	lsrs	r3, r3, #20
 800193a:	f003 031f 	and.w	r3, r3, #31
 800193e:	2107      	movs	r1, #7
 8001940:	fa01 f303 	lsl.w	r3, r1, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	401a      	ands	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	0d1b      	lsrs	r3, r3, #20
 800194c:	f003 031f 	and.w	r3, r3, #31
 8001950:	6879      	ldr	r1, [r7, #4]
 8001952:	fa01 f303 	lsl.w	r3, r1, r3
 8001956:	431a      	orrs	r2, r3
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800195c:	bf00      	nop
 800195e:	371c      	adds	r7, #28
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001980:	43db      	mvns	r3, r3
 8001982:	401a      	ands	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0318 	and.w	r3, r3, #24
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800198c:	40d9      	lsrs	r1, r3
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	400b      	ands	r3, r1
 8001992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001996:	431a      	orrs	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	0007ffff 	.word	0x0007ffff

080019b0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 031f 	and.w	r3, r3, #31
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80019dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	6093      	str	r3, [r2, #8]
}
 80019e4:	bf00      	nop
 80019e6:	370c      	adds	r7, #12
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a04:	d101      	bne.n	8001a0a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001a28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a2c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001a54:	d101      	bne.n	8001a5a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a7c:	f043 0201 	orr.w	r2, r3, #1
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001aa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001aa4:	f043 0202 	orr.w	r2, r3, #2
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d101      	bne.n	8001ad0 <LL_ADC_IsEnabled+0x18>
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <LL_ADC_IsEnabled+0x1a>
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	b083      	sub	sp, #12
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d101      	bne.n	8001af6 <LL_ADC_IsDisableOngoing+0x18>
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <LL_ADC_IsDisableOngoing+0x1a>
 8001af6:	2300      	movs	r3, #0
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr

08001b04 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b18:	f043 0204 	orr.w	r2, r3, #4
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d101      	bne.n	8001b44 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b40:	2301      	movs	r3, #1
 8001b42:	e000      	b.n	8001b46 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	2b08      	cmp	r3, #8
 8001b64:	d101      	bne.n	8001b6a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b089      	sub	sp, #36	@ 0x24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e167      	b.n	8001e62 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	695b      	ldr	r3, [r3, #20]
 8001b96:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d109      	bne.n	8001bb4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff facf 	bl	8001144 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff19 	bl	80019f0 <LL_ADC_IsDeepPowerDownEnabled>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d004      	beq.n	8001bce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff feff 	bl	80019cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff ff34 	bl	8001a40 <LL_ADC_IsInternalRegulatorEnabled>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d115      	bne.n	8001c0a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff ff18 	bl	8001a18 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001be8:	4ba0      	ldr	r3, [pc, #640]	@ (8001e6c <HAL_ADC_Init+0x2f4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	099b      	lsrs	r3, r3, #6
 8001bee:	4aa0      	ldr	r2, [pc, #640]	@ (8001e70 <HAL_ADC_Init+0x2f8>)
 8001bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf4:	099b      	lsrs	r3, r3, #6
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bfc:	e002      	b.n	8001c04 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f9      	bne.n	8001bfe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff16 	bl	8001a40 <LL_ADC_IsInternalRegulatorEnabled>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10d      	bne.n	8001c36 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c1e:	f043 0210 	orr.w	r2, r3, #16
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2a:	f043 0201 	orr.w	r2, r3, #1
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff ff76 	bl	8001b2c <LL_ADC_REG_IsConversionOngoing>
 8001c40:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f040 8100 	bne.w	8001e50 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f040 80fc 	bne.w	8001e50 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c5c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001c60:	f043 0202 	orr.w	r2, r3, #2
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff23 	bl	8001ab8 <LL_ADC_IsEnabled>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d111      	bne.n	8001c9c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001c78:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001c7c:	f7ff ff1c 	bl	8001ab8 <LL_ADC_IsEnabled>
 8001c80:	4604      	mov	r4, r0
 8001c82:	487c      	ldr	r0, [pc, #496]	@ (8001e74 <HAL_ADC_Init+0x2fc>)
 8001c84:	f7ff ff18 	bl	8001ab8 <LL_ADC_IsEnabled>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	4323      	orrs	r3, r4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	4619      	mov	r1, r3
 8001c96:	4878      	ldr	r0, [pc, #480]	@ (8001e78 <HAL_ADC_Init+0x300>)
 8001c98:	f7ff fd2a 	bl	80016f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	7f5b      	ldrb	r3, [r3, #29]
 8001ca0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ca6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001cac:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001cb2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cba:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d106      	bne.n	8001cd8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cce:	3b01      	subs	r3, #1
 8001cd0:	045b      	lsls	r3, r3, #17
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d009      	beq.n	8001cf4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68da      	ldr	r2, [r3, #12]
 8001cfa:	4b60      	ldr	r3, [pc, #384]	@ (8001e7c <HAL_ADC_Init+0x304>)
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	6812      	ldr	r2, [r2, #0]
 8001d02:	69b9      	ldr	r1, [r7, #24]
 8001d04:	430b      	orrs	r3, r1
 8001d06:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	691b      	ldr	r3, [r3, #16]
 8001d0e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff ff15 	bl	8001b52 <LL_ADC_INJ_IsConversionOngoing>
 8001d28:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d16d      	bne.n	8001e0c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d16a      	bne.n	8001e0c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d3a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001d42:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d52:	f023 0302 	bic.w	r3, r3, #2
 8001d56:	687a      	ldr	r2, [r7, #4]
 8001d58:	6812      	ldr	r2, [r2, #0]
 8001d5a:	69b9      	ldr	r1, [r7, #24]
 8001d5c:	430b      	orrs	r3, r1
 8001d5e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d017      	beq.n	8001d98 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d76:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001d80:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001d84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6911      	ldr	r1, [r2, #16]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	6812      	ldr	r2, [r2, #0]
 8001d90:	430b      	orrs	r3, r1
 8001d92:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8001d96:	e013      	b.n	8001dc0 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691a      	ldr	r2, [r3, #16]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001da6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6812      	ldr	r2, [r2, #0]
 8001db4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001db8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dbc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d118      	bne.n	8001dfc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001dd4:	f023 0304 	bic.w	r3, r3, #4
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001de0:	4311      	orrs	r1, r2
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001de6:	4311      	orrs	r1, r2
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001dec:	430a      	orrs	r2, r1
 8001dee:	431a      	orrs	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0201 	orr.w	r2, r2, #1
 8001df8:	611a      	str	r2, [r3, #16]
 8001dfa:	e007      	b.n	8001e0c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f022 0201 	bic.w	r2, r2, #1
 8001e0a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695b      	ldr	r3, [r3, #20]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d10c      	bne.n	8001e2e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f023 010f 	bic.w	r1, r3, #15
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	1e5a      	subs	r2, r3, #1
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e2c:	e007      	b.n	8001e3e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f022 020f 	bic.w	r2, r2, #15
 8001e3c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e42:	f023 0303 	bic.w	r3, r3, #3
 8001e46:	f043 0201 	orr.w	r2, r3, #1
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e4e:	e007      	b.n	8001e60 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e54:	f043 0210 	orr.w	r2, r3, #16
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e60:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3724      	adds	r7, #36	@ 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd90      	pop	{r4, r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	053e2d63 	.word	0x053e2d63
 8001e74:	50000100 	.word	0x50000100
 8001e78:	50000300 	.word	0x50000300
 8001e7c:	fff04007 	.word	0xfff04007

08001e80 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e8c:	4851      	ldr	r0, [pc, #324]	@ (8001fd4 <HAL_ADC_Start_DMA+0x154>)
 8001e8e:	f7ff fd8f 	bl	80019b0 <LL_ADC_GetMultimode>
 8001e92:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fe47 	bl	8001b2c <LL_ADC_REG_IsConversionOngoing>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f040 808f 	bne.w	8001fc4 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d101      	bne.n	8001eb4 <HAL_ADC_Start_DMA+0x34>
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	e08a      	b.n	8001fca <HAL_ADC_Start_DMA+0x14a>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	2b05      	cmp	r3, #5
 8001ec6:	d002      	beq.n	8001ece <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	2b09      	cmp	r3, #9
 8001ecc:	d173      	bne.n	8001fb6 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 fc8e 	bl	80027f0 <ADC_Enable>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ed8:	7dfb      	ldrb	r3, [r7, #23]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d166      	bne.n	8001fac <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ee6:	f023 0301 	bic.w	r3, r3, #1
 8001eea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a38      	ldr	r2, [pc, #224]	@ (8001fd8 <HAL_ADC_Start_DMA+0x158>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d002      	beq.n	8001f02 <HAL_ADC_Start_DMA+0x82>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	e001      	b.n	8001f06 <HAL_ADC_Start_DMA+0x86>
 8001f02:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d002      	beq.n	8001f14 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d105      	bne.n	8001f20 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f30:	f023 0206 	bic.w	r2, r3, #6
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f38:	e002      	b.n	8001f40 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f44:	4a25      	ldr	r2, [pc, #148]	@ (8001fdc <HAL_ADC_Start_DMA+0x15c>)
 8001f46:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4c:	4a24      	ldr	r2, [pc, #144]	@ (8001fe0 <HAL_ADC_Start_DMA+0x160>)
 8001f4e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	4a23      	ldr	r2, [pc, #140]	@ (8001fe4 <HAL_ADC_Start_DMA+0x164>)
 8001f56:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	221c      	movs	r2, #28
 8001f5e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f042 0210 	orr.w	r2, r2, #16
 8001f76:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f042 0201 	orr.w	r2, r2, #1
 8001f86:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	3340      	adds	r3, #64	@ 0x40
 8001f92:	4619      	mov	r1, r3
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f001 f8b6 	bl	8003108 <HAL_DMA_Start_IT>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff fdad 	bl	8001b04 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001faa:	e00d      	b.n	8001fc8 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001fb4:	e008      	b.n	8001fc8 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001fc2:	e001      	b.n	8001fc8 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001fc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3718      	adds	r7, #24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	50000300 	.word	0x50000300
 8001fd8:	50000100 	.word	0x50000100
 8001fdc:	080029bb 	.word	0x080029bb
 8001fe0:	08002a93 	.word	0x08002a93
 8001fe4:	08002aaf 	.word	0x08002aaf

08001fe8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b0b6      	sub	sp, #216	@ 0xd8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800201a:	2300      	movs	r3, #0
 800201c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002020:	2300      	movs	r3, #0
 8002022:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x22>
 800202e:	2302      	movs	r3, #2
 8002030:	e3c8      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x7b4>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fd74 	bl	8001b2c <LL_ADC_REG_IsConversionOngoing>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 83ad 	bne.w	80027a6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	461a      	mov	r2, r3
 800205a:	f7ff fc2e 	bl	80018ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fd62 	bl	8001b2c <LL_ADC_REG_IsConversionOngoing>
 8002068:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fd6e 	bl	8001b52 <LL_ADC_INJ_IsConversionOngoing>
 8002076:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800207a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800207e:	2b00      	cmp	r3, #0
 8002080:	f040 81d9 	bne.w	8002436 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002084:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002088:	2b00      	cmp	r3, #0
 800208a:	f040 81d4 	bne.w	8002436 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002096:	d10f      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6818      	ldr	r0, [r3, #0]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2200      	movs	r2, #0
 80020a2:	4619      	mov	r1, r3
 80020a4:	f7ff fc35 	bl	8001912 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff fbdc 	bl	800186e <LL_ADC_SetSamplingTimeCommonConfig>
 80020b6:	e00e      	b.n	80020d6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6818      	ldr	r0, [r3, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	6819      	ldr	r1, [r3, #0]
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	461a      	mov	r2, r3
 80020c6:	f7ff fc24 	bl	8001912 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fbcc 	bl	800186e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	695a      	ldr	r2, [r3, #20]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	08db      	lsrs	r3, r3, #3
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d022      	beq.n	800213e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	6919      	ldr	r1, [r3, #16]
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002108:	f7ff fb26 	bl	8001758 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	6919      	ldr	r1, [r3, #16]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	461a      	mov	r2, r3
 800211a:	f7ff fb72 	bl	8001802 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800212a:	2b01      	cmp	r3, #1
 800212c:	d102      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x124>
 800212e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002132:	e000      	b.n	8002136 <HAL_ADC_ConfigChannel+0x126>
 8002134:	2300      	movs	r3, #0
 8002136:	461a      	mov	r2, r3
 8002138:	f7ff fb7e 	bl	8001838 <LL_ADC_SetOffsetSaturation>
 800213c:	e17b      	b.n	8002436 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2100      	movs	r1, #0
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff fb2b 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10a      	bne.n	800216a <HAL_ADC_ConfigChannel+0x15a>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fb20 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	0e9b      	lsrs	r3, r3, #26
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	e01e      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x198>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2100      	movs	r1, #0
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fb15 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002176:	4603      	mov	r3, r0
 8002178:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800217c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002180:	fa93 f3a3 	rbit	r3, r3
 8002184:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002188:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800218c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002190:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002198:	2320      	movs	r3, #32
 800219a:	e004      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 800219c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80021a0:	fab3 f383 	clz	r3, r3
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d105      	bne.n	80021c0 <HAL_ADC_ConfigChannel+0x1b0>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	e018      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x1e2>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80021cc:	fa93 f3a3 	rbit	r3, r3
 80021d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80021d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80021dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80021e4:	2320      	movs	r3, #32
 80021e6:	e004      	b.n	80021f2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80021e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80021ec:	fab3 f383 	clz	r3, r3
 80021f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d106      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fae4 	bl	80017cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2101      	movs	r1, #1
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fac8 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002210:	4603      	mov	r3, r0
 8002212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10a      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x220>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2101      	movs	r1, #1
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fabd 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002226:	4603      	mov	r3, r0
 8002228:	0e9b      	lsrs	r3, r3, #26
 800222a:	f003 021f 	and.w	r2, r3, #31
 800222e:	e01e      	b.n	800226e <HAL_ADC_ConfigChannel+0x25e>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2101      	movs	r1, #1
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff fab2 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 800223c:	4603      	mov	r3, r0
 800223e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002246:	fa93 f3a3 	rbit	r3, r3
 800224a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800224e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002252:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002256:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800225e:	2320      	movs	r3, #32
 8002260:	e004      	b.n	800226c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002262:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002276:	2b00      	cmp	r3, #0
 8002278:	d105      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x276>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	0e9b      	lsrs	r3, r3, #26
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	e018      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x2a8>
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800229a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800229e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80022a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80022aa:	2320      	movs	r3, #32
 80022ac:	e004      	b.n	80022b8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80022ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80022b2:	fab3 f383 	clz	r3, r3
 80022b6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d106      	bne.n	80022ca <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	2101      	movs	r1, #1
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fa81 	bl	80017cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2102      	movs	r1, #2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff fa65 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 80022d6:	4603      	mov	r3, r0
 80022d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d10a      	bne.n	80022f6 <HAL_ADC_ConfigChannel+0x2e6>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2102      	movs	r1, #2
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7ff fa5a 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 80022ec:	4603      	mov	r3, r0
 80022ee:	0e9b      	lsrs	r3, r3, #26
 80022f0:	f003 021f 	and.w	r2, r3, #31
 80022f4:	e01e      	b.n	8002334 <HAL_ADC_ConfigChannel+0x324>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2102      	movs	r1, #2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff fa4f 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002302:	4603      	mov	r3, r0
 8002304:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002314:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002318:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800231c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002324:	2320      	movs	r3, #32
 8002326:	e004      	b.n	8002332 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002328:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800232c:	fab3 f383 	clz	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800233c:	2b00      	cmp	r3, #0
 800233e:	d105      	bne.n	800234c <HAL_ADC_ConfigChannel+0x33c>
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	0e9b      	lsrs	r3, r3, #26
 8002346:	f003 031f 	and.w	r3, r3, #31
 800234a:	e016      	b.n	800237a <HAL_ADC_ConfigChannel+0x36a>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002358:	fa93 f3a3 	rbit	r3, r3
 800235c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800235e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002360:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800236c:	2320      	movs	r3, #32
 800236e:	e004      	b.n	800237a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002370:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800237a:	429a      	cmp	r2, r3
 800237c:	d106      	bne.n	800238c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2200      	movs	r2, #0
 8002384:	2102      	movs	r1, #2
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fa20 	bl	80017cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2103      	movs	r1, #3
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fa04 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 8002398:	4603      	mov	r3, r0
 800239a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10a      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x3a8>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2103      	movs	r1, #3
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff f9f9 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 80023ae:	4603      	mov	r3, r0
 80023b0:	0e9b      	lsrs	r3, r3, #26
 80023b2:	f003 021f 	and.w	r2, r3, #31
 80023b6:	e017      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x3d8>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2103      	movs	r1, #3
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff f9ee 	bl	80017a0 <LL_ADC_GetOffsetChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023ca:	fa93 f3a3 	rbit	r3, r3
 80023ce:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80023d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80023d2:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80023d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80023da:	2320      	movs	r3, #32
 80023dc:	e003      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80023de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023e0:	fab3 f383 	clz	r3, r3
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d105      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x3f0>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	0e9b      	lsrs	r3, r3, #26
 80023fa:	f003 031f 	and.w	r3, r3, #31
 80023fe:	e011      	b.n	8002424 <HAL_ADC_ConfigChannel+0x414>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002406:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002408:	fa93 f3a3 	rbit	r3, r3
 800240c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800240e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002410:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002418:	2320      	movs	r3, #32
 800241a:	e003      	b.n	8002424 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800241c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800241e:	fab3 f383 	clz	r3, r3
 8002422:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002424:	429a      	cmp	r2, r3
 8002426:	d106      	bne.n	8002436 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2200      	movs	r2, #0
 800242e:	2103      	movs	r1, #3
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff f9cb 	bl	80017cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff fb3c 	bl	8001ab8 <LL_ADC_IsEnabled>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	f040 8140 	bne.w	80026c8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6818      	ldr	r0, [r3, #0]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	6819      	ldr	r1, [r3, #0]
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	461a      	mov	r2, r3
 8002456:	f7ff fa87 	bl	8001968 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	4a8f      	ldr	r2, [pc, #572]	@ (800269c <HAL_ADC_ConfigChannel+0x68c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	f040 8131 	bne.w	80026c8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10b      	bne.n	800248e <HAL_ADC_ConfigChannel+0x47e>
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	0e9b      	lsrs	r3, r3, #26
 800247c:	3301      	adds	r3, #1
 800247e:	f003 031f 	and.w	r3, r3, #31
 8002482:	2b09      	cmp	r3, #9
 8002484:	bf94      	ite	ls
 8002486:	2301      	movls	r3, #1
 8002488:	2300      	movhi	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	e019      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x4b2>
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002494:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002496:	fa93 f3a3 	rbit	r3, r3
 800249a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800249c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800249e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80024a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80024a6:	2320      	movs	r3, #32
 80024a8:	e003      	b.n	80024b2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80024aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80024ac:	fab3 f383 	clz	r3, r3
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	3301      	adds	r3, #1
 80024b4:	f003 031f 	and.w	r3, r3, #31
 80024b8:	2b09      	cmp	r3, #9
 80024ba:	bf94      	ite	ls
 80024bc:	2301      	movls	r3, #1
 80024be:	2300      	movhi	r3, #0
 80024c0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d079      	beq.n	80025ba <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d107      	bne.n	80024e2 <HAL_ADC_ConfigChannel+0x4d2>
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	0e9b      	lsrs	r3, r3, #26
 80024d8:	3301      	adds	r3, #1
 80024da:	069b      	lsls	r3, r3, #26
 80024dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024e0:	e015      	b.n	800250e <HAL_ADC_ConfigChannel+0x4fe>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80024ea:	fa93 f3a3 	rbit	r3, r3
 80024ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80024f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80024f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80024fa:	2320      	movs	r3, #32
 80024fc:	e003      	b.n	8002506 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80024fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002500:	fab3 f383 	clz	r3, r3
 8002504:	b2db      	uxtb	r3, r3
 8002506:	3301      	adds	r3, #1
 8002508:	069b      	lsls	r3, r3, #26
 800250a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002516:	2b00      	cmp	r3, #0
 8002518:	d109      	bne.n	800252e <HAL_ADC_ConfigChannel+0x51e>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	0e9b      	lsrs	r3, r3, #26
 8002520:	3301      	adds	r3, #1
 8002522:	f003 031f 	and.w	r3, r3, #31
 8002526:	2101      	movs	r1, #1
 8002528:	fa01 f303 	lsl.w	r3, r1, r3
 800252c:	e017      	b.n	800255e <HAL_ADC_ConfigChannel+0x54e>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002536:	fa93 f3a3 	rbit	r3, r3
 800253a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800253c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800253e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002540:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002546:	2320      	movs	r3, #32
 8002548:	e003      	b.n	8002552 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800254a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	b2db      	uxtb	r3, r3
 8002552:	3301      	adds	r3, #1
 8002554:	f003 031f 	and.w	r3, r3, #31
 8002558:	2101      	movs	r1, #1
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	ea42 0103 	orr.w	r1, r2, r3
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800256a:	2b00      	cmp	r3, #0
 800256c:	d10a      	bne.n	8002584 <HAL_ADC_ConfigChannel+0x574>
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	0e9b      	lsrs	r3, r3, #26
 8002574:	3301      	adds	r3, #1
 8002576:	f003 021f 	and.w	r2, r3, #31
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	051b      	lsls	r3, r3, #20
 8002582:	e018      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x5a6>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800258c:	fa93 f3a3 	rbit	r3, r3
 8002590:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002594:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002598:	2b00      	cmp	r3, #0
 800259a:	d101      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800259c:	2320      	movs	r3, #32
 800259e:	e003      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80025a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	3301      	adds	r3, #1
 80025aa:	f003 021f 	and.w	r2, r3, #31
 80025ae:	4613      	mov	r3, r2
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	4413      	add	r3, r2
 80025b4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025b6:	430b      	orrs	r3, r1
 80025b8:	e081      	b.n	80026be <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x5c6>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	0e9b      	lsrs	r3, r3, #26
 80025cc:	3301      	adds	r3, #1
 80025ce:	069b      	lsls	r3, r3, #26
 80025d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025d4:	e015      	b.n	8002602 <HAL_ADC_ConfigChannel+0x5f2>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80025e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80025e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e003      	b.n	80025fa <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80025f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3301      	adds	r3, #1
 80025fc:	069b      	lsls	r3, r3, #26
 80025fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260a:	2b00      	cmp	r3, #0
 800260c:	d109      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x612>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	0e9b      	lsrs	r3, r3, #26
 8002614:	3301      	adds	r3, #1
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	e017      	b.n	8002652 <HAL_ADC_ConfigChannel+0x642>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	fa93 f3a3 	rbit	r3, r3
 800262e:	61fb      	str	r3, [r7, #28]
  return result;
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800263a:	2320      	movs	r3, #32
 800263c:	e003      	b.n	8002646 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	b2db      	uxtb	r3, r3
 8002646:	3301      	adds	r3, #1
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	2101      	movs	r1, #1
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	ea42 0103 	orr.w	r1, r2, r3
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10d      	bne.n	800267e <HAL_ADC_ConfigChannel+0x66e>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	0e9b      	lsrs	r3, r3, #26
 8002668:	3301      	adds	r3, #1
 800266a:	f003 021f 	and.w	r2, r3, #31
 800266e:	4613      	mov	r3, r2
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	4413      	add	r3, r2
 8002674:	3b1e      	subs	r3, #30
 8002676:	051b      	lsls	r3, r3, #20
 8002678:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800267c:	e01e      	b.n	80026bc <HAL_ADC_ConfigChannel+0x6ac>
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa93 f3a3 	rbit	r3, r3
 800268a:	613b      	str	r3, [r7, #16]
  return result;
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d104      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002696:	2320      	movs	r3, #32
 8002698:	e006      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x698>
 800269a:	bf00      	nop
 800269c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	3301      	adds	r3, #1
 80026aa:	f003 021f 	and.w	r2, r3, #31
 80026ae:	4613      	mov	r3, r2
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4413      	add	r3, r2
 80026b4:	3b1e      	subs	r3, #30
 80026b6:	051b      	lsls	r3, r3, #20
 80026b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026bc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026c2:	4619      	mov	r1, r3
 80026c4:	f7ff f925 	bl	8001912 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	4b3f      	ldr	r3, [pc, #252]	@ (80027cc <HAL_ADC_ConfigChannel+0x7bc>)
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d071      	beq.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026d4:	483e      	ldr	r0, [pc, #248]	@ (80027d0 <HAL_ADC_ConfigChannel+0x7c0>)
 80026d6:	f7ff f831 	bl	800173c <LL_ADC_GetCommonPathInternalCh>
 80026da:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a3c      	ldr	r2, [pc, #240]	@ (80027d4 <HAL_ADC_ConfigChannel+0x7c4>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d004      	beq.n	80026f2 <HAL_ADC_ConfigChannel+0x6e2>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a3a      	ldr	r2, [pc, #232]	@ (80027d8 <HAL_ADC_ConfigChannel+0x7c8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d127      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d121      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002706:	d157      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002708:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800270c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002710:	4619      	mov	r1, r3
 8002712:	482f      	ldr	r0, [pc, #188]	@ (80027d0 <HAL_ADC_ConfigChannel+0x7c0>)
 8002714:	f7fe ffff 	bl	8001716 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002718:	4b30      	ldr	r3, [pc, #192]	@ (80027dc <HAL_ADC_ConfigChannel+0x7cc>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	099b      	lsrs	r3, r3, #6
 800271e:	4a30      	ldr	r2, [pc, #192]	@ (80027e0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002720:	fba2 2303 	umull	r2, r3, r2, r3
 8002724:	099b      	lsrs	r3, r3, #6
 8002726:	1c5a      	adds	r2, r3, #1
 8002728:	4613      	mov	r3, r2
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002732:	e002      	b.n	800273a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	3b01      	subs	r3, #1
 8002738:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1f9      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002740:	e03a      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a27      	ldr	r2, [pc, #156]	@ (80027e4 <HAL_ADC_ConfigChannel+0x7d4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d113      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800274c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002750:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d10d      	bne.n	8002774 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a22      	ldr	r2, [pc, #136]	@ (80027e8 <HAL_ADC_ConfigChannel+0x7d8>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d02a      	beq.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002762:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002766:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800276a:	4619      	mov	r1, r3
 800276c:	4818      	ldr	r0, [pc, #96]	@ (80027d0 <HAL_ADC_ConfigChannel+0x7c0>)
 800276e:	f7fe ffd2 	bl	8001716 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002772:	e021      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a1c      	ldr	r2, [pc, #112]	@ (80027ec <HAL_ADC_ConfigChannel+0x7dc>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d11c      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800277e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d116      	bne.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a16      	ldr	r2, [pc, #88]	@ (80027e8 <HAL_ADC_ConfigChannel+0x7d8>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d011      	beq.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002794:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002798:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800279c:	4619      	mov	r1, r3
 800279e:	480c      	ldr	r0, [pc, #48]	@ (80027d0 <HAL_ADC_ConfigChannel+0x7c0>)
 80027a0:	f7fe ffb9 	bl	8001716 <LL_ADC_SetCommonPathInternalCh>
 80027a4:	e008      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	f043 0220 	orr.w	r2, r3, #32
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80027c0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	37d8      	adds	r7, #216	@ 0xd8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	80080000 	.word	0x80080000
 80027d0:	50000300 	.word	0x50000300
 80027d4:	c3210000 	.word	0xc3210000
 80027d8:	90c00010 	.word	0x90c00010
 80027dc:	20000000 	.word	0x20000000
 80027e0:	053e2d63 	.word	0x053e2d63
 80027e4:	c7520000 	.word	0xc7520000
 80027e8:	50000100 	.word	0x50000100
 80027ec:	cb840000 	.word	0xcb840000

080027f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff f959 	bl	8001ab8 <LL_ADC_IsEnabled>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d169      	bne.n	80028e0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	4b36      	ldr	r3, [pc, #216]	@ (80028ec <ADC_Enable+0xfc>)
 8002814:	4013      	ands	r3, r2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00d      	beq.n	8002836 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800281e:	f043 0210 	orr.w	r2, r3, #16
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800282a:	f043 0201 	orr.w	r2, r3, #1
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e055      	b.n	80028e2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff f914 	bl	8001a68 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002840:	482b      	ldr	r0, [pc, #172]	@ (80028f0 <ADC_Enable+0x100>)
 8002842:	f7fe ff7b 	bl	800173c <LL_ADC_GetCommonPathInternalCh>
 8002846:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800284c:	2b00      	cmp	r3, #0
 800284e:	d013      	beq.n	8002878 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002850:	4b28      	ldr	r3, [pc, #160]	@ (80028f4 <ADC_Enable+0x104>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	099b      	lsrs	r3, r3, #6
 8002856:	4a28      	ldr	r2, [pc, #160]	@ (80028f8 <ADC_Enable+0x108>)
 8002858:	fba2 2303 	umull	r2, r3, r2, r3
 800285c:	099b      	lsrs	r3, r3, #6
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	4613      	mov	r3, r2
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800286a:	e002      	b.n	8002872 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	3b01      	subs	r3, #1
 8002870:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d1f9      	bne.n	800286c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002878:	f7fe ff2e 	bl	80016d8 <HAL_GetTick>
 800287c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800287e:	e028      	b.n	80028d2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff f917 	bl	8001ab8 <LL_ADC_IsEnabled>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d104      	bne.n	800289a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff f8e7 	bl	8001a68 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800289a:	f7fe ff1d 	bl	80016d8 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d914      	bls.n	80028d2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d00d      	beq.n	80028d2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ba:	f043 0210 	orr.w	r2, r3, #16
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c6:	f043 0201 	orr.w	r2, r3, #1
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e007      	b.n	80028e2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d1cf      	bne.n	8002880 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	8000003f 	.word	0x8000003f
 80028f0:	50000300 	.word	0x50000300
 80028f4:	20000000 	.word	0x20000000
 80028f8:	053e2d63 	.word	0x053e2d63

080028fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4618      	mov	r0, r3
 800290a:	f7ff f8e8 	bl	8001ade <LL_ADC_IsDisableOngoing>
 800290e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff f8cf 	bl	8001ab8 <LL_ADC_IsEnabled>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d047      	beq.n	80029b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d144      	bne.n	80029b0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 030d 	and.w	r3, r3, #13
 8002930:	2b01      	cmp	r3, #1
 8002932:	d10c      	bne.n	800294e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff f8a9 	bl	8001a90 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2203      	movs	r2, #3
 8002944:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002946:	f7fe fec7 	bl	80016d8 <HAL_GetTick>
 800294a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800294c:	e029      	b.n	80029a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002952:	f043 0210 	orr.w	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295e:	f043 0201 	orr.w	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e023      	b.n	80029b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800296a:	f7fe feb5 	bl	80016d8 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d914      	bls.n	80029a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00d      	beq.n	80029a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298a:	f043 0210 	orr.w	r2, r3, #16
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002996:	f043 0201 	orr.w	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e007      	b.n	80029b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1dc      	bne.n	800296a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c6:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d14b      	bne.n	8002a6c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d021      	beq.n	8002a32 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fe ff4e 	bl	8001894 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d032      	beq.n	8002a64 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d12b      	bne.n	8002a64 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d11f      	bne.n	8002a64 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a28:	f043 0201 	orr.w	r2, r3, #1
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a30:	e018      	b.n	8002a64 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d111      	bne.n	8002a64 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d105      	bne.n	8002a64 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5c:	f043 0201 	orr.w	r2, r3, #1
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f7fd ff19 	bl	800089c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a6a:	e00e      	b.n	8002a8a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f7ff fabf 	bl	8001ffc <HAL_ADC_ErrorCallback>
}
 8002a7e:	e004      	b.n	8002a8a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
}
 8002a8a:	bf00      	nop
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f7ff faa1 	bl	8001fe8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aa6:	bf00      	nop
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b084      	sub	sp, #16
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002acc:	f043 0204 	orr.w	r2, r3, #4
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f7ff fa91 	bl	8001ffc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <LL_ADC_IsEnabled>:
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b01      	cmp	r3, #1
 8002af4:	d101      	bne.n	8002afa <LL_ADC_IsEnabled+0x18>
 8002af6:	2301      	movs	r3, #1
 8002af8:	e000      	b.n	8002afc <LL_ADC_IsEnabled+0x1a>
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <LL_ADC_StartCalibration>:
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002b1a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002b24:	4313      	orrs	r3, r2
 8002b26:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	609a      	str	r2, [r3, #8]
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <LL_ADC_IsCalibrationOnGoing>:
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b4e:	d101      	bne.n	8002b54 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	370c      	adds	r7, #12
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr

08002b62 <LL_ADC_REG_IsConversionOngoing>:
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d101      	bne.n	8002b7a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e04d      	b.n	8002c40 <HAL_ADCEx_Calibration_Start+0xb8>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff fea5 	bl	80028fc <ADC_Disable>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d136      	bne.n	8002c2a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bc4:	f023 0302 	bic.w	r3, r3, #2
 8002bc8:	f043 0202 	orr.w	r2, r3, #2
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6839      	ldr	r1, [r7, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ff96 	bl	8002b08 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002bdc:	e014      	b.n	8002c08 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	3301      	adds	r3, #1
 8002be2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	4a18      	ldr	r2, [pc, #96]	@ (8002c48 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d90d      	bls.n	8002c08 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf0:	f023 0312 	bic.w	r3, r3, #18
 8002bf4:	f043 0210 	orr.w	r2, r3, #16
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e01b      	b.n	8002c40 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff ff94 	bl	8002b3a <LL_ADC_IsCalibrationOnGoing>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e2      	bne.n	8002bde <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1c:	f023 0303 	bic.w	r3, r3, #3
 8002c20:	f043 0201 	orr.w	r2, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c28:	e005      	b.n	8002c36 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2e:	f043 0210 	orr.w	r2, r3, #16
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	0004de01 	.word	0x0004de01

08002c4c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002c4c:	b590      	push	{r4, r7, lr}
 8002c4e:	b0a1      	sub	sp, #132	@ 0x84
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c56:	2300      	movs	r3, #0
 8002c58:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d101      	bne.n	8002c6a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e08b      	b.n	8002d82 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002c72:	2300      	movs	r3, #0
 8002c74:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002c76:	2300      	movs	r3, #0
 8002c78:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c82:	d102      	bne.n	8002c8a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002c84:	4b41      	ldr	r3, [pc, #260]	@ (8002d8c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	e001      	b.n	8002c8e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10b      	bne.n	8002cac <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c98:	f043 0220 	orr.w	r2, r3, #32
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e06a      	b.n	8002d82 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff ff57 	bl	8002b62 <LL_ADC_REG_IsConversionOngoing>
 8002cb4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff51 	bl	8002b62 <LL_ADC_REG_IsConversionOngoing>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d14c      	bne.n	8002d60 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002cc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d149      	bne.n	8002d60 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ccc:	4b30      	ldr	r3, [pc, #192]	@ (8002d90 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002cce:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d028      	beq.n	8002d2a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002cd8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	6859      	ldr	r1, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002cea:	035b      	lsls	r3, r3, #13
 8002cec:	430b      	orrs	r3, r1
 8002cee:	431a      	orrs	r2, r3
 8002cf0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cf2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cf4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002cf8:	f7ff fef3 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002cfc:	4604      	mov	r4, r0
 8002cfe:	4823      	ldr	r0, [pc, #140]	@ (8002d8c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002d00:	f7ff feef 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002d04:	4603      	mov	r3, r0
 8002d06:	4323      	orrs	r3, r4
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d133      	bne.n	8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002d0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d14:	f023 030f 	bic.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	6811      	ldr	r1, [r2, #0]
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	6892      	ldr	r2, [r2, #8]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	431a      	orrs	r2, r3
 8002d24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d26:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d28:	e024      	b.n	8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002d2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d34:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d36:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002d3a:	f7ff fed2 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002d3e:	4604      	mov	r4, r0
 8002d40:	4812      	ldr	r0, [pc, #72]	@ (8002d8c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002d42:	f7ff fece 	bl	8002ae2 <LL_ADC_IsEnabled>
 8002d46:	4603      	mov	r3, r0
 8002d48:	4323      	orrs	r3, r4
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d112      	bne.n	8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002d4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d56:	f023 030f 	bic.w	r3, r3, #15
 8002d5a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002d5c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d5e:	e009      	b.n	8002d74 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	f043 0220 	orr.w	r2, r3, #32
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002d72:	e000      	b.n	8002d76 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002d74:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d7e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3784      	adds	r7, #132	@ 0x84
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd90      	pop	{r4, r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	50000100 	.word	0x50000100
 8002d90:	50000300 	.word	0x50000300

08002d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b085      	sub	sp, #20
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002da4:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002db0:	4013      	ands	r3, r2
 8002db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dc6:	4a04      	ldr	r2, [pc, #16]	@ (8002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	60d3      	str	r3, [r2, #12]
}
 8002dcc:	bf00      	nop
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002de0:	4b04      	ldr	r3, [pc, #16]	@ (8002df4 <__NVIC_GetPriorityGrouping+0x18>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	0a1b      	lsrs	r3, r3, #8
 8002de6:	f003 0307 	and.w	r3, r3, #7
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000ed00 	.word	0xe000ed00

08002df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	db0b      	blt.n	8002e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e0a:	79fb      	ldrb	r3, [r7, #7]
 8002e0c:	f003 021f 	and.w	r2, r3, #31
 8002e10:	4907      	ldr	r1, [pc, #28]	@ (8002e30 <__NVIC_EnableIRQ+0x38>)
 8002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e16:	095b      	lsrs	r3, r3, #5
 8002e18:	2001      	movs	r0, #1
 8002e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	e000e100 	.word	0xe000e100

08002e34 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	db12      	blt.n	8002e6c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f003 021f 	and.w	r2, r3, #31
 8002e4c:	490a      	ldr	r1, [pc, #40]	@ (8002e78 <__NVIC_DisableIRQ+0x44>)
 8002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2001      	movs	r0, #1
 8002e56:	fa00 f202 	lsl.w	r2, r0, r2
 8002e5a:	3320      	adds	r3, #32
 8002e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e60:	f3bf 8f4f 	dsb	sy
}
 8002e64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e66:	f3bf 8f6f 	isb	sy
}
 8002e6a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000e100 	.word	0xe000e100

08002e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	db0a      	blt.n	8002ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	490c      	ldr	r1, [pc, #48]	@ (8002ec8 <__NVIC_SetPriority+0x4c>)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	0112      	lsls	r2, r2, #4
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	440b      	add	r3, r1
 8002ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ea4:	e00a      	b.n	8002ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	b2da      	uxtb	r2, r3
 8002eaa:	4908      	ldr	r1, [pc, #32]	@ (8002ecc <__NVIC_SetPriority+0x50>)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	f003 030f 	and.w	r3, r3, #15
 8002eb2:	3b04      	subs	r3, #4
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	b2d2      	uxtb	r2, r2
 8002eb8:	440b      	add	r3, r1
 8002eba:	761a      	strb	r2, [r3, #24]
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr
 8002ec8:	e000e100 	.word	0xe000e100
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b089      	sub	sp, #36	@ 0x24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f1c3 0307 	rsb	r3, r3, #7
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	bf28      	it	cs
 8002eee:	2304      	movcs	r3, #4
 8002ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	2b06      	cmp	r3, #6
 8002ef8:	d902      	bls.n	8002f00 <NVIC_EncodePriority+0x30>
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	3b03      	subs	r3, #3
 8002efe:	e000      	b.n	8002f02 <NVIC_EncodePriority+0x32>
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	43da      	mvns	r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	401a      	ands	r2, r3
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f22:	43d9      	mvns	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f28:	4313      	orrs	r3, r2
         );
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3724      	adds	r7, #36	@ 0x24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7ff ff28 	bl	8002d94 <__NVIC_SetPriorityGrouping>
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f5a:	f7ff ff3f 	bl	8002ddc <__NVIC_GetPriorityGrouping>
 8002f5e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	68b9      	ldr	r1, [r7, #8]
 8002f64:	6978      	ldr	r0, [r7, #20]
 8002f66:	f7ff ffb3 	bl	8002ed0 <NVIC_EncodePriority>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f70:	4611      	mov	r1, r2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff ff82 	bl	8002e7c <__NVIC_SetPriority>
}
 8002f78:	bf00      	nop
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff ff32 	bl	8002df8 <__NVIC_EnableIRQ>
}
 8002f94:	bf00      	nop
 8002f96:	3708      	adds	r7, #8
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff ff42 	bl	8002e34 <__NVIC_DisableIRQ>
}
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e08d      	b.n	80030e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	4b47      	ldr	r3, [pc, #284]	@ (80030f0 <HAL_DMA_Init+0x138>)
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d80f      	bhi.n	8002ff6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4b45      	ldr	r3, [pc, #276]	@ (80030f4 <HAL_DMA_Init+0x13c>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	4a45      	ldr	r2, [pc, #276]	@ (80030f8 <HAL_DMA_Init+0x140>)
 8002fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe6:	091b      	lsrs	r3, r3, #4
 8002fe8:	009a      	lsls	r2, r3, #2
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a42      	ldr	r2, [pc, #264]	@ (80030fc <HAL_DMA_Init+0x144>)
 8002ff2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ff4:	e00e      	b.n	8003014 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	4b40      	ldr	r3, [pc, #256]	@ (8003100 <HAL_DMA_Init+0x148>)
 8002ffe:	4413      	add	r3, r2
 8003000:	4a3d      	ldr	r2, [pc, #244]	@ (80030f8 <HAL_DMA_Init+0x140>)
 8003002:	fba2 2303 	umull	r2, r3, r2, r3
 8003006:	091b      	lsrs	r3, r3, #4
 8003008:	009a      	lsls	r2, r3, #2
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a3c      	ldr	r2, [pc, #240]	@ (8003104 <HAL_DMA_Init+0x14c>)
 8003012:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800302a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800302e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003038:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003044:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003050:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68fa      	ldr	r2, [r7, #12]
 8003064:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f9b6 	bl	80033d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003074:	d102      	bne.n	800307c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003084:	b2d2      	uxtb	r2, r2
 8003086:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003090:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d010      	beq.n	80030bc <HAL_DMA_Init+0x104>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d80c      	bhi.n	80030bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f9d6 	bl	8003454 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	e008      	b.n	80030ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40020407 	.word	0x40020407
 80030f4:	bffdfff8 	.word	0xbffdfff8
 80030f8:	cccccccd 	.word	0xcccccccd
 80030fc:	40020000 	.word	0x40020000
 8003100:	bffdfbf8 	.word	0xbffdfbf8
 8003104:	40020400 	.word	0x40020400

08003108 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
 8003114:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003120:	2b01      	cmp	r3, #1
 8003122:	d101      	bne.n	8003128 <HAL_DMA_Start_IT+0x20>
 8003124:	2302      	movs	r3, #2
 8003126:	e066      	b.n	80031f6 <HAL_DMA_Start_IT+0xee>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2201      	movs	r2, #1
 800312c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b01      	cmp	r3, #1
 800313a:	d155      	bne.n	80031e8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2202      	movs	r2, #2
 8003140:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 0201 	bic.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	68b9      	ldr	r1, [r7, #8]
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 f8fb 	bl	800335c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316a:	2b00      	cmp	r3, #0
 800316c:	d008      	beq.n	8003180 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f042 020e 	orr.w	r2, r2, #14
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	e00f      	b.n	80031a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0204 	bic.w	r2, r2, #4
 800318e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f042 020a 	orr.w	r2, r2, #10
 800319e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d007      	beq.n	80031be <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031bc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d007      	beq.n	80031d6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f042 0201 	orr.w	r2, r2, #1
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	e005      	b.n	80031f4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
 80031f2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80031f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b084      	sub	sp, #16
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	2204      	movs	r2, #4
 8003220:	409a      	lsls	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4013      	ands	r3, r2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d026      	beq.n	8003278 <HAL_DMA_IRQHandler+0x7a>
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d021      	beq.n	8003278 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0320 	and.w	r3, r3, #32
 800323e:	2b00      	cmp	r3, #0
 8003240:	d107      	bne.n	8003252 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0204 	bic.w	r2, r2, #4
 8003250:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	f003 021f 	and.w	r2, r3, #31
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325e:	2104      	movs	r1, #4
 8003260:	fa01 f202 	lsl.w	r2, r1, r2
 8003264:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	2b00      	cmp	r3, #0
 800326c:	d071      	beq.n	8003352 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003276:	e06c      	b.n	8003352 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327c:	f003 031f 	and.w	r3, r3, #31
 8003280:	2202      	movs	r2, #2
 8003282:	409a      	lsls	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4013      	ands	r3, r2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d02e      	beq.n	80032ea <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d029      	beq.n	80032ea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0320 	and.w	r3, r3, #32
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10b      	bne.n	80032bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 020a 	bic.w	r2, r2, #10
 80032b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c0:	f003 021f 	and.w	r2, r3, #31
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	2102      	movs	r1, #2
 80032ca:	fa01 f202 	lsl.w	r2, r1, r2
 80032ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d038      	beq.n	8003352 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80032e8:	e033      	b.n	8003352 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	2208      	movs	r2, #8
 80032f4:	409a      	lsls	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	4013      	ands	r3, r2
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d02a      	beq.n	8003354 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b00      	cmp	r3, #0
 8003306:	d025      	beq.n	8003354 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 020e 	bic.w	r2, r2, #14
 8003316:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003324:	2101      	movs	r1, #1
 8003326:	fa01 f202 	lsl.w	r2, r1, r2
 800332a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003346:	2b00      	cmp	r3, #0
 8003348:	d004      	beq.n	8003354 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003352:	bf00      	nop
 8003354:	bf00      	nop
}
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003372:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003378:	2b00      	cmp	r3, #0
 800337a:	d004      	beq.n	8003386 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003384:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338a:	f003 021f 	and.w	r2, r3, #31
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f202 	lsl.w	r2, r1, r2
 8003398:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	2b10      	cmp	r3, #16
 80033a8:	d108      	bne.n	80033bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033ba:	e007      	b.n	80033cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	60da      	str	r2, [r3, #12]
}
 80033cc:	bf00      	nop
 80033ce:	3714      	adds	r7, #20
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033d8:	b480      	push	{r7}
 80033da:	b087      	sub	sp, #28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	461a      	mov	r2, r3
 80033e6:	4b16      	ldr	r3, [pc, #88]	@ (8003440 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d802      	bhi.n	80033f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80033ec:	4b15      	ldr	r3, [pc, #84]	@ (8003444 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	e001      	b.n	80033f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80033f2:	4b15      	ldr	r3, [pc, #84]	@ (8003448 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80033f4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	3b08      	subs	r3, #8
 8003402:	4a12      	ldr	r2, [pc, #72]	@ (800344c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003410:	089b      	lsrs	r3, r3, #2
 8003412:	009a      	lsls	r2, r3, #2
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4413      	add	r3, r2
 8003418:	461a      	mov	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a0b      	ldr	r2, [pc, #44]	@ (8003450 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003422:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	2201      	movs	r2, #1
 800342c:	409a      	lsls	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003432:	bf00      	nop
 8003434:	371c      	adds	r7, #28
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	40020407 	.word	0x40020407
 8003444:	40020800 	.word	0x40020800
 8003448:	40020820 	.word	0x40020820
 800344c:	cccccccd 	.word	0xcccccccd
 8003450:	40020880 	.word	0x40020880

08003454 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	b2db      	uxtb	r3, r3
 8003462:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	461a      	mov	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a08      	ldr	r2, [pc, #32]	@ (8003498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003476:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	3b01      	subs	r3, #1
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	2201      	movs	r2, #1
 8003482:	409a      	lsls	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003488:	bf00      	nop
 800348a:	3714      	adds	r7, #20
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	1000823f 	.word	0x1000823f
 8003498:	40020940 	.word	0x40020940

0800349c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80034aa:	e15a      	b.n	8003762 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	2101      	movs	r1, #1
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	fa01 f303 	lsl.w	r3, r1, r3
 80034b8:	4013      	ands	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f000 814c 	beq.w	800375c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d005      	beq.n	80034dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d130      	bne.n	800353e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	2203      	movs	r2, #3
 80034e8:	fa02 f303 	lsl.w	r3, r2, r3
 80034ec:	43db      	mvns	r3, r3
 80034ee:	693a      	ldr	r2, [r7, #16]
 80034f0:	4013      	ands	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	4313      	orrs	r3, r2
 8003504:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003512:	2201      	movs	r2, #1
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43db      	mvns	r3, r3
 800351c:	693a      	ldr	r2, [r7, #16]
 800351e:	4013      	ands	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	091b      	lsrs	r3, r3, #4
 8003528:	f003 0201 	and.w	r2, r3, #1
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 0303 	and.w	r3, r3, #3
 8003546:	2b03      	cmp	r3, #3
 8003548:	d017      	beq.n	800357a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	2203      	movs	r2, #3
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	43db      	mvns	r3, r3
 800355c:	693a      	ldr	r2, [r7, #16]
 800355e:	4013      	ands	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4313      	orrs	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d123      	bne.n	80035ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	08da      	lsrs	r2, r3, #3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3208      	adds	r2, #8
 800358e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003592:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f003 0307 	and.w	r3, r3, #7
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	220f      	movs	r2, #15
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	08da      	lsrs	r2, r3, #3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	3208      	adds	r2, #8
 80035c8:	6939      	ldr	r1, [r7, #16]
 80035ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	2203      	movs	r2, #3
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	43db      	mvns	r3, r3
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4013      	ands	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0203 	and.w	r2, r3, #3
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 80a6 	beq.w	800375c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003610:	4b5b      	ldr	r3, [pc, #364]	@ (8003780 <HAL_GPIO_Init+0x2e4>)
 8003612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003614:	4a5a      	ldr	r2, [pc, #360]	@ (8003780 <HAL_GPIO_Init+0x2e4>)
 8003616:	f043 0301 	orr.w	r3, r3, #1
 800361a:	6613      	str	r3, [r2, #96]	@ 0x60
 800361c:	4b58      	ldr	r3, [pc, #352]	@ (8003780 <HAL_GPIO_Init+0x2e4>)
 800361e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003628:	4a56      	ldr	r2, [pc, #344]	@ (8003784 <HAL_GPIO_Init+0x2e8>)
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	089b      	lsrs	r3, r3, #2
 800362e:	3302      	adds	r3, #2
 8003630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003634:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f003 0303 	and.w	r3, r3, #3
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	220f      	movs	r2, #15
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	43db      	mvns	r3, r3
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003652:	d01f      	beq.n	8003694 <HAL_GPIO_Init+0x1f8>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a4c      	ldr	r2, [pc, #304]	@ (8003788 <HAL_GPIO_Init+0x2ec>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d019      	beq.n	8003690 <HAL_GPIO_Init+0x1f4>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a4b      	ldr	r2, [pc, #300]	@ (800378c <HAL_GPIO_Init+0x2f0>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d013      	beq.n	800368c <HAL_GPIO_Init+0x1f0>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a4a      	ldr	r2, [pc, #296]	@ (8003790 <HAL_GPIO_Init+0x2f4>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d00d      	beq.n	8003688 <HAL_GPIO_Init+0x1ec>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a49      	ldr	r2, [pc, #292]	@ (8003794 <HAL_GPIO_Init+0x2f8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d007      	beq.n	8003684 <HAL_GPIO_Init+0x1e8>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a48      	ldr	r2, [pc, #288]	@ (8003798 <HAL_GPIO_Init+0x2fc>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d101      	bne.n	8003680 <HAL_GPIO_Init+0x1e4>
 800367c:	2305      	movs	r3, #5
 800367e:	e00a      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 8003680:	2306      	movs	r3, #6
 8003682:	e008      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 8003684:	2304      	movs	r3, #4
 8003686:	e006      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 8003688:	2303      	movs	r3, #3
 800368a:	e004      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 800368c:	2302      	movs	r3, #2
 800368e:	e002      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 8003690:	2301      	movs	r3, #1
 8003692:	e000      	b.n	8003696 <HAL_GPIO_Init+0x1fa>
 8003694:	2300      	movs	r3, #0
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	f002 0203 	and.w	r2, r2, #3
 800369c:	0092      	lsls	r2, r2, #2
 800369e:	4093      	lsls	r3, r2
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a6:	4937      	ldr	r1, [pc, #220]	@ (8003784 <HAL_GPIO_Init+0x2e8>)
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	089b      	lsrs	r3, r3, #2
 80036ac:	3302      	adds	r3, #2
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036b4:	4b39      	ldr	r3, [pc, #228]	@ (800379c <HAL_GPIO_Init+0x300>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	43db      	mvns	r3, r3
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	4013      	ands	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d003      	beq.n	80036d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036d8:	4a30      	ldr	r2, [pc, #192]	@ (800379c <HAL_GPIO_Init+0x300>)
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036de:	4b2f      	ldr	r3, [pc, #188]	@ (800379c <HAL_GPIO_Init+0x300>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	43db      	mvns	r3, r3
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	4013      	ands	r3, r2
 80036ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4313      	orrs	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003702:	4a26      	ldr	r2, [pc, #152]	@ (800379c <HAL_GPIO_Init+0x300>)
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003708:	4b24      	ldr	r3, [pc, #144]	@ (800379c <HAL_GPIO_Init+0x300>)
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	43db      	mvns	r3, r3
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	4013      	ands	r3, r2
 8003716:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d003      	beq.n	800372c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003724:	693a      	ldr	r2, [r7, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4313      	orrs	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800372c:	4a1b      	ldr	r2, [pc, #108]	@ (800379c <HAL_GPIO_Init+0x300>)
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003732:	4b1a      	ldr	r3, [pc, #104]	@ (800379c <HAL_GPIO_Init+0x300>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	43db      	mvns	r3, r3
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4013      	ands	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003756:	4a11      	ldr	r2, [pc, #68]	@ (800379c <HAL_GPIO_Init+0x300>)
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	3301      	adds	r3, #1
 8003760:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	fa22 f303 	lsr.w	r3, r2, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	f47f ae9d 	bne.w	80034ac <HAL_GPIO_Init+0x10>
  }
}
 8003772:	bf00      	nop
 8003774:	bf00      	nop
 8003776:	371c      	adds	r7, #28
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr
 8003780:	40021000 	.word	0x40021000
 8003784:	40010000 	.word	0x40010000
 8003788:	48000400 	.word	0x48000400
 800378c:	48000800 	.word	0x48000800
 8003790:	48000c00 	.word	0x48000c00
 8003794:	48001000 	.word	0x48001000
 8003798:	48001400 	.word	0x48001400
 800379c:	40010400 	.word	0x40010400

080037a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80037aa:	4b08      	ldr	r3, [pc, #32]	@ (80037cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	88fb      	ldrh	r3, [r7, #6]
 80037b0:	4013      	ands	r3, r2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d006      	beq.n	80037c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037b6:	4a05      	ldr	r2, [pc, #20]	@ (80037cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037bc:	88fb      	ldrh	r3, [r7, #6]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fd f88e 	bl	80008e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80037c4:	bf00      	nop
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40010400 	.word	0x40010400

080037d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d141      	bne.n	8003862 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037de:	4b4b      	ldr	r3, [pc, #300]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ea:	d131      	bne.n	8003850 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037ec:	4b47      	ldr	r3, [pc, #284]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f2:	4a46      	ldr	r2, [pc, #280]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037fc:	4b43      	ldr	r3, [pc, #268]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003804:	4a41      	ldr	r2, [pc, #260]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003806:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800380a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800380c:	4b40      	ldr	r3, [pc, #256]	@ (8003910 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2232      	movs	r2, #50	@ 0x32
 8003812:	fb02 f303 	mul.w	r3, r2, r3
 8003816:	4a3f      	ldr	r2, [pc, #252]	@ (8003914 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	0c9b      	lsrs	r3, r3, #18
 800381e:	3301      	adds	r3, #1
 8003820:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003822:	e002      	b.n	800382a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3b01      	subs	r3, #1
 8003828:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800382a:	4b38      	ldr	r3, [pc, #224]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003836:	d102      	bne.n	800383e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1f2      	bne.n	8003824 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800383e:	4b33      	ldr	r3, [pc, #204]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800384a:	d158      	bne.n	80038fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e057      	b.n	8003900 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003850:	4b2e      	ldr	r3, [pc, #184]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003856:	4a2d      	ldr	r2, [pc, #180]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800385c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003860:	e04d      	b.n	80038fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003868:	d141      	bne.n	80038ee <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800386a:	4b28      	ldr	r3, [pc, #160]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003876:	d131      	bne.n	80038dc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003878:	4b24      	ldr	r3, [pc, #144]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800387a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800387e:	4a23      	ldr	r2, [pc, #140]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003884:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003888:	4b20      	ldr	r3, [pc, #128]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003890:	4a1e      	ldr	r2, [pc, #120]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003892:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003896:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003898:	4b1d      	ldr	r3, [pc, #116]	@ (8003910 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2232      	movs	r2, #50	@ 0x32
 800389e:	fb02 f303 	mul.w	r3, r2, r3
 80038a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003914 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80038a4:	fba2 2303 	umull	r2, r3, r2, r3
 80038a8:	0c9b      	lsrs	r3, r3, #18
 80038aa:	3301      	adds	r3, #1
 80038ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038ae:	e002      	b.n	80038b6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038b6:	4b15      	ldr	r3, [pc, #84]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038c2:	d102      	bne.n	80038ca <HAL_PWREx_ControlVoltageScaling+0xfa>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f2      	bne.n	80038b0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80038ca:	4b10      	ldr	r3, [pc, #64]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038d6:	d112      	bne.n	80038fe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e011      	b.n	8003900 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038dc:	4b0b      	ldr	r3, [pc, #44]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038e2:	4a0a      	ldr	r2, [pc, #40]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80038ec:	e007      	b.n	80038fe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80038ee:	4b07      	ldr	r3, [pc, #28]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80038f6:	4a05      	ldr	r2, [pc, #20]	@ (800390c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038fc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	40007000 	.word	0x40007000
 8003910:	20000000 	.word	0x20000000
 8003914:	431bde83 	.word	0x431bde83

08003918 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800391c:	4b05      	ldr	r3, [pc, #20]	@ (8003934 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	4a04      	ldr	r2, [pc, #16]	@ (8003934 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003922:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003926:	6093      	str	r3, [r2, #8]
}
 8003928:	bf00      	nop
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40007000 	.word	0x40007000

08003938 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e2fe      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d075      	beq.n	8003a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003956:	4b97      	ldr	r3, [pc, #604]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 030c 	and.w	r3, r3, #12
 800395e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003960:	4b94      	ldr	r3, [pc, #592]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f003 0303 	and.w	r3, r3, #3
 8003968:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	2b0c      	cmp	r3, #12
 800396e:	d102      	bne.n	8003976 <HAL_RCC_OscConfig+0x3e>
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	2b03      	cmp	r3, #3
 8003974:	d002      	beq.n	800397c <HAL_RCC_OscConfig+0x44>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b08      	cmp	r3, #8
 800397a:	d10b      	bne.n	8003994 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397c:	4b8d      	ldr	r3, [pc, #564]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d05b      	beq.n	8003a40 <HAL_RCC_OscConfig+0x108>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d157      	bne.n	8003a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e2d9      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800399c:	d106      	bne.n	80039ac <HAL_RCC_OscConfig+0x74>
 800399e:	4b85      	ldr	r3, [pc, #532]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a84      	ldr	r2, [pc, #528]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039a8:	6013      	str	r3, [r2, #0]
 80039aa:	e01d      	b.n	80039e8 <HAL_RCC_OscConfig+0xb0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x98>
 80039b6:	4b7f      	ldr	r3, [pc, #508]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a7e      	ldr	r2, [pc, #504]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039c0:	6013      	str	r3, [r2, #0]
 80039c2:	4b7c      	ldr	r3, [pc, #496]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a7b      	ldr	r2, [pc, #492]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e00b      	b.n	80039e8 <HAL_RCC_OscConfig+0xb0>
 80039d0:	4b78      	ldr	r3, [pc, #480]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a77      	ldr	r2, [pc, #476]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	4b75      	ldr	r3, [pc, #468]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a74      	ldr	r2, [pc, #464]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 80039e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d013      	beq.n	8003a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7fd fe72 	bl	80016d8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039f8:	f7fd fe6e 	bl	80016d8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b64      	cmp	r3, #100	@ 0x64
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e29e      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0xc0>
 8003a16:	e014      	b.n	8003a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a18:	f7fd fe5e 	bl	80016d8 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a20:	f7fd fe5a 	bl	80016d8 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	@ 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e28a      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a32:	4b60      	ldr	r3, [pc, #384]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f0      	bne.n	8003a20 <HAL_RCC_OscConfig+0xe8>
 8003a3e:	e000      	b.n	8003a42 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d075      	beq.n	8003b3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a4e:	4b59      	ldr	r3, [pc, #356]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a58:	4b56      	ldr	r3, [pc, #344]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f003 0303 	and.w	r3, r3, #3
 8003a60:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b0c      	cmp	r3, #12
 8003a66:	d102      	bne.n	8003a6e <HAL_RCC_OscConfig+0x136>
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d002      	beq.n	8003a74 <HAL_RCC_OscConfig+0x13c>
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d11f      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a74:	4b4f      	ldr	r3, [pc, #316]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d005      	beq.n	8003a8c <HAL_RCC_OscConfig+0x154>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e25d      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8c:	4b49      	ldr	r3, [pc, #292]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	061b      	lsls	r3, r3, #24
 8003a9a:	4946      	ldr	r1, [pc, #280]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003aa0:	4b45      	ldr	r3, [pc, #276]	@ (8003bb8 <HAL_RCC_OscConfig+0x280>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fd fc55 	bl	8001354 <HAL_InitTick>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d043      	beq.n	8003b38 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e249      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d023      	beq.n	8003b04 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003abc:	4b3d      	ldr	r3, [pc, #244]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a3c      	ldr	r2, [pc, #240]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ac6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac8:	f7fd fe06 	bl	80016d8 <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ad0:	f7fd fe02 	bl	80016d8 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e232      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae2:	4b34      	ldr	r3, [pc, #208]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aee:	4b31      	ldr	r3, [pc, #196]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	061b      	lsls	r3, r3, #24
 8003afc:	492d      	ldr	r1, [pc, #180]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	604b      	str	r3, [r1, #4]
 8003b02:	e01a      	b.n	8003b3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b04:	4b2b      	ldr	r3, [pc, #172]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fd fde2 	bl	80016d8 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b18:	f7fd fdde 	bl	80016d8 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e20e      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b2a:	4b22      	ldr	r3, [pc, #136]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_OscConfig+0x1e0>
 8003b36:	e000      	b.n	8003b3a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d041      	beq.n	8003bca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d01c      	beq.n	8003b88 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b4e:	4b19      	ldr	r3, [pc, #100]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b54:	4a17      	ldr	r2, [pc, #92]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5e:	f7fd fdbb 	bl	80016d8 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b64:	e008      	b.n	8003b78 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b66:	f7fd fdb7 	bl	80016d8 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d901      	bls.n	8003b78 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e1e7      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b78:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d0ef      	beq.n	8003b66 <HAL_RCC_OscConfig+0x22e>
 8003b86:	e020      	b.n	8003bca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b88:	4b0a      	ldr	r3, [pc, #40]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b8e:	4a09      	ldr	r2, [pc, #36]	@ (8003bb4 <HAL_RCC_OscConfig+0x27c>)
 8003b90:	f023 0301 	bic.w	r3, r3, #1
 8003b94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b98:	f7fd fd9e 	bl	80016d8 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b9e:	e00d      	b.n	8003bbc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ba0:	f7fd fd9a 	bl	80016d8 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d906      	bls.n	8003bbc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e1ca      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
 8003bb2:	bf00      	nop
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bbc:	4b8c      	ldr	r3, [pc, #560]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1ea      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 80a6 	beq.w	8003d24 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003bdc:	4b84      	ldr	r3, [pc, #528]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003bde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d101      	bne.n	8003bec <HAL_RCC_OscConfig+0x2b4>
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <HAL_RCC_OscConfig+0x2b6>
 8003bec:	2300      	movs	r3, #0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00d      	beq.n	8003c0e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf2:	4b7f      	ldr	r3, [pc, #508]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf6:	4a7e      	ldr	r2, [pc, #504]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bfc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bfe:	4b7c      	ldr	r3, [pc, #496]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c0e:	4b79      	ldr	r3, [pc, #484]	@ (8003df4 <HAL_RCC_OscConfig+0x4bc>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d118      	bne.n	8003c4c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c1a:	4b76      	ldr	r3, [pc, #472]	@ (8003df4 <HAL_RCC_OscConfig+0x4bc>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a75      	ldr	r2, [pc, #468]	@ (8003df4 <HAL_RCC_OscConfig+0x4bc>)
 8003c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c26:	f7fd fd57 	bl	80016d8 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2e:	f7fd fd53 	bl	80016d8 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e183      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c40:	4b6c      	ldr	r3, [pc, #432]	@ (8003df4 <HAL_RCC_OscConfig+0x4bc>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0f0      	beq.n	8003c2e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d108      	bne.n	8003c66 <HAL_RCC_OscConfig+0x32e>
 8003c54:	4b66      	ldr	r3, [pc, #408]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5a:	4a65      	ldr	r2, [pc, #404]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c64:	e024      	b.n	8003cb0 <HAL_RCC_OscConfig+0x378>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2b05      	cmp	r3, #5
 8003c6c:	d110      	bne.n	8003c90 <HAL_RCC_OscConfig+0x358>
 8003c6e:	4b60      	ldr	r3, [pc, #384]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c74:	4a5e      	ldr	r2, [pc, #376]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c76:	f043 0304 	orr.w	r3, r3, #4
 8003c7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c7e:	4b5c      	ldr	r3, [pc, #368]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c84:	4a5a      	ldr	r2, [pc, #360]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c8e:	e00f      	b.n	8003cb0 <HAL_RCC_OscConfig+0x378>
 8003c90:	4b57      	ldr	r3, [pc, #348]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c96:	4a56      	ldr	r2, [pc, #344]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ca0:	4b53      	ldr	r3, [pc, #332]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca6:	4a52      	ldr	r2, [pc, #328]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003ca8:	f023 0304 	bic.w	r3, r3, #4
 8003cac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d016      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb8:	f7fd fd0e 	bl	80016d8 <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cbe:	e00a      	b.n	8003cd6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc0:	f7fd fd0a 	bl	80016d8 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d901      	bls.n	8003cd6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	e138      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cd6:	4b46      	ldr	r3, [pc, #280]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0ed      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x388>
 8003ce4:	e015      	b.n	8003d12 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce6:	f7fd fcf7 	bl	80016d8 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cec:	e00a      	b.n	8003d04 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cee:	f7fd fcf3 	bl	80016d8 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e121      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d04:	4b3a      	ldr	r3, [pc, #232]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1ed      	bne.n	8003cee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d12:	7ffb      	ldrb	r3, [r7, #31]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d105      	bne.n	8003d24 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d18:	4b35      	ldr	r3, [pc, #212]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1c:	4a34      	ldr	r2, [pc, #208]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d22:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0320 	and.w	r3, r3, #32
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d03c      	beq.n	8003daa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d01c      	beq.n	8003d72 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d38:	4b2d      	ldr	r3, [pc, #180]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d48:	f7fd fcc6 	bl	80016d8 <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d50:	f7fd fcc2 	bl	80016d8 <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e0f2      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d62:	4b23      	ldr	r3, [pc, #140]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0ef      	beq.n	8003d50 <HAL_RCC_OscConfig+0x418>
 8003d70:	e01b      	b.n	8003daa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d72:	4b1f      	ldr	r3, [pc, #124]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d74:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d78:	4a1d      	ldr	r2, [pc, #116]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d7a:	f023 0301 	bic.w	r3, r3, #1
 8003d7e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d82:	f7fd fca9 	bl	80016d8 <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d88:	e008      	b.n	8003d9c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d8a:	f7fd fca5 	bl	80016d8 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e0d5      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d9c:	4b14      	ldr	r3, [pc, #80]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1ef      	bne.n	8003d8a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	69db      	ldr	r3, [r3, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 80c9 	beq.w	8003f46 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003db4:	4b0e      	ldr	r3, [pc, #56]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f003 030c 	and.w	r3, r3, #12
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	f000 8083 	beq.w	8003ec8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	69db      	ldr	r3, [r3, #28]
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d15e      	bne.n	8003e88 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dca:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a08      	ldr	r2, [pc, #32]	@ (8003df0 <HAL_RCC_OscConfig+0x4b8>)
 8003dd0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd6:	f7fd fc7f 	bl	80016d8 <HAL_GetTick>
 8003dda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ddc:	e00c      	b.n	8003df8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dde:	f7fd fc7b 	bl	80016d8 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d905      	bls.n	8003df8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e0ab      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df8:	4b55      	ldr	r3, [pc, #340]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1ec      	bne.n	8003dde <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e04:	4b52      	ldr	r3, [pc, #328]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	4b52      	ldr	r3, [pc, #328]	@ (8003f54 <HAL_RCC_OscConfig+0x61c>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6a11      	ldr	r1, [r2, #32]
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e14:	3a01      	subs	r2, #1
 8003e16:	0112      	lsls	r2, r2, #4
 8003e18:	4311      	orrs	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003e1e:	0212      	lsls	r2, r2, #8
 8003e20:	4311      	orrs	r1, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e26:	0852      	lsrs	r2, r2, #1
 8003e28:	3a01      	subs	r2, #1
 8003e2a:	0552      	lsls	r2, r2, #21
 8003e2c:	4311      	orrs	r1, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e32:	0852      	lsrs	r2, r2, #1
 8003e34:	3a01      	subs	r2, #1
 8003e36:	0652      	lsls	r2, r2, #25
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003e3e:	06d2      	lsls	r2, r2, #27
 8003e40:	430a      	orrs	r2, r1
 8003e42:	4943      	ldr	r1, [pc, #268]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e48:	4b41      	ldr	r3, [pc, #260]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a40      	ldr	r2, [pc, #256]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e52:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e54:	4b3e      	ldr	r3, [pc, #248]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	4a3d      	ldr	r2, [pc, #244]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e5e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e60:	f7fd fc3a 	bl	80016d8 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e68:	f7fd fc36 	bl	80016d8 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e066      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e7a:	4b35      	ldr	r3, [pc, #212]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0x530>
 8003e86:	e05e      	b.n	8003f46 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e88:	4b31      	ldr	r3, [pc, #196]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a30      	ldr	r2, [pc, #192]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e94:	f7fd fc20 	bl	80016d8 <HAL_GetTick>
 8003e98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9c:	f7fd fc1c 	bl	80016d8 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e04c      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eae:	4b28      	ldr	r3, [pc, #160]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003eba:	4b25      	ldr	r3, [pc, #148]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003ebc:	68da      	ldr	r2, [r3, #12]
 8003ebe:	4924      	ldr	r1, [pc, #144]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003ec0:	4b25      	ldr	r3, [pc, #148]	@ (8003f58 <HAL_RCC_OscConfig+0x620>)
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	60cb      	str	r3, [r1, #12]
 8003ec6:	e03e      	b.n	8003f46 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e039      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f50 <HAL_RCC_OscConfig+0x618>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f003 0203 	and.w	r2, r3, #3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d12c      	bne.n	8003f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d123      	bne.n	8003f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f04:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d11b      	bne.n	8003f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d113      	bne.n	8003f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	085b      	lsrs	r3, r3, #1
 8003f26:	3b01      	subs	r3, #1
 8003f28:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d109      	bne.n	8003f42 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f38:	085b      	lsrs	r3, r3, #1
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d001      	beq.n	8003f46 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e000      	b.n	8003f48 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3720      	adds	r7, #32
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40021000 	.word	0x40021000
 8003f54:	019f800c 	.word	0x019f800c
 8003f58:	feeefffc 	.word	0xfeeefffc

08003f5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b086      	sub	sp, #24
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e11e      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f74:	4b91      	ldr	r3, [pc, #580]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 030f 	and.w	r3, r3, #15
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d910      	bls.n	8003fa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f82:	4b8e      	ldr	r3, [pc, #568]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 020f 	bic.w	r2, r3, #15
 8003f8a:	498c      	ldr	r1, [pc, #560]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f92:	4b8a      	ldr	r3, [pc, #552]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d001      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e106      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d073      	beq.n	8004098 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2b03      	cmp	r3, #3
 8003fb6:	d129      	bne.n	800400c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fb8:	4b81      	ldr	r3, [pc, #516]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0f4      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003fc8:	f000 f9ba 	bl	8004340 <RCC_GetSysClockFreqFromPLLSource>
 8003fcc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	4a7c      	ldr	r2, [pc, #496]	@ (80041c4 <HAL_RCC_ClockConfig+0x268>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d93f      	bls.n	8004056 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003fd6:	4b7a      	ldr	r3, [pc, #488]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d009      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d033      	beq.n	8004056 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d12f      	bne.n	8004056 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ff6:	4b72      	ldr	r3, [pc, #456]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ffe:	4a70      	ldr	r2, [pc, #448]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004004:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004006:	2380      	movs	r3, #128	@ 0x80
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	e024      	b.n	8004056 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	2b02      	cmp	r3, #2
 8004012:	d107      	bne.n	8004024 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004014:	4b6a      	ldr	r3, [pc, #424]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d109      	bne.n	8004034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e0c6      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004024:	4b66      	ldr	r3, [pc, #408]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e0be      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004034:	f000 f8ce 	bl	80041d4 <HAL_RCC_GetSysClockFreq>
 8004038:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	4a61      	ldr	r2, [pc, #388]	@ (80041c4 <HAL_RCC_ClockConfig+0x268>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d909      	bls.n	8004056 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004042:	4b5f      	ldr	r3, [pc, #380]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800404a:	4a5d      	ldr	r2, [pc, #372]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 800404c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004050:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004052:	2380      	movs	r3, #128	@ 0x80
 8004054:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004056:	4b5a      	ldr	r3, [pc, #360]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f023 0203 	bic.w	r2, r3, #3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	4957      	ldr	r1, [pc, #348]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004064:	4313      	orrs	r3, r2
 8004066:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004068:	f7fd fb36 	bl	80016d8 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800406e:	e00a      	b.n	8004086 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004070:	f7fd fb32 	bl	80016d8 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800407e:	4293      	cmp	r3, r2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e095      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004086:	4b4e      	ldr	r3, [pc, #312]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 020c 	and.w	r2, r3, #12
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	429a      	cmp	r2, r3
 8004096:	d1eb      	bne.n	8004070 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d023      	beq.n	80040ec <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b0:	4b43      	ldr	r3, [pc, #268]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	4a42      	ldr	r2, [pc, #264]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040ba:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d007      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80040c8:	4b3d      	ldr	r3, [pc, #244]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80040d0:	4a3b      	ldr	r2, [pc, #236]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d8:	4b39      	ldr	r3, [pc, #228]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	4936      	ldr	r1, [pc, #216]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	608b      	str	r3, [r1, #8]
 80040ea:	e008      	b.n	80040fe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b80      	cmp	r3, #128	@ 0x80
 80040f0:	d105      	bne.n	80040fe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80040f2:	4b33      	ldr	r3, [pc, #204]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	4a32      	ldr	r2, [pc, #200]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 80040f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040fc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040fe:	4b2f      	ldr	r3, [pc, #188]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	683a      	ldr	r2, [r7, #0]
 8004108:	429a      	cmp	r2, r3
 800410a:	d21d      	bcs.n	8004148 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410c:	4b2b      	ldr	r3, [pc, #172]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f023 020f 	bic.w	r2, r3, #15
 8004114:	4929      	ldr	r1, [pc, #164]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	4313      	orrs	r3, r2
 800411a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800411c:	f7fd fadc 	bl	80016d8 <HAL_GetTick>
 8004120:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004122:	e00a      	b.n	800413a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004124:	f7fd fad8 	bl	80016d8 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e03b      	b.n	80041b2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800413a:	4b20      	ldr	r3, [pc, #128]	@ (80041bc <HAL_RCC_ClockConfig+0x260>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	429a      	cmp	r2, r3
 8004146:	d1ed      	bne.n	8004124 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d008      	beq.n	8004166 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004154:	4b1a      	ldr	r3, [pc, #104]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	4917      	ldr	r1, [pc, #92]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004162:	4313      	orrs	r3, r2
 8004164:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d009      	beq.n	8004186 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004172:	4b13      	ldr	r3, [pc, #76]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	490f      	ldr	r1, [pc, #60]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 8004182:	4313      	orrs	r3, r2
 8004184:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004186:	f000 f825 	bl	80041d4 <HAL_RCC_GetSysClockFreq>
 800418a:	4602      	mov	r2, r0
 800418c:	4b0c      	ldr	r3, [pc, #48]	@ (80041c0 <HAL_RCC_ClockConfig+0x264>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	091b      	lsrs	r3, r3, #4
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	490c      	ldr	r1, [pc, #48]	@ (80041c8 <HAL_RCC_ClockConfig+0x26c>)
 8004198:	5ccb      	ldrb	r3, [r1, r3]
 800419a:	f003 031f 	and.w	r3, r3, #31
 800419e:	fa22 f303 	lsr.w	r3, r2, r3
 80041a2:	4a0a      	ldr	r2, [pc, #40]	@ (80041cc <HAL_RCC_ClockConfig+0x270>)
 80041a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80041a6:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <HAL_RCC_ClockConfig+0x274>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fd f8d2 	bl	8001354 <HAL_InitTick>
 80041b0:	4603      	mov	r3, r0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	40022000 	.word	0x40022000
 80041c0:	40021000 	.word	0x40021000
 80041c4:	04c4b400 	.word	0x04c4b400
 80041c8:	080091d8 	.word	0x080091d8
 80041cc:	20000000 	.word	0x20000000
 80041d0:	20000018 	.word	0x20000018

080041d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80041da:	4b2c      	ldr	r3, [pc, #176]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d102      	bne.n	80041ec <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041e6:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <HAL_RCC_GetSysClockFreq+0xbc>)
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	e047      	b.n	800427c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80041ec:	4b27      	ldr	r3, [pc, #156]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f003 030c 	and.w	r3, r3, #12
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d102      	bne.n	80041fe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041f8:	4b26      	ldr	r3, [pc, #152]	@ (8004294 <HAL_RCC_GetSysClockFreq+0xc0>)
 80041fa:	613b      	str	r3, [r7, #16]
 80041fc:	e03e      	b.n	800427c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80041fe:	4b23      	ldr	r3, [pc, #140]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f003 030c 	and.w	r3, r3, #12
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d136      	bne.n	8004278 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420a:	4b20      	ldr	r3, [pc, #128]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004214:	4b1d      	ldr	r3, [pc, #116]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	091b      	lsrs	r3, r3, #4
 800421a:	f003 030f 	and.w	r3, r3, #15
 800421e:	3301      	adds	r3, #1
 8004220:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2b03      	cmp	r3, #3
 8004226:	d10c      	bne.n	8004242 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004228:	4a1a      	ldr	r2, [pc, #104]	@ (8004294 <HAL_RCC_GetSysClockFreq+0xc0>)
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004230:	4a16      	ldr	r2, [pc, #88]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004232:	68d2      	ldr	r2, [r2, #12]
 8004234:	0a12      	lsrs	r2, r2, #8
 8004236:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	617b      	str	r3, [r7, #20]
      break;
 8004240:	e00c      	b.n	800425c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004242:	4a13      	ldr	r2, [pc, #76]	@ (8004290 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	fbb2 f3f3 	udiv	r3, r2, r3
 800424a:	4a10      	ldr	r2, [pc, #64]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 800424c:	68d2      	ldr	r2, [r2, #12]
 800424e:	0a12      	lsrs	r2, r2, #8
 8004250:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004254:	fb02 f303 	mul.w	r3, r2, r3
 8004258:	617b      	str	r3, [r7, #20]
      break;
 800425a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800425c:	4b0b      	ldr	r3, [pc, #44]	@ (800428c <HAL_RCC_GetSysClockFreq+0xb8>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	0e5b      	lsrs	r3, r3, #25
 8004262:	f003 0303 	and.w	r3, r3, #3
 8004266:	3301      	adds	r3, #1
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800426c:	697a      	ldr	r2, [r7, #20]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	fbb2 f3f3 	udiv	r3, r2, r3
 8004274:	613b      	str	r3, [r7, #16]
 8004276:	e001      	b.n	800427c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800427c:	693b      	ldr	r3, [r7, #16]
}
 800427e:	4618      	mov	r0, r3
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	40021000 	.word	0x40021000
 8004290:	00f42400 	.word	0x00f42400
 8004294:	016e3600 	.word	0x016e3600

08004298 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800429c:	4b03      	ldr	r3, [pc, #12]	@ (80042ac <HAL_RCC_GetHCLKFreq+0x14>)
 800429e:	681b      	ldr	r3, [r3, #0]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20000000 	.word	0x20000000

080042b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042b4:	f7ff fff0 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	0adb      	lsrs	r3, r3, #11
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4904      	ldr	r1, [pc, #16]	@ (80042d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	080091e8 	.word	0x080091e8

080042dc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	220f      	movs	r2, #15
 80042ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80042ec:	4b12      	ldr	r3, [pc, #72]	@ (8004338 <HAL_RCC_GetClockConfig+0x5c>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 0203 	and.w	r2, r3, #3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80042f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004338 <HAL_RCC_GetClockConfig+0x5c>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <HAL_RCC_GetClockConfig+0x5c>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004310:	4b09      	ldr	r3, [pc, #36]	@ (8004338 <HAL_RCC_GetClockConfig+0x5c>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	08db      	lsrs	r3, r3, #3
 8004316:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800431e:	4b07      	ldr	r3, [pc, #28]	@ (800433c <HAL_RCC_GetClockConfig+0x60>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 020f 	and.w	r2, r3, #15
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	601a      	str	r2, [r3, #0]
}
 800432a:	bf00      	nop
 800432c:	370c      	adds	r7, #12
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	40021000 	.word	0x40021000
 800433c:	40022000 	.word	0x40022000

08004340 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004346:	4b1e      	ldr	r3, [pc, #120]	@ (80043c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004350:	4b1b      	ldr	r3, [pc, #108]	@ (80043c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	f003 030f 	and.w	r3, r3, #15
 800435a:	3301      	adds	r3, #1
 800435c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	2b03      	cmp	r3, #3
 8004362:	d10c      	bne.n	800437e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004364:	4a17      	ldr	r2, [pc, #92]	@ (80043c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	fbb2 f3f3 	udiv	r3, r2, r3
 800436c:	4a14      	ldr	r2, [pc, #80]	@ (80043c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800436e:	68d2      	ldr	r2, [r2, #12]
 8004370:	0a12      	lsrs	r2, r2, #8
 8004372:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004376:	fb02 f303 	mul.w	r3, r2, r3
 800437a:	617b      	str	r3, [r7, #20]
    break;
 800437c:	e00c      	b.n	8004398 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800437e:	4a12      	ldr	r2, [pc, #72]	@ (80043c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	fbb2 f3f3 	udiv	r3, r2, r3
 8004386:	4a0e      	ldr	r2, [pc, #56]	@ (80043c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004388:	68d2      	ldr	r2, [r2, #12]
 800438a:	0a12      	lsrs	r2, r2, #8
 800438c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004390:	fb02 f303 	mul.w	r3, r2, r3
 8004394:	617b      	str	r3, [r7, #20]
    break;
 8004396:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004398:	4b09      	ldr	r3, [pc, #36]	@ (80043c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	0e5b      	lsrs	r3, r3, #25
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	3301      	adds	r3, #1
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80043a8:	697a      	ldr	r2, [r7, #20]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80043b2:	687b      	ldr	r3, [r7, #4]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	371c      	adds	r7, #28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	40021000 	.word	0x40021000
 80043c4:	016e3600 	.word	0x016e3600
 80043c8:	00f42400 	.word	0x00f42400

080043cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043d4:	2300      	movs	r3, #0
 80043d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043d8:	2300      	movs	r3, #0
 80043da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f000 8098 	beq.w	800451a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ea:	2300      	movs	r3, #0
 80043ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ee:	4b43      	ldr	r3, [pc, #268]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10d      	bne.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	4b40      	ldr	r3, [pc, #256]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fe:	4a3f      	ldr	r2, [pc, #252]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004400:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004404:	6593      	str	r3, [r2, #88]	@ 0x58
 8004406:	4b3d      	ldr	r3, [pc, #244]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800440e:	60bb      	str	r3, [r7, #8]
 8004410:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004412:	2301      	movs	r3, #1
 8004414:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004416:	4b3a      	ldr	r3, [pc, #232]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a39      	ldr	r2, [pc, #228]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004422:	f7fd f959 	bl	80016d8 <HAL_GetTick>
 8004426:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004428:	e009      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fd f955 	bl	80016d8 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d902      	bls.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	74fb      	strb	r3, [r7, #19]
        break;
 800443c:	e005      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800443e:	4b30      	ldr	r3, [pc, #192]	@ (8004500 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0ef      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800444a:	7cfb      	ldrb	r3, [r7, #19]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d159      	bne.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004450:	4b2a      	ldr	r3, [pc, #168]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d01e      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	429a      	cmp	r2, r3
 800446a:	d019      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800446c:	4b23      	ldr	r3, [pc, #140]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800446e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004472:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004476:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004478:	4b20      	ldr	r3, [pc, #128]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800447a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447e:	4a1f      	ldr	r2, [pc, #124]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004488:	4b1c      	ldr	r3, [pc, #112]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800448a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448e:	4a1b      	ldr	r2, [pc, #108]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004490:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004498:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d016      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044aa:	f7fd f915 	bl	80016d8 <HAL_GetTick>
 80044ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044b0:	e00b      	b.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044b2:	f7fd f911 	bl	80016d8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d902      	bls.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80044c4:	2303      	movs	r3, #3
 80044c6:	74fb      	strb	r3, [r7, #19]
            break;
 80044c8:	e006      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044ca:	4b0c      	ldr	r3, [pc, #48]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0ec      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80044d8:	7cfb      	ldrb	r3, [r7, #19]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10b      	bne.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044de:	4b07      	ldr	r3, [pc, #28]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	4903      	ldr	r1, [pc, #12]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80044f4:	e008      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044f6:	7cfb      	ldrb	r3, [r7, #19]
 80044f8:	74bb      	strb	r3, [r7, #18]
 80044fa:	e005      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80044fc:	40021000 	.word	0x40021000
 8004500:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004508:	7c7b      	ldrb	r3, [r7, #17]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d105      	bne.n	800451a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800450e:	4ba6      	ldr	r3, [pc, #664]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004512:	4aa5      	ldr	r2, [pc, #660]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004514:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004518:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00a      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004526:	4ba0      	ldr	r3, [pc, #640]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452c:	f023 0203 	bic.w	r2, r3, #3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	499c      	ldr	r1, [pc, #624]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004536:	4313      	orrs	r3, r2
 8004538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00a      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004548:	4b97      	ldr	r3, [pc, #604]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454e:	f023 020c 	bic.w	r2, r3, #12
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	4994      	ldr	r1, [pc, #592]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0304 	and.w	r3, r3, #4
 8004566:	2b00      	cmp	r3, #0
 8004568:	d00a      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800456a:	4b8f      	ldr	r3, [pc, #572]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800456c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004570:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	498b      	ldr	r1, [pc, #556]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457a:	4313      	orrs	r3, r2
 800457c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00a      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800458c:	4b86      	ldr	r3, [pc, #536]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800458e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004592:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	4983      	ldr	r1, [pc, #524]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0320 	and.w	r3, r3, #32
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d00a      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045ae:	4b7e      	ldr	r3, [pc, #504]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045b4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	497a      	ldr	r1, [pc, #488]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00a      	beq.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045d0:	4b75      	ldr	r3, [pc, #468]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	4972      	ldr	r1, [pc, #456]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00a      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80045f2:	4b6d      	ldr	r3, [pc, #436]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69db      	ldr	r3, [r3, #28]
 8004600:	4969      	ldr	r1, [pc, #420]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00a      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004614:	4b64      	ldr	r3, [pc, #400]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	4961      	ldr	r1, [pc, #388]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004624:	4313      	orrs	r3, r2
 8004626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00a      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004636:	4b5c      	ldr	r3, [pc, #368]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004644:	4958      	ldr	r1, [pc, #352]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004654:	2b00      	cmp	r3, #0
 8004656:	d015      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004658:	4b53      	ldr	r3, [pc, #332]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800465a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004666:	4950      	ldr	r1, [pc, #320]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004668:	4313      	orrs	r3, r2
 800466a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004676:	d105      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004678:	4b4b      	ldr	r3, [pc, #300]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	4a4a      	ldr	r2, [pc, #296]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800467e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004682:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800468c:	2b00      	cmp	r3, #0
 800468e:	d015      	beq.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004690:	4b45      	ldr	r3, [pc, #276]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004696:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469e:	4942      	ldr	r1, [pc, #264]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046ae:	d105      	bne.n	80046bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046b0:	4b3d      	ldr	r3, [pc, #244]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	4a3c      	ldr	r2, [pc, #240]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046ba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d015      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80046c8:	4b37      	ldr	r3, [pc, #220]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	4934      	ldr	r1, [pc, #208]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046e6:	d105      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046e8:	4b2f      	ldr	r3, [pc, #188]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4a2e      	ldr	r2, [pc, #184]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80046ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d015      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004700:	4b29      	ldr	r3, [pc, #164]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004706:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800470e:	4926      	ldr	r1, [pc, #152]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800471a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800471e:	d105      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004720:	4b21      	ldr	r3, [pc, #132]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	4a20      	ldr	r2, [pc, #128]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800472a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d015      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004738:	4b1b      	ldr	r3, [pc, #108]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800473a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004746:	4918      	ldr	r1, [pc, #96]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004748:	4313      	orrs	r3, r2
 800474a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004756:	d105      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004758:	4b13      	ldr	r3, [pc, #76]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	4a12      	ldr	r2, [pc, #72]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800475e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004762:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d015      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004770:	4b0d      	ldr	r3, [pc, #52]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004776:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477e:	490a      	ldr	r1, [pc, #40]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800478e:	d105      	bne.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004790:	4b05      	ldr	r3, [pc, #20]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	4a04      	ldr	r2, [pc, #16]	@ (80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004796:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800479a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800479c:	7cbb      	ldrb	r3, [r7, #18]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	40021000 	.word	0x40021000

080047ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d101      	bne.n	80047be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e049      	b.n	8004852 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d106      	bne.n	80047d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7fc fd38 	bl	8001248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	3304      	adds	r3, #4
 80047e8:	4619      	mov	r1, r3
 80047ea:	4610      	mov	r0, r2
 80047ec:	f000 ffe8 	bl	80057c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
	...

0800485c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	d001      	beq.n	8004874 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e042      	b.n	80048fa <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a21      	ldr	r2, [pc, #132]	@ (8004908 <HAL_TIM_Base_Start+0xac>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d018      	beq.n	80048b8 <HAL_TIM_Base_Start+0x5c>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800488e:	d013      	beq.n	80048b8 <HAL_TIM_Base_Start+0x5c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a1d      	ldr	r2, [pc, #116]	@ (800490c <HAL_TIM_Base_Start+0xb0>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00e      	beq.n	80048b8 <HAL_TIM_Base_Start+0x5c>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a1c      	ldr	r2, [pc, #112]	@ (8004910 <HAL_TIM_Base_Start+0xb4>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d009      	beq.n	80048b8 <HAL_TIM_Base_Start+0x5c>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004914 <HAL_TIM_Base_Start+0xb8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d004      	beq.n	80048b8 <HAL_TIM_Base_Start+0x5c>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a19      	ldr	r2, [pc, #100]	@ (8004918 <HAL_TIM_Base_Start+0xbc>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d115      	bne.n	80048e4 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	4b17      	ldr	r3, [pc, #92]	@ (800491c <HAL_TIM_Base_Start+0xc0>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b06      	cmp	r3, #6
 80048c8:	d015      	beq.n	80048f6 <HAL_TIM_Base_Start+0x9a>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048d0:	d011      	beq.n	80048f6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e2:	e008      	b.n	80048f6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	e000      	b.n	80048f8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40000400 	.word	0x40000400
 8004910:	40000800 	.word	0x40000800
 8004914:	40013400 	.word	0x40013400
 8004918:	40014000 	.word	0x40014000
 800491c:	00010007 	.word	0x00010007

08004920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b01      	cmp	r3, #1
 8004932:	d001      	beq.n	8004938 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e04a      	b.n	80049ce <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2202      	movs	r2, #2
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f042 0201 	orr.w	r2, r2, #1
 800494e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a21      	ldr	r2, [pc, #132]	@ (80049dc <HAL_TIM_Base_Start_IT+0xbc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d018      	beq.n	800498c <HAL_TIM_Base_Start_IT+0x6c>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004962:	d013      	beq.n	800498c <HAL_TIM_Base_Start_IT+0x6c>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a1d      	ldr	r2, [pc, #116]	@ (80049e0 <HAL_TIM_Base_Start_IT+0xc0>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d00e      	beq.n	800498c <HAL_TIM_Base_Start_IT+0x6c>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a1c      	ldr	r2, [pc, #112]	@ (80049e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d009      	beq.n	800498c <HAL_TIM_Base_Start_IT+0x6c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1a      	ldr	r2, [pc, #104]	@ (80049e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d004      	beq.n	800498c <HAL_TIM_Base_Start_IT+0x6c>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a19      	ldr	r2, [pc, #100]	@ (80049ec <HAL_TIM_Base_Start_IT+0xcc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d115      	bne.n	80049b8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689a      	ldr	r2, [r3, #8]
 8004992:	4b17      	ldr	r3, [pc, #92]	@ (80049f0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004994:	4013      	ands	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2b06      	cmp	r3, #6
 800499c:	d015      	beq.n	80049ca <HAL_TIM_Base_Start_IT+0xaa>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049a4:	d011      	beq.n	80049ca <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f042 0201 	orr.w	r2, r2, #1
 80049b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b6:	e008      	b.n	80049ca <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f042 0201 	orr.w	r2, r2, #1
 80049c6:	601a      	str	r2, [r3, #0]
 80049c8:	e000      	b.n	80049cc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3714      	adds	r7, #20
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	40012c00 	.word	0x40012c00
 80049e0:	40000400 	.word	0x40000400
 80049e4:	40000800 	.word	0x40000800
 80049e8:	40013400 	.word	0x40013400
 80049ec:	40014000 	.word	0x40014000
 80049f0:	00010007 	.word	0x00010007

080049f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e049      	b.n	8004a9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f841 	bl	8004aa2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3304      	adds	r3, #4
 8004a30:	4619      	mov	r1, r3
 8004a32:	4610      	mov	r0, r2
 8004a34:	f000 fec4 	bl	80057c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	b083      	sub	sp, #12
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004aaa:	bf00      	nop
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
	...

08004ab8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d109      	bne.n	8004ae4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	bf0c      	ite	eq
 8004adc:	2301      	moveq	r3, #1
 8004ade:	2300      	movne	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	e03c      	b.n	8004b5e <HAL_TIM_PWM_Start_DMA+0xa6>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d109      	bne.n	8004afe <HAL_TIM_PWM_Start_DMA+0x46>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	bf0c      	ite	eq
 8004af6:	2301      	moveq	r3, #1
 8004af8:	2300      	movne	r3, #0
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	e02f      	b.n	8004b5e <HAL_TIM_PWM_Start_DMA+0xa6>
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	d109      	bne.n	8004b18 <HAL_TIM_PWM_Start_DMA+0x60>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	bf0c      	ite	eq
 8004b10:	2301      	moveq	r3, #1
 8004b12:	2300      	movne	r3, #0
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	e022      	b.n	8004b5e <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b0c      	cmp	r3, #12
 8004b1c:	d109      	bne.n	8004b32 <HAL_TIM_PWM_Start_DMA+0x7a>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	bf0c      	ite	eq
 8004b2a:	2301      	moveq	r3, #1
 8004b2c:	2300      	movne	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	e015      	b.n	8004b5e <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b10      	cmp	r3, #16
 8004b36:	d109      	bne.n	8004b4c <HAL_TIM_PWM_Start_DMA+0x94>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	bf0c      	ite	eq
 8004b44:	2301      	moveq	r3, #1
 8004b46:	2300      	movne	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	e008      	b.n	8004b5e <HAL_TIM_PWM_Start_DMA+0xa6>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	bf0c      	ite	eq
 8004b58:	2301      	moveq	r3, #1
 8004b5a:	2300      	movne	r3, #0
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d001      	beq.n	8004b66 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8004b62:	2302      	movs	r3, #2
 8004b64:	e1a6      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d109      	bne.n	8004b80 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	bf0c      	ite	eq
 8004b78:	2301      	moveq	r3, #1
 8004b7a:	2300      	movne	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	e03c      	b.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x142>
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d109      	bne.n	8004b9a <HAL_TIM_PWM_Start_DMA+0xe2>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	bf0c      	ite	eq
 8004b92:	2301      	moveq	r3, #1
 8004b94:	2300      	movne	r3, #0
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	e02f      	b.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x142>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d109      	bne.n	8004bb4 <HAL_TIM_PWM_Start_DMA+0xfc>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	bf0c      	ite	eq
 8004bac:	2301      	moveq	r3, #1
 8004bae:	2300      	movne	r3, #0
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	e022      	b.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x142>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d109      	bne.n	8004bce <HAL_TIM_PWM_Start_DMA+0x116>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	bf0c      	ite	eq
 8004bc6:	2301      	moveq	r3, #1
 8004bc8:	2300      	movne	r3, #0
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	e015      	b.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x142>
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	2b10      	cmp	r3, #16
 8004bd2:	d109      	bne.n	8004be8 <HAL_TIM_PWM_Start_DMA+0x130>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	bf0c      	ite	eq
 8004be0:	2301      	moveq	r3, #1
 8004be2:	2300      	movne	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	e008      	b.n	8004bfa <HAL_TIM_PWM_Start_DMA+0x142>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d034      	beq.n	8004c68 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <HAL_TIM_PWM_Start_DMA+0x152>
 8004c04:	887b      	ldrh	r3, [r7, #2]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e152      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d104      	bne.n	8004c1e <HAL_TIM_PWM_Start_DMA+0x166>
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2202      	movs	r2, #2
 8004c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c1c:	e026      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b04      	cmp	r3, #4
 8004c22:	d104      	bne.n	8004c2e <HAL_TIM_PWM_Start_DMA+0x176>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2202      	movs	r2, #2
 8004c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c2c:	e01e      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2b08      	cmp	r3, #8
 8004c32:	d104      	bne.n	8004c3e <HAL_TIM_PWM_Start_DMA+0x186>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c3c:	e016      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	2b0c      	cmp	r3, #12
 8004c42:	d104      	bne.n	8004c4e <HAL_TIM_PWM_Start_DMA+0x196>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c4c:	e00e      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b10      	cmp	r3, #16
 8004c52:	d104      	bne.n	8004c5e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2202      	movs	r2, #2
 8004c58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c5c:	e006      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2202      	movs	r2, #2
 8004c62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c66:	e001      	b.n	8004c6c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e123      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b0c      	cmp	r3, #12
 8004c70:	f200 80ae 	bhi.w	8004dd0 <HAL_TIM_PWM_Start_DMA+0x318>
 8004c74:	a201      	add	r2, pc, #4	@ (adr r2, 8004c7c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8004c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7a:	bf00      	nop
 8004c7c:	08004cb1 	.word	0x08004cb1
 8004c80:	08004dd1 	.word	0x08004dd1
 8004c84:	08004dd1 	.word	0x08004dd1
 8004c88:	08004dd1 	.word	0x08004dd1
 8004c8c:	08004cf9 	.word	0x08004cf9
 8004c90:	08004dd1 	.word	0x08004dd1
 8004c94:	08004dd1 	.word	0x08004dd1
 8004c98:	08004dd1 	.word	0x08004dd1
 8004c9c:	08004d41 	.word	0x08004d41
 8004ca0:	08004dd1 	.word	0x08004dd1
 8004ca4:	08004dd1 	.word	0x08004dd1
 8004ca8:	08004dd1 	.word	0x08004dd1
 8004cac:	08004d89 	.word	0x08004d89
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb4:	4a81      	ldr	r2, [pc, #516]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x404>)
 8004cb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cbc:	4a80      	ldr	r2, [pc, #512]	@ (8004ec0 <HAL_TIM_PWM_Start_DMA+0x408>)
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	4a7f      	ldr	r2, [pc, #508]	@ (8004ec4 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004cc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3334      	adds	r3, #52	@ 0x34
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	887b      	ldrh	r3, [r7, #2]
 8004cd8:	f7fe fa16 	bl	8003108 <HAL_DMA_Start_IT>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e0e6      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cf4:	60da      	str	r2, [r3, #12]
      break;
 8004cf6:	e06e      	b.n	8004dd6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfc:	4a6f      	ldr	r2, [pc, #444]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x404>)
 8004cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d04:	4a6e      	ldr	r2, [pc, #440]	@ (8004ec0 <HAL_TIM_PWM_Start_DMA+0x408>)
 8004d06:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0c:	4a6d      	ldr	r2, [pc, #436]	@ (8004ec4 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004d0e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3338      	adds	r3, #56	@ 0x38
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	887b      	ldrh	r3, [r7, #2]
 8004d20:	f7fe f9f2 	bl	8003108 <HAL_DMA_Start_IT>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e0c2      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d3c:	60da      	str	r2, [r3, #12]
      break;
 8004d3e:	e04a      	b.n	8004dd6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d44:	4a5d      	ldr	r2, [pc, #372]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x404>)
 8004d46:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	4a5c      	ldr	r2, [pc, #368]	@ (8004ec0 <HAL_TIM_PWM_Start_DMA+0x408>)
 8004d4e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d54:	4a5b      	ldr	r2, [pc, #364]	@ (8004ec4 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004d56:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004d5c:	6879      	ldr	r1, [r7, #4]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	333c      	adds	r3, #60	@ 0x3c
 8004d64:	461a      	mov	r2, r3
 8004d66:	887b      	ldrh	r3, [r7, #2]
 8004d68:	f7fe f9ce 	bl	8003108 <HAL_DMA_Start_IT>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e09e      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d84:	60da      	str	r2, [r3, #12]
      break;
 8004d86:	e026      	b.n	8004dd6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8c:	4a4b      	ldr	r2, [pc, #300]	@ (8004ebc <HAL_TIM_PWM_Start_DMA+0x404>)
 8004d8e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d94:	4a4a      	ldr	r2, [pc, #296]	@ (8004ec0 <HAL_TIM_PWM_Start_DMA+0x408>)
 8004d96:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d9c:	4a49      	ldr	r2, [pc, #292]	@ (8004ec4 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8004d9e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004da4:	6879      	ldr	r1, [r7, #4]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3340      	adds	r3, #64	@ 0x40
 8004dac:	461a      	mov	r2, r3
 8004dae:	887b      	ldrh	r3, [r7, #2]
 8004db0:	f7fe f9aa 	bl	8003108 <HAL_DMA_Start_IT>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e07a      	b.n	8004eb4 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	68da      	ldr	r2, [r3, #12]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004dcc:	60da      	str	r2, [r3, #12]
      break;
 8004dce:	e002      	b.n	8004dd6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8004dd4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004dd6:	7dfb      	ldrb	r3, [r7, #23]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d16a      	bne.n	8004eb2 <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2201      	movs	r2, #1
 8004de2:	68b9      	ldr	r1, [r7, #8]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f001 f919 	bl	800601c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a36      	ldr	r2, [pc, #216]	@ (8004ec8 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d013      	beq.n	8004e1c <HAL_TIM_PWM_Start_DMA+0x364>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a34      	ldr	r2, [pc, #208]	@ (8004ecc <HAL_TIM_PWM_Start_DMA+0x414>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d00e      	beq.n	8004e1c <HAL_TIM_PWM_Start_DMA+0x364>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a33      	ldr	r2, [pc, #204]	@ (8004ed0 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d009      	beq.n	8004e1c <HAL_TIM_PWM_Start_DMA+0x364>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a31      	ldr	r2, [pc, #196]	@ (8004ed4 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d004      	beq.n	8004e1c <HAL_TIM_PWM_Start_DMA+0x364>
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a30      	ldr	r2, [pc, #192]	@ (8004ed8 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d101      	bne.n	8004e20 <HAL_TIM_PWM_Start_DMA+0x368>
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e000      	b.n	8004e22 <HAL_TIM_PWM_Start_DMA+0x36a>
 8004e20:	2300      	movs	r3, #0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d007      	beq.n	8004e36 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004e34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a23      	ldr	r2, [pc, #140]	@ (8004ec8 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d018      	beq.n	8004e72 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e48:	d013      	beq.n	8004e72 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a23      	ldr	r2, [pc, #140]	@ (8004edc <HAL_TIM_PWM_Start_DMA+0x424>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d00e      	beq.n	8004e72 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a21      	ldr	r2, [pc, #132]	@ (8004ee0 <HAL_TIM_PWM_Start_DMA+0x428>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d009      	beq.n	8004e72 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a1a      	ldr	r2, [pc, #104]	@ (8004ecc <HAL_TIM_PWM_Start_DMA+0x414>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d004      	beq.n	8004e72 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a18      	ldr	r2, [pc, #96]	@ (8004ed0 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d115      	bne.n	8004e9e <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	2b06      	cmp	r3, #6
 8004e82:	d015      	beq.n	8004eb0 <HAL_TIM_PWM_Start_DMA+0x3f8>
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e8a:	d011      	beq.n	8004eb0 <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0201 	orr.w	r2, r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e9c:	e008      	b.n	8004eb0 <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0201 	orr.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	e000      	b.n	8004eb2 <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	080056af 	.word	0x080056af
 8004ec0:	08005757 	.word	0x08005757
 8004ec4:	0800561d 	.word	0x0800561d
 8004ec8:	40012c00 	.word	0x40012c00
 8004ecc:	40013400 	.word	0x40013400
 8004ed0:	40014000 	.word	0x40014000
 8004ed4:	40014400 	.word	0x40014400
 8004ed8:	40014800 	.word	0x40014800
 8004edc:	40000400 	.word	0x40000400
 8004ee0:	40000800 	.word	0x40000800
 8004ee4:	00010007 	.word	0x00010007

08004ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691b      	ldr	r3, [r3, #16]
 8004efe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d020      	beq.n	8004f4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f003 0302 	and.w	r3, r3, #2
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01b      	beq.n	8004f4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0202 	mvn.w	r2, #2
 8004f1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fb40 	bl	80055b8 <HAL_TIM_IC_CaptureCallback>
 8004f38:	e005      	b.n	8004f46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 fb32 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fb43 	bl	80055cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d020      	beq.n	8004f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f003 0304 	and.w	r3, r3, #4
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d01b      	beq.n	8004f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0204 	mvn.w	r2, #4
 8004f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fb1a 	bl	80055b8 <HAL_TIM_IC_CaptureCallback>
 8004f84:	e005      	b.n	8004f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f000 fb0c 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 fb1d 	bl	80055cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f003 0308 	and.w	r3, r3, #8
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d020      	beq.n	8004fe4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01b      	beq.n	8004fe4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f06f 0208 	mvn.w	r2, #8
 8004fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2204      	movs	r2, #4
 8004fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	69db      	ldr	r3, [r3, #28]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 faf4 	bl	80055b8 <HAL_TIM_IC_CaptureCallback>
 8004fd0:	e005      	b.n	8004fde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fae6 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 faf7 	bl	80055cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	f003 0310 	and.w	r3, r3, #16
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d020      	beq.n	8005030 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f003 0310 	and.w	r3, r3, #16
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d01b      	beq.n	8005030 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f06f 0210 	mvn.w	r2, #16
 8005000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2208      	movs	r2, #8
 8005006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	69db      	ldr	r3, [r3, #28]
 800500e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005012:	2b00      	cmp	r3, #0
 8005014:	d003      	beq.n	800501e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 face 	bl	80055b8 <HAL_TIM_IC_CaptureCallback>
 800501c:	e005      	b.n	800502a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fac0 	bl	80055a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 fad1 	bl	80055cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00c      	beq.n	8005054 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f06f 0201 	mvn.w	r2, #1
 800504c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7fb ff7a 	bl	8000f48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800505a:	2b00      	cmp	r3, #0
 800505c:	d104      	bne.n	8005068 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00c      	beq.n	8005082 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800506e:	2b00      	cmp	r3, #0
 8005070:	d007      	beq.n	8005082 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800507a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	f001 f87f 	bl	8006180 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00c      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005092:	2b00      	cmp	r3, #0
 8005094:	d007      	beq.n	80050a6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800509e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f001 f877 	bl	8006194 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00c      	beq.n	80050ca <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fa95 	bl	80055f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f003 0320 	and.w	r3, r3, #32
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 0320 	and.w	r3, r3, #32
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f06f 0220 	mvn.w	r2, #32
 80050e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f001 f83f 	bl	800616c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800510a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f001 f84b 	bl	80061a8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800512e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f001 f843 	bl	80061bc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00c      	beq.n	800515a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005152:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f001 f83b 	bl	80061d0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d00c      	beq.n	800517e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f001 f833 	bl	80061e4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800517e:	bf00      	nop
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
	...

08005188 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005194:	2300      	movs	r3, #0
 8005196:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d101      	bne.n	80051a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051a2:	2302      	movs	r3, #2
 80051a4:	e0ff      	b.n	80053a6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b14      	cmp	r3, #20
 80051b2:	f200 80f0 	bhi.w	8005396 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051b6:	a201      	add	r2, pc, #4	@ (adr r2, 80051bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051bc:	08005211 	.word	0x08005211
 80051c0:	08005397 	.word	0x08005397
 80051c4:	08005397 	.word	0x08005397
 80051c8:	08005397 	.word	0x08005397
 80051cc:	08005251 	.word	0x08005251
 80051d0:	08005397 	.word	0x08005397
 80051d4:	08005397 	.word	0x08005397
 80051d8:	08005397 	.word	0x08005397
 80051dc:	08005293 	.word	0x08005293
 80051e0:	08005397 	.word	0x08005397
 80051e4:	08005397 	.word	0x08005397
 80051e8:	08005397 	.word	0x08005397
 80051ec:	080052d3 	.word	0x080052d3
 80051f0:	08005397 	.word	0x08005397
 80051f4:	08005397 	.word	0x08005397
 80051f8:	08005397 	.word	0x08005397
 80051fc:	08005315 	.word	0x08005315
 8005200:	08005397 	.word	0x08005397
 8005204:	08005397 	.word	0x08005397
 8005208:	08005397 	.word	0x08005397
 800520c:	08005355 	.word	0x08005355
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68b9      	ldr	r1, [r7, #8]
 8005216:	4618      	mov	r0, r3
 8005218:	f000 fb6e 	bl	80058f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699a      	ldr	r2, [r3, #24]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0208 	orr.w	r2, r2, #8
 800522a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0204 	bic.w	r2, r2, #4
 800523a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6999      	ldr	r1, [r3, #24]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	691a      	ldr	r2, [r3, #16]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	619a      	str	r2, [r3, #24]
      break;
 800524e:	e0a5      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 fbde 	bl	8005a18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800526a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800527a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6999      	ldr	r1, [r3, #24]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	021a      	lsls	r2, r3, #8
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	619a      	str	r2, [r3, #24]
      break;
 8005290:	e084      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68b9      	ldr	r1, [r7, #8]
 8005298:	4618      	mov	r0, r3
 800529a:	f000 fc47 	bl	8005b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69da      	ldr	r2, [r3, #28]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f042 0208 	orr.w	r2, r2, #8
 80052ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 0204 	bic.w	r2, r2, #4
 80052bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69d9      	ldr	r1, [r3, #28]
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	691a      	ldr	r2, [r3, #16]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	61da      	str	r2, [r3, #28]
      break;
 80052d0:	e064      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68b9      	ldr	r1, [r7, #8]
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 fcaf 	bl	8005c3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69d9      	ldr	r1, [r3, #28]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	021a      	lsls	r2, r3, #8
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	430a      	orrs	r2, r1
 8005310:	61da      	str	r2, [r3, #28]
      break;
 8005312:	e043      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68b9      	ldr	r1, [r7, #8]
 800531a:	4618      	mov	r0, r3
 800531c:	f000 fd18 	bl	8005d50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f042 0208 	orr.w	r2, r2, #8
 800532e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0204 	bic.w	r2, r2, #4
 800533e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	691a      	ldr	r2, [r3, #16]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005352:	e023      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68b9      	ldr	r1, [r7, #8]
 800535a:	4618      	mov	r0, r3
 800535c:	f000 fd5c 	bl	8005e18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800536e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800537e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	021a      	lsls	r2, r3, #8
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005394:	e002      	b.n	800539c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	75fb      	strb	r3, [r7, #23]
      break;
 800539a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3718      	adds	r7, #24
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop

080053b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053ba:	2300      	movs	r3, #0
 80053bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <HAL_TIM_ConfigClockSource+0x1c>
 80053c8:	2302      	movs	r3, #2
 80053ca:	e0de      	b.n	800558a <HAL_TIM_ConfigClockSource+0x1da>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80053ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a63      	ldr	r2, [pc, #396]	@ (8005594 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005406:	4293      	cmp	r3, r2
 8005408:	f000 80a9 	beq.w	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800540c:	4a61      	ldr	r2, [pc, #388]	@ (8005594 <HAL_TIM_ConfigClockSource+0x1e4>)
 800540e:	4293      	cmp	r3, r2
 8005410:	f200 80ae 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005414:	4a60      	ldr	r2, [pc, #384]	@ (8005598 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005416:	4293      	cmp	r3, r2
 8005418:	f000 80a1 	beq.w	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800541c:	4a5e      	ldr	r2, [pc, #376]	@ (8005598 <HAL_TIM_ConfigClockSource+0x1e8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	f200 80a6 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005424:	4a5d      	ldr	r2, [pc, #372]	@ (800559c <HAL_TIM_ConfigClockSource+0x1ec>)
 8005426:	4293      	cmp	r3, r2
 8005428:	f000 8099 	beq.w	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800542c:	4a5b      	ldr	r2, [pc, #364]	@ (800559c <HAL_TIM_ConfigClockSource+0x1ec>)
 800542e:	4293      	cmp	r3, r2
 8005430:	f200 809e 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005434:	4a5a      	ldr	r2, [pc, #360]	@ (80055a0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	f000 8091 	beq.w	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800543c:	4a58      	ldr	r2, [pc, #352]	@ (80055a0 <HAL_TIM_ConfigClockSource+0x1f0>)
 800543e:	4293      	cmp	r3, r2
 8005440:	f200 8096 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005444:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005448:	f000 8089 	beq.w	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800544c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005450:	f200 808e 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005458:	d03e      	beq.n	80054d8 <HAL_TIM_ConfigClockSource+0x128>
 800545a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800545e:	f200 8087 	bhi.w	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005466:	f000 8086 	beq.w	8005576 <HAL_TIM_ConfigClockSource+0x1c6>
 800546a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800546e:	d87f      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005470:	2b70      	cmp	r3, #112	@ 0x70
 8005472:	d01a      	beq.n	80054aa <HAL_TIM_ConfigClockSource+0xfa>
 8005474:	2b70      	cmp	r3, #112	@ 0x70
 8005476:	d87b      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005478:	2b60      	cmp	r3, #96	@ 0x60
 800547a:	d050      	beq.n	800551e <HAL_TIM_ConfigClockSource+0x16e>
 800547c:	2b60      	cmp	r3, #96	@ 0x60
 800547e:	d877      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005480:	2b50      	cmp	r3, #80	@ 0x50
 8005482:	d03c      	beq.n	80054fe <HAL_TIM_ConfigClockSource+0x14e>
 8005484:	2b50      	cmp	r3, #80	@ 0x50
 8005486:	d873      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005488:	2b40      	cmp	r3, #64	@ 0x40
 800548a:	d058      	beq.n	800553e <HAL_TIM_ConfigClockSource+0x18e>
 800548c:	2b40      	cmp	r3, #64	@ 0x40
 800548e:	d86f      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005490:	2b30      	cmp	r3, #48	@ 0x30
 8005492:	d064      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 8005494:	2b30      	cmp	r3, #48	@ 0x30
 8005496:	d86b      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 8005498:	2b20      	cmp	r3, #32
 800549a:	d060      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 800549c:	2b20      	cmp	r3, #32
 800549e:	d867      	bhi.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d05c      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 80054a4:	2b10      	cmp	r3, #16
 80054a6:	d05a      	beq.n	800555e <HAL_TIM_ConfigClockSource+0x1ae>
 80054a8:	e062      	b.n	8005570 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054ba:	f000 fd8f 	bl	8005fdc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	609a      	str	r2, [r3, #8]
      break;
 80054d6:	e04f      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054e8:	f000 fd78 	bl	8005fdc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689a      	ldr	r2, [r3, #8]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80054fa:	609a      	str	r2, [r3, #8]
      break;
 80054fc:	e03c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800550a:	461a      	mov	r2, r3
 800550c:	f000 fcea 	bl	8005ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2150      	movs	r1, #80	@ 0x50
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fd43 	bl	8005fa2 <TIM_ITRx_SetConfig>
      break;
 800551c:	e02c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800552a:	461a      	mov	r2, r3
 800552c:	f000 fd09 	bl	8005f42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	2160      	movs	r1, #96	@ 0x60
 8005536:	4618      	mov	r0, r3
 8005538:	f000 fd33 	bl	8005fa2 <TIM_ITRx_SetConfig>
      break;
 800553c:	e01c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800554a:	461a      	mov	r2, r3
 800554c:	f000 fcca 	bl	8005ee4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2140      	movs	r1, #64	@ 0x40
 8005556:	4618      	mov	r0, r3
 8005558:	f000 fd23 	bl	8005fa2 <TIM_ITRx_SetConfig>
      break;
 800555c:	e00c      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4619      	mov	r1, r3
 8005568:	4610      	mov	r0, r2
 800556a:	f000 fd1a 	bl	8005fa2 <TIM_ITRx_SetConfig>
      break;
 800556e:	e003      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	73fb      	strb	r3, [r7, #15]
      break;
 8005574:	e000      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005576:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005588:	7bfb      	ldrb	r3, [r7, #15]
}
 800558a:	4618      	mov	r0, r3
 800558c:	3710      	adds	r7, #16
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	00100070 	.word	0x00100070
 8005598:	00100040 	.word	0x00100040
 800559c:	00100030 	.word	0x00100030
 80055a0:	00100020 	.word	0x00100020

080055a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b083      	sub	sp, #12
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	429a      	cmp	r2, r3
 8005632:	d107      	bne.n	8005644 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2201      	movs	r2, #1
 8005638:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005642:	e02a      	b.n	800569a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	429a      	cmp	r2, r3
 800564c:	d107      	bne.n	800565e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2202      	movs	r2, #2
 8005652:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800565c:	e01d      	b.n	800569a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	429a      	cmp	r2, r3
 8005666:	d107      	bne.n	8005678 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2204      	movs	r2, #4
 800566c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005676:	e010      	b.n	800569a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	429a      	cmp	r2, r3
 8005680:	d107      	bne.n	8005692 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2208      	movs	r2, #8
 8005686:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005690:	e003      	b.n	800569a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800569a:	68f8      	ldr	r0, [r7, #12]
 800569c:	f7ff ffb4 	bl	8005608 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	771a      	strb	r2, [r3, #28]
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80056ae:	b580      	push	{r7, lr}
 80056b0:	b084      	sub	sp, #16
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d10b      	bne.n	80056de <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2201      	movs	r2, #1
 80056ca:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d136      	bne.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056dc:	e031      	b.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d10b      	bne.n	8005700 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2202      	movs	r2, #2
 80056ec:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d125      	bne.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056fe:	e020      	b.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	429a      	cmp	r2, r3
 8005708:	d10b      	bne.n	8005722 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2204      	movs	r2, #4
 800570e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d114      	bne.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005720:	e00f      	b.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	429a      	cmp	r2, r3
 800572a:	d10a      	bne.n	8005742 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2208      	movs	r2, #8
 8005730:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d103      	bne.n	8005742 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff ff42 	bl	80055cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	771a      	strb	r2, [r3, #28]
}
 800574e:	bf00      	nop
 8005750:	3710      	adds	r7, #16
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005756:	b580      	push	{r7, lr}
 8005758:	b084      	sub	sp, #16
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005762:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	429a      	cmp	r2, r3
 800576c:	d103      	bne.n	8005776 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2201      	movs	r2, #1
 8005772:	771a      	strb	r2, [r3, #28]
 8005774:	e019      	b.n	80057aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	429a      	cmp	r2, r3
 800577e:	d103      	bne.n	8005788 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2202      	movs	r2, #2
 8005784:	771a      	strb	r2, [r3, #28]
 8005786:	e010      	b.n	80057aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	429a      	cmp	r2, r3
 8005790:	d103      	bne.n	800579a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2204      	movs	r2, #4
 8005796:	771a      	strb	r2, [r3, #28]
 8005798:	e007      	b.n	80057aa <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d102      	bne.n	80057aa <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2208      	movs	r2, #8
 80057a8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80057aa:	68f8      	ldr	r0, [r7, #12]
 80057ac:	f7ff ff18 	bl	80055e0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	771a      	strb	r2, [r3, #28]
}
 80057b6:	bf00      	nop
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
	...

080057c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a42      	ldr	r2, [pc, #264]	@ (80058dc <TIM_Base_SetConfig+0x11c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00f      	beq.n	80057f8 <TIM_Base_SetConfig+0x38>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057de:	d00b      	beq.n	80057f8 <TIM_Base_SetConfig+0x38>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a3f      	ldr	r2, [pc, #252]	@ (80058e0 <TIM_Base_SetConfig+0x120>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d007      	beq.n	80057f8 <TIM_Base_SetConfig+0x38>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a3e      	ldr	r2, [pc, #248]	@ (80058e4 <TIM_Base_SetConfig+0x124>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d003      	beq.n	80057f8 <TIM_Base_SetConfig+0x38>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a3d      	ldr	r2, [pc, #244]	@ (80058e8 <TIM_Base_SetConfig+0x128>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d108      	bne.n	800580a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a33      	ldr	r2, [pc, #204]	@ (80058dc <TIM_Base_SetConfig+0x11c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d01b      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005818:	d017      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a30      	ldr	r2, [pc, #192]	@ (80058e0 <TIM_Base_SetConfig+0x120>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d013      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a2f      	ldr	r2, [pc, #188]	@ (80058e4 <TIM_Base_SetConfig+0x124>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00f      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2e      	ldr	r2, [pc, #184]	@ (80058e8 <TIM_Base_SetConfig+0x128>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00b      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2d      	ldr	r2, [pc, #180]	@ (80058ec <TIM_Base_SetConfig+0x12c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d007      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2c      	ldr	r2, [pc, #176]	@ (80058f0 <TIM_Base_SetConfig+0x130>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d003      	beq.n	800584a <TIM_Base_SetConfig+0x8a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a2b      	ldr	r2, [pc, #172]	@ (80058f4 <TIM_Base_SetConfig+0x134>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d108      	bne.n	800585c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a16      	ldr	r2, [pc, #88]	@ (80058dc <TIM_Base_SetConfig+0x11c>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00f      	beq.n	80058a8 <TIM_Base_SetConfig+0xe8>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a17      	ldr	r2, [pc, #92]	@ (80058e8 <TIM_Base_SetConfig+0x128>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00b      	beq.n	80058a8 <TIM_Base_SetConfig+0xe8>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a16      	ldr	r2, [pc, #88]	@ (80058ec <TIM_Base_SetConfig+0x12c>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d007      	beq.n	80058a8 <TIM_Base_SetConfig+0xe8>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a15      	ldr	r2, [pc, #84]	@ (80058f0 <TIM_Base_SetConfig+0x130>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_Base_SetConfig+0xe8>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a14      	ldr	r2, [pc, #80]	@ (80058f4 <TIM_Base_SetConfig+0x134>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d103      	bne.n	80058b0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d105      	bne.n	80058ce <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	f023 0201 	bic.w	r2, r3, #1
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	611a      	str	r2, [r3, #16]
  }
}
 80058ce:	bf00      	nop
 80058d0:	3714      	adds	r7, #20
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40012c00 	.word	0x40012c00
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40000800 	.word	0x40000800
 80058e8:	40013400 	.word	0x40013400
 80058ec:	40014000 	.word	0x40014000
 80058f0:	40014400 	.word	0x40014400
 80058f4:	40014800 	.word	0x40014800

080058f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f023 0201 	bic.w	r2, r3, #1
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	699b      	ldr	r3, [r3, #24]
 800591e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800592a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0303 	bic.w	r3, r3, #3
 8005932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	4313      	orrs	r3, r2
 800593c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f023 0302 	bic.w	r3, r3, #2
 8005944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	4313      	orrs	r3, r2
 800594e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a2c      	ldr	r2, [pc, #176]	@ (8005a04 <TIM_OC1_SetConfig+0x10c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_OC1_SetConfig+0x80>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a2b      	ldr	r2, [pc, #172]	@ (8005a08 <TIM_OC1_SetConfig+0x110>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d00b      	beq.n	8005978 <TIM_OC1_SetConfig+0x80>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a2a      	ldr	r2, [pc, #168]	@ (8005a0c <TIM_OC1_SetConfig+0x114>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_OC1_SetConfig+0x80>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a29      	ldr	r2, [pc, #164]	@ (8005a10 <TIM_OC1_SetConfig+0x118>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_OC1_SetConfig+0x80>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a28      	ldr	r2, [pc, #160]	@ (8005a14 <TIM_OC1_SetConfig+0x11c>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d10c      	bne.n	8005992 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f023 0308 	bic.w	r3, r3, #8
 800597e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	4313      	orrs	r3, r2
 8005988:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f023 0304 	bic.w	r3, r3, #4
 8005990:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a1b      	ldr	r2, [pc, #108]	@ (8005a04 <TIM_OC1_SetConfig+0x10c>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d00f      	beq.n	80059ba <TIM_OC1_SetConfig+0xc2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1a      	ldr	r2, [pc, #104]	@ (8005a08 <TIM_OC1_SetConfig+0x110>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00b      	beq.n	80059ba <TIM_OC1_SetConfig+0xc2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a19      	ldr	r2, [pc, #100]	@ (8005a0c <TIM_OC1_SetConfig+0x114>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d007      	beq.n	80059ba <TIM_OC1_SetConfig+0xc2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a18      	ldr	r2, [pc, #96]	@ (8005a10 <TIM_OC1_SetConfig+0x118>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d003      	beq.n	80059ba <TIM_OC1_SetConfig+0xc2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a17      	ldr	r2, [pc, #92]	@ (8005a14 <TIM_OC1_SetConfig+0x11c>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d111      	bne.n	80059de <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	621a      	str	r2, [r3, #32]
}
 80059f8:	bf00      	nop
 80059fa:	371c      	adds	r7, #28
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	40012c00 	.word	0x40012c00
 8005a08:	40013400 	.word	0x40013400
 8005a0c:	40014000 	.word	0x40014000
 8005a10:	40014400 	.word	0x40014400
 8005a14:	40014800 	.word	0x40014800

08005a18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a1b      	ldr	r3, [r3, #32]
 8005a26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	f023 0210 	bic.w	r2, r3, #16
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	021b      	lsls	r3, r3, #8
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	f023 0320 	bic.w	r3, r3, #32
 8005a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	011b      	lsls	r3, r3, #4
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a28      	ldr	r2, [pc, #160]	@ (8005b18 <TIM_OC2_SetConfig+0x100>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_OC2_SetConfig+0x6c>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a27      	ldr	r2, [pc, #156]	@ (8005b1c <TIM_OC2_SetConfig+0x104>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d10d      	bne.n	8005aa0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	011b      	lsls	r3, r3, #4
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a1d      	ldr	r2, [pc, #116]	@ (8005b18 <TIM_OC2_SetConfig+0x100>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d00f      	beq.n	8005ac8 <TIM_OC2_SetConfig+0xb0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8005b1c <TIM_OC2_SetConfig+0x104>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00b      	beq.n	8005ac8 <TIM_OC2_SetConfig+0xb0>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a1b      	ldr	r2, [pc, #108]	@ (8005b20 <TIM_OC2_SetConfig+0x108>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d007      	beq.n	8005ac8 <TIM_OC2_SetConfig+0xb0>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a1a      	ldr	r2, [pc, #104]	@ (8005b24 <TIM_OC2_SetConfig+0x10c>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d003      	beq.n	8005ac8 <TIM_OC2_SetConfig+0xb0>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a19      	ldr	r2, [pc, #100]	@ (8005b28 <TIM_OC2_SetConfig+0x110>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d113      	bne.n	8005af0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ace:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	621a      	str	r2, [r3, #32]
}
 8005b0a:	bf00      	nop
 8005b0c:	371c      	adds	r7, #28
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	40012c00 	.word	0x40012c00
 8005b1c:	40013400 	.word	0x40013400
 8005b20:	40014000 	.word	0x40014000
 8005b24:	40014400 	.word	0x40014400
 8005b28:	40014800 	.word	0x40014800

08005b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b087      	sub	sp, #28
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 0303 	bic.w	r3, r3, #3
 8005b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	021b      	lsls	r3, r3, #8
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a27      	ldr	r2, [pc, #156]	@ (8005c28 <TIM_OC3_SetConfig+0xfc>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d003      	beq.n	8005b96 <TIM_OC3_SetConfig+0x6a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a26      	ldr	r2, [pc, #152]	@ (8005c2c <TIM_OC3_SetConfig+0x100>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d10d      	bne.n	8005bb2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	021b      	lsls	r3, r3, #8
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c28 <TIM_OC3_SetConfig+0xfc>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00f      	beq.n	8005bda <TIM_OC3_SetConfig+0xae>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8005c2c <TIM_OC3_SetConfig+0x100>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_OC3_SetConfig+0xae>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a1a      	ldr	r2, [pc, #104]	@ (8005c30 <TIM_OC3_SetConfig+0x104>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_OC3_SetConfig+0xae>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a19      	ldr	r2, [pc, #100]	@ (8005c34 <TIM_OC3_SetConfig+0x108>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC3_SetConfig+0xae>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a18      	ldr	r2, [pc, #96]	@ (8005c38 <TIM_OC3_SetConfig+0x10c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d113      	bne.n	8005c02 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005be0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005be8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	011b      	lsls	r3, r3, #4
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	699b      	ldr	r3, [r3, #24]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	685a      	ldr	r2, [r3, #4]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	621a      	str	r2, [r3, #32]
}
 8005c1c:	bf00      	nop
 8005c1e:	371c      	adds	r7, #28
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	40012c00 	.word	0x40012c00
 8005c2c:	40013400 	.word	0x40013400
 8005c30:	40014000 	.word	0x40014000
 8005c34:	40014400 	.word	0x40014400
 8005c38:	40014800 	.word	0x40014800

08005c3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	69db      	ldr	r3, [r3, #28]
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	021b      	lsls	r3, r3, #8
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	031b      	lsls	r3, r3, #12
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a28      	ldr	r2, [pc, #160]	@ (8005d3c <TIM_OC4_SetConfig+0x100>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d003      	beq.n	8005ca8 <TIM_OC4_SetConfig+0x6c>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a27      	ldr	r2, [pc, #156]	@ (8005d40 <TIM_OC4_SetConfig+0x104>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d10d      	bne.n	8005cc4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	68db      	ldr	r3, [r3, #12]
 8005cb4:	031b      	lsls	r3, r3, #12
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005d3c <TIM_OC4_SetConfig+0x100>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d00f      	beq.n	8005cec <TIM_OC4_SetConfig+0xb0>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a1c      	ldr	r2, [pc, #112]	@ (8005d40 <TIM_OC4_SetConfig+0x104>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d00b      	beq.n	8005cec <TIM_OC4_SetConfig+0xb0>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005d44 <TIM_OC4_SetConfig+0x108>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d007      	beq.n	8005cec <TIM_OC4_SetConfig+0xb0>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a1a      	ldr	r2, [pc, #104]	@ (8005d48 <TIM_OC4_SetConfig+0x10c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d003      	beq.n	8005cec <TIM_OC4_SetConfig+0xb0>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	4a19      	ldr	r2, [pc, #100]	@ (8005d4c <TIM_OC4_SetConfig+0x110>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d113      	bne.n	8005d14 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cf2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005cfa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	019b      	lsls	r3, r3, #6
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	019b      	lsls	r3, r3, #6
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	621a      	str	r2, [r3, #32]
}
 8005d2e:	bf00      	nop
 8005d30:	371c      	adds	r7, #28
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	40012c00 	.word	0x40012c00
 8005d40:	40013400 	.word	0x40013400
 8005d44:	40014000 	.word	0x40014000
 8005d48:	40014400 	.word	0x40014400
 8005d4c:	40014800 	.word	0x40014800

08005d50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b087      	sub	sp, #28
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
 8005d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a1b      	ldr	r3, [r3, #32]
 8005d64:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005d94:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	041b      	lsls	r3, r3, #16
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a17      	ldr	r2, [pc, #92]	@ (8005e04 <TIM_OC5_SetConfig+0xb4>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d00f      	beq.n	8005dca <TIM_OC5_SetConfig+0x7a>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a16      	ldr	r2, [pc, #88]	@ (8005e08 <TIM_OC5_SetConfig+0xb8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d00b      	beq.n	8005dca <TIM_OC5_SetConfig+0x7a>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a15      	ldr	r2, [pc, #84]	@ (8005e0c <TIM_OC5_SetConfig+0xbc>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d007      	beq.n	8005dca <TIM_OC5_SetConfig+0x7a>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a14      	ldr	r2, [pc, #80]	@ (8005e10 <TIM_OC5_SetConfig+0xc0>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d003      	beq.n	8005dca <TIM_OC5_SetConfig+0x7a>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a13      	ldr	r2, [pc, #76]	@ (8005e14 <TIM_OC5_SetConfig+0xc4>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d109      	bne.n	8005dde <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	021b      	lsls	r3, r3, #8
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	bf00      	nop
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	40012c00 	.word	0x40012c00
 8005e08:	40013400 	.word	0x40013400
 8005e0c:	40014000 	.word	0x40014000
 8005e10:	40014400 	.word	0x40014400
 8005e14:	40014800 	.word	0x40014800

08005e18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	021b      	lsls	r3, r3, #8
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	051b      	lsls	r3, r3, #20
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a18      	ldr	r2, [pc, #96]	@ (8005ed0 <TIM_OC6_SetConfig+0xb8>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d00f      	beq.n	8005e94 <TIM_OC6_SetConfig+0x7c>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a17      	ldr	r2, [pc, #92]	@ (8005ed4 <TIM_OC6_SetConfig+0xbc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d00b      	beq.n	8005e94 <TIM_OC6_SetConfig+0x7c>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a16      	ldr	r2, [pc, #88]	@ (8005ed8 <TIM_OC6_SetConfig+0xc0>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d007      	beq.n	8005e94 <TIM_OC6_SetConfig+0x7c>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a15      	ldr	r2, [pc, #84]	@ (8005edc <TIM_OC6_SetConfig+0xc4>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d003      	beq.n	8005e94 <TIM_OC6_SetConfig+0x7c>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a14      	ldr	r2, [pc, #80]	@ (8005ee0 <TIM_OC6_SetConfig+0xc8>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d109      	bne.n	8005ea8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	029b      	lsls	r3, r3, #10
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	621a      	str	r2, [r3, #32]
}
 8005ec2:	bf00      	nop
 8005ec4:	371c      	adds	r7, #28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40012c00 	.word	0x40012c00
 8005ed4:	40013400 	.word	0x40013400
 8005ed8:	40014000 	.word	0x40014000
 8005edc:	40014400 	.word	0x40014400
 8005ee0:	40014800 	.word	0x40014800

08005ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b087      	sub	sp, #28
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	f023 0201 	bic.w	r2, r3, #1
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	011b      	lsls	r3, r3, #4
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f023 030a 	bic.w	r3, r3, #10
 8005f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	621a      	str	r2, [r3, #32]
}
 8005f36:	bf00      	nop
 8005f38:	371c      	adds	r7, #28
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f42:	b480      	push	{r7}
 8005f44:	b087      	sub	sp, #28
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	60f8      	str	r0, [r7, #12]
 8005f4a:	60b9      	str	r1, [r7, #8]
 8005f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	f023 0210 	bic.w	r2, r3, #16
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	031b      	lsls	r3, r3, #12
 8005f72:	693a      	ldr	r2, [r7, #16]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f7e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	621a      	str	r2, [r3, #32]
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr

08005fa2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	b085      	sub	sp, #20
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	6078      	str	r0, [r7, #4]
 8005faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005fb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fbe:	683a      	ldr	r2, [r7, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	f043 0307 	orr.w	r3, r3, #7
 8005fc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	609a      	str	r2, [r3, #8]
}
 8005fd0:	bf00      	nop
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b087      	sub	sp, #28
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
 8005fe8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	021a      	lsls	r2, r3, #8
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	431a      	orrs	r2, r3
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	4313      	orrs	r3, r2
 8006004:	697a      	ldr	r2, [r7, #20]
 8006006:	4313      	orrs	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	609a      	str	r2, [r3, #8]
}
 8006010:	bf00      	nop
 8006012:	371c      	adds	r7, #28
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800601c:	b480      	push	{r7}
 800601e:	b087      	sub	sp, #28
 8006020:	af00      	add	r7, sp, #0
 8006022:	60f8      	str	r0, [r7, #12]
 8006024:	60b9      	str	r1, [r7, #8]
 8006026:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f003 031f 	and.w	r3, r3, #31
 800602e:	2201      	movs	r2, #1
 8006030:	fa02 f303 	lsl.w	r3, r2, r3
 8006034:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a1a      	ldr	r2, [r3, #32]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	43db      	mvns	r3, r3
 800603e:	401a      	ands	r2, r3
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a1a      	ldr	r2, [r3, #32]
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f003 031f 	and.w	r3, r3, #31
 800604e:	6879      	ldr	r1, [r7, #4]
 8006050:	fa01 f303 	lsl.w	r3, r1, r3
 8006054:	431a      	orrs	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	621a      	str	r2, [r3, #32]
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
	...

08006068 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006078:	2b01      	cmp	r3, #1
 800607a:	d101      	bne.n	8006080 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800607c:	2302      	movs	r3, #2
 800607e:	e065      	b.n	800614c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2202      	movs	r2, #2
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006158 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a2b      	ldr	r2, [pc, #172]	@ (800615c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d108      	bne.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80060ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	68fa      	ldr	r2, [r7, #12]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80060cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006158 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d018      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060f6:	d013      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a18      	ldr	r2, [pc, #96]	@ (8006160 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00e      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a17      	ldr	r2, [pc, #92]	@ (8006164 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d009      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a12      	ldr	r2, [pc, #72]	@ (800615c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d004      	beq.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a13      	ldr	r2, [pc, #76]	@ (8006168 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d10c      	bne.n	800613a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006126:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	4313      	orrs	r3, r2
 8006130:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	3714      	adds	r7, #20
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr
 8006158:	40012c00 	.word	0x40012c00
 800615c:	40013400 	.word	0x40013400
 8006160:	40000400 	.word	0x40000400
 8006164:	40000800 	.word	0x40000800
 8006168:	40014000 	.word	0x40014000

0800616c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	4603      	mov	r3, r0
 8006200:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006206:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800620a:	2b84      	cmp	r3, #132	@ 0x84
 800620c:	d005      	beq.n	800621a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800620e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	4413      	add	r3, r2
 8006216:	3303      	adds	r3, #3
 8006218:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800621a:	68fb      	ldr	r3, [r7, #12]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr

08006228 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800622c:	f001 f892 	bl	8007354 <vTaskStartScheduler>
  
  return osOK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	bd80      	pop	{r7, pc}

08006236 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006236:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006238:	b087      	sub	sp, #28
 800623a:	af02      	add	r7, sp, #8
 800623c:	6078      	str	r0, [r7, #4]
 800623e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685c      	ldr	r4, [r3, #4]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800624c:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006254:	4618      	mov	r0, r3
 8006256:	f7ff ffcf 	bl	80061f8 <makeFreeRtosPriority>
 800625a:	4602      	mov	r2, r0
 800625c:	f107 030c 	add.w	r3, r7, #12
 8006260:	9301      	str	r3, [sp, #4]
 8006262:	9200      	str	r2, [sp, #0]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	4632      	mov	r2, r6
 8006268:	4629      	mov	r1, r5
 800626a:	4620      	mov	r0, r4
 800626c:	f000 ff26 	bl	80070bc <xTaskCreate>
 8006270:	4603      	mov	r3, r0
 8006272:	2b01      	cmp	r3, #1
 8006274:	d001      	beq.n	800627a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8006276:	2300      	movs	r3, #0
 8006278:	e000      	b.n	800627c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800627a:	68fb      	ldr	r3, [r7, #12]
}
 800627c:	4618      	mov	r0, r3
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006284 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f103 0208 	add.w	r2, r3, #8
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800629c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f103 0208 	add.w	r2, r3, #8
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f103 0208 	add.w	r2, r3, #8
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2200      	movs	r2, #0
 80062d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062d2:	bf00      	nop
 80062d4:	370c      	adds	r7, #12
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062de:	b480      	push	{r7}
 80062e0:	b085      	sub	sp, #20
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	683a      	ldr	r2, [r7, #0]
 8006302:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	683a      	ldr	r2, [r7, #0]
 8006308:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	601a      	str	r2, [r3, #0]
}
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
 800632e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800633c:	d103      	bne.n	8006346 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	60fb      	str	r3, [r7, #12]
 8006344:	e00c      	b.n	8006360 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	3308      	adds	r3, #8
 800634a:	60fb      	str	r3, [r7, #12]
 800634c:	e002      	b.n	8006354 <vListInsert+0x2e>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	60fb      	str	r3, [r7, #12]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	429a      	cmp	r2, r3
 800635e:	d2f6      	bcs.n	800634e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	683a      	ldr	r2, [r7, #0]
 800636e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	601a      	str	r2, [r3, #0]
}
 800638c:	bf00      	nop
 800638e:	3714      	adds	r7, #20
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	6892      	ldr	r2, [r2, #8]
 80063ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	6852      	ldr	r2, [r2, #4]
 80063b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d103      	bne.n	80063cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	1e5a      	subs	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10b      	bne.n	8006418 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006412:	bf00      	nop
 8006414:	bf00      	nop
 8006416:	e7fd      	b.n	8006414 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006418:	f002 faae 	bl	8008978 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006424:	68f9      	ldr	r1, [r7, #12]
 8006426:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006428:	fb01 f303 	mul.w	r3, r1, r3
 800642c:	441a      	add	r2, r3
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006448:	3b01      	subs	r3, #1
 800644a:	68f9      	ldr	r1, [r7, #12]
 800644c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800644e:	fb01 f303 	mul.w	r3, r1, r3
 8006452:	441a      	add	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	22ff      	movs	r2, #255	@ 0xff
 800645c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	22ff      	movs	r2, #255	@ 0xff
 8006464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d114      	bne.n	8006498 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d01a      	beq.n	80064ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	3310      	adds	r3, #16
 800647a:	4618      	mov	r0, r3
 800647c:	f001 fa00 	bl	8007880 <xTaskRemoveFromEventList>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d012      	beq.n	80064ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006486:	4b0d      	ldr	r3, [pc, #52]	@ (80064bc <xQueueGenericReset+0xd0>)
 8006488:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	e009      	b.n	80064ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	3310      	adds	r3, #16
 800649c:	4618      	mov	r0, r3
 800649e:	f7ff fef1 	bl	8006284 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	3324      	adds	r3, #36	@ 0x24
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7ff feec 	bl	8006284 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064ac:	f002 fa96 	bl	80089dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064b0:	2301      	movs	r3, #1
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	e000ed04 	.word	0xe000ed04

080064c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b08a      	sub	sp, #40	@ 0x28
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	4613      	mov	r3, r2
 80064cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10b      	bne.n	80064ec <xQueueGenericCreate+0x2c>
	__asm volatile
 80064d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d8:	f383 8811 	msr	BASEPRI, r3
 80064dc:	f3bf 8f6f 	isb	sy
 80064e0:	f3bf 8f4f 	dsb	sy
 80064e4:	613b      	str	r3, [r7, #16]
}
 80064e6:	bf00      	nop
 80064e8:	bf00      	nop
 80064ea:	e7fd      	b.n	80064e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	fb02 f303 	mul.w	r3, r2, r3
 80064f4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	3348      	adds	r3, #72	@ 0x48
 80064fa:	4618      	mov	r0, r3
 80064fc:	f002 fb5e 	bl	8008bbc <pvPortMalloc>
 8006500:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00d      	beq.n	8006524 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	3348      	adds	r3, #72	@ 0x48
 8006510:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006512:	79fa      	ldrb	r2, [r7, #7]
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	4613      	mov	r3, r2
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	68b9      	ldr	r1, [r7, #8]
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 f805 	bl	800652e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006524:	69bb      	ldr	r3, [r7, #24]
	}
 8006526:	4618      	mov	r0, r3
 8006528:	3720      	adds	r7, #32
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}

0800652e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800652e:	b580      	push	{r7, lr}
 8006530:	b084      	sub	sp, #16
 8006532:	af00      	add	r7, sp, #0
 8006534:	60f8      	str	r0, [r7, #12]
 8006536:	60b9      	str	r1, [r7, #8]
 8006538:	607a      	str	r2, [r7, #4]
 800653a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d103      	bne.n	800654a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	69ba      	ldr	r2, [r7, #24]
 8006546:	601a      	str	r2, [r3, #0]
 8006548:	e002      	b.n	8006550 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	68ba      	ldr	r2, [r7, #8]
 800655a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800655c:	2101      	movs	r1, #1
 800655e:	69b8      	ldr	r0, [r7, #24]
 8006560:	f7ff ff44 	bl	80063ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006564:	bf00      	nop
 8006566:	3710      	adds	r7, #16
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b08e      	sub	sp, #56	@ 0x38
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
 8006578:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800657a:	2300      	movs	r3, #0
 800657c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10b      	bne.n	80065a0 <xQueueGenericSend+0x34>
	__asm volatile
 8006588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658c:	f383 8811 	msr	BASEPRI, r3
 8006590:	f3bf 8f6f 	isb	sy
 8006594:	f3bf 8f4f 	dsb	sy
 8006598:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800659a:	bf00      	nop
 800659c:	bf00      	nop
 800659e:	e7fd      	b.n	800659c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d103      	bne.n	80065ae <xQueueGenericSend+0x42>
 80065a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d101      	bne.n	80065b2 <xQueueGenericSend+0x46>
 80065ae:	2301      	movs	r3, #1
 80065b0:	e000      	b.n	80065b4 <xQueueGenericSend+0x48>
 80065b2:	2300      	movs	r3, #0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d10b      	bne.n	80065d0 <xQueueGenericSend+0x64>
	__asm volatile
 80065b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065bc:	f383 8811 	msr	BASEPRI, r3
 80065c0:	f3bf 8f6f 	isb	sy
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80065ca:	bf00      	nop
 80065cc:	bf00      	nop
 80065ce:	e7fd      	b.n	80065cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d103      	bne.n	80065de <xQueueGenericSend+0x72>
 80065d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d101      	bne.n	80065e2 <xQueueGenericSend+0x76>
 80065de:	2301      	movs	r3, #1
 80065e0:	e000      	b.n	80065e4 <xQueueGenericSend+0x78>
 80065e2:	2300      	movs	r3, #0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10b      	bne.n	8006600 <xQueueGenericSend+0x94>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	623b      	str	r3, [r7, #32]
}
 80065fa:	bf00      	nop
 80065fc:	bf00      	nop
 80065fe:	e7fd      	b.n	80065fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006600:	f001 fae6 	bl	8007bd0 <xTaskGetSchedulerState>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d102      	bne.n	8006610 <xQueueGenericSend+0xa4>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d101      	bne.n	8006614 <xQueueGenericSend+0xa8>
 8006610:	2301      	movs	r3, #1
 8006612:	e000      	b.n	8006616 <xQueueGenericSend+0xaa>
 8006614:	2300      	movs	r3, #0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d10b      	bne.n	8006632 <xQueueGenericSend+0xc6>
	__asm volatile
 800661a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800661e:	f383 8811 	msr	BASEPRI, r3
 8006622:	f3bf 8f6f 	isb	sy
 8006626:	f3bf 8f4f 	dsb	sy
 800662a:	61fb      	str	r3, [r7, #28]
}
 800662c:	bf00      	nop
 800662e:	bf00      	nop
 8006630:	e7fd      	b.n	800662e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006632:	f002 f9a1 	bl	8008978 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006638:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663e:	429a      	cmp	r2, r3
 8006640:	d302      	bcc.n	8006648 <xQueueGenericSend+0xdc>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b02      	cmp	r3, #2
 8006646:	d129      	bne.n	800669c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006648:	683a      	ldr	r2, [r7, #0]
 800664a:	68b9      	ldr	r1, [r7, #8]
 800664c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800664e:	f000 fbc7 	bl	8006de0 <prvCopyDataToQueue>
 8006652:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006658:	2b00      	cmp	r3, #0
 800665a:	d010      	beq.n	800667e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	3324      	adds	r3, #36	@ 0x24
 8006660:	4618      	mov	r0, r3
 8006662:	f001 f90d 	bl	8007880 <xTaskRemoveFromEventList>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d013      	beq.n	8006694 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800666c:	4b3f      	ldr	r3, [pc, #252]	@ (800676c <xQueueGenericSend+0x200>)
 800666e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006672:	601a      	str	r2, [r3, #0]
 8006674:	f3bf 8f4f 	dsb	sy
 8006678:	f3bf 8f6f 	isb	sy
 800667c:	e00a      	b.n	8006694 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800667e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006680:	2b00      	cmp	r3, #0
 8006682:	d007      	beq.n	8006694 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006684:	4b39      	ldr	r3, [pc, #228]	@ (800676c <xQueueGenericSend+0x200>)
 8006686:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	f3bf 8f4f 	dsb	sy
 8006690:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006694:	f002 f9a2 	bl	80089dc <vPortExitCritical>
				return pdPASS;
 8006698:	2301      	movs	r3, #1
 800669a:	e063      	b.n	8006764 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d103      	bne.n	80066aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066a2:	f002 f99b 	bl	80089dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80066a6:	2300      	movs	r3, #0
 80066a8:	e05c      	b.n	8006764 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d106      	bne.n	80066be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066b0:	f107 0314 	add.w	r3, r7, #20
 80066b4:	4618      	mov	r0, r3
 80066b6:	f001 f947 	bl	8007948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066ba:	2301      	movs	r3, #1
 80066bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066be:	f002 f98d 	bl	80089dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066c2:	f000 fe9f 	bl	8007404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066c6:	f002 f957 	bl	8008978 <vPortEnterCritical>
 80066ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066d0:	b25b      	sxtb	r3, r3
 80066d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066d6:	d103      	bne.n	80066e0 <xQueueGenericSend+0x174>
 80066d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066ec:	d103      	bne.n	80066f6 <xQueueGenericSend+0x18a>
 80066ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066f6:	f002 f971 	bl	80089dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066fa:	1d3a      	adds	r2, r7, #4
 80066fc:	f107 0314 	add.w	r3, r7, #20
 8006700:	4611      	mov	r1, r2
 8006702:	4618      	mov	r0, r3
 8006704:	f001 f936 	bl	8007974 <xTaskCheckForTimeOut>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d124      	bne.n	8006758 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800670e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006710:	f000 fc5e 	bl	8006fd0 <prvIsQueueFull>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d018      	beq.n	800674c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800671a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671c:	3310      	adds	r3, #16
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	4611      	mov	r1, r2
 8006722:	4618      	mov	r0, r3
 8006724:	f001 f85a 	bl	80077dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800672a:	f000 fbe9 	bl	8006f00 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800672e:	f000 fe77 	bl	8007420 <xTaskResumeAll>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	f47f af7c 	bne.w	8006632 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800673a:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <xQueueGenericSend+0x200>)
 800673c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	f3bf 8f6f 	isb	sy
 800674a:	e772      	b.n	8006632 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800674c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800674e:	f000 fbd7 	bl	8006f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006752:	f000 fe65 	bl	8007420 <xTaskResumeAll>
 8006756:	e76c      	b.n	8006632 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006758:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800675a:	f000 fbd1 	bl	8006f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800675e:	f000 fe5f 	bl	8007420 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006762:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006764:	4618      	mov	r0, r3
 8006766:	3738      	adds	r7, #56	@ 0x38
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	e000ed04 	.word	0xe000ed04

08006770 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b090      	sub	sp, #64	@ 0x40
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10b      	bne.n	80067a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678c:	f383 8811 	msr	BASEPRI, r3
 8006790:	f3bf 8f6f 	isb	sy
 8006794:	f3bf 8f4f 	dsb	sy
 8006798:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800679a:	bf00      	nop
 800679c:	bf00      	nop
 800679e:	e7fd      	b.n	800679c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d103      	bne.n	80067ae <xQueueGenericSendFromISR+0x3e>
 80067a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <xQueueGenericSendFromISR+0x42>
 80067ae:	2301      	movs	r3, #1
 80067b0:	e000      	b.n	80067b4 <xQueueGenericSendFromISR+0x44>
 80067b2:	2300      	movs	r3, #0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10b      	bne.n	80067d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80067b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067bc:	f383 8811 	msr	BASEPRI, r3
 80067c0:	f3bf 8f6f 	isb	sy
 80067c4:	f3bf 8f4f 	dsb	sy
 80067c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067ca:	bf00      	nop
 80067cc:	bf00      	nop
 80067ce:	e7fd      	b.n	80067cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	2b02      	cmp	r3, #2
 80067d4:	d103      	bne.n	80067de <xQueueGenericSendFromISR+0x6e>
 80067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d101      	bne.n	80067e2 <xQueueGenericSendFromISR+0x72>
 80067de:	2301      	movs	r3, #1
 80067e0:	e000      	b.n	80067e4 <xQueueGenericSendFromISR+0x74>
 80067e2:	2300      	movs	r3, #0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d10b      	bne.n	8006800 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80067e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067ec:	f383 8811 	msr	BASEPRI, r3
 80067f0:	f3bf 8f6f 	isb	sy
 80067f4:	f3bf 8f4f 	dsb	sy
 80067f8:	623b      	str	r3, [r7, #32]
}
 80067fa:	bf00      	nop
 80067fc:	bf00      	nop
 80067fe:	e7fd      	b.n	80067fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006800:	f002 f99a 	bl	8008b38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006804:	f3ef 8211 	mrs	r2, BASEPRI
 8006808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680c:	f383 8811 	msr	BASEPRI, r3
 8006810:	f3bf 8f6f 	isb	sy
 8006814:	f3bf 8f4f 	dsb	sy
 8006818:	61fa      	str	r2, [r7, #28]
 800681a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800681c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800681e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006822:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006828:	429a      	cmp	r2, r3
 800682a:	d302      	bcc.n	8006832 <xQueueGenericSendFromISR+0xc2>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b02      	cmp	r3, #2
 8006830:	d12f      	bne.n	8006892 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006834:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006838:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800683c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800683e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006840:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	68b9      	ldr	r1, [r7, #8]
 8006846:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006848:	f000 faca 	bl	8006de0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800684c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006850:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006854:	d112      	bne.n	800687c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	2b00      	cmp	r3, #0
 800685c:	d016      	beq.n	800688c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	3324      	adds	r3, #36	@ 0x24
 8006862:	4618      	mov	r0, r3
 8006864:	f001 f80c 	bl	8007880 <xTaskRemoveFromEventList>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00e      	beq.n	800688c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	601a      	str	r2, [r3, #0]
 800687a:	e007      	b.n	800688c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800687c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006880:	3301      	adds	r3, #1
 8006882:	b2db      	uxtb	r3, r3
 8006884:	b25a      	sxtb	r2, r3
 8006886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006888:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800688c:	2301      	movs	r3, #1
 800688e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006890:	e001      	b.n	8006896 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006892:	2300      	movs	r3, #0
 8006894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006898:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80068a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80068a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3740      	adds	r7, #64	@ 0x40
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b08e      	sub	sp, #56	@ 0x38
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d10b      	bne.n	80068d8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80068c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c4:	f383 8811 	msr	BASEPRI, r3
 80068c8:	f3bf 8f6f 	isb	sy
 80068cc:	f3bf 8f4f 	dsb	sy
 80068d0:	623b      	str	r3, [r7, #32]
}
 80068d2:	bf00      	nop
 80068d4:	bf00      	nop
 80068d6:	e7fd      	b.n	80068d4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00b      	beq.n	80068f8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80068e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e4:	f383 8811 	msr	BASEPRI, r3
 80068e8:	f3bf 8f6f 	isb	sy
 80068ec:	f3bf 8f4f 	dsb	sy
 80068f0:	61fb      	str	r3, [r7, #28]
}
 80068f2:	bf00      	nop
 80068f4:	bf00      	nop
 80068f6:	e7fd      	b.n	80068f4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d103      	bne.n	8006908 <xQueueGiveFromISR+0x5c>
 8006900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d101      	bne.n	800690c <xQueueGiveFromISR+0x60>
 8006908:	2301      	movs	r3, #1
 800690a:	e000      	b.n	800690e <xQueueGiveFromISR+0x62>
 800690c:	2300      	movs	r3, #0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10b      	bne.n	800692a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	61bb      	str	r3, [r7, #24]
}
 8006924:	bf00      	nop
 8006926:	bf00      	nop
 8006928:	e7fd      	b.n	8006926 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800692a:	f002 f905 	bl	8008b38 <vPortValidateInterruptPriority>
	__asm volatile
 800692e:	f3ef 8211 	mrs	r2, BASEPRI
 8006932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	617a      	str	r2, [r7, #20]
 8006944:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006946:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006948:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006954:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006956:	429a      	cmp	r2, r3
 8006958:	d22b      	bcs.n	80069b2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800695a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006960:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006966:	1c5a      	adds	r2, r3, #1
 8006968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800696a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800696c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006970:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006974:	d112      	bne.n	800699c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800697a:	2b00      	cmp	r3, #0
 800697c:	d016      	beq.n	80069ac <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800697e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006980:	3324      	adds	r3, #36	@ 0x24
 8006982:	4618      	mov	r0, r3
 8006984:	f000 ff7c 	bl	8007880 <xTaskRemoveFromEventList>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00e      	beq.n	80069ac <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00b      	beq.n	80069ac <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2201      	movs	r2, #1
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	e007      	b.n	80069ac <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800699c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069a0:	3301      	adds	r3, #1
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	b25a      	sxtb	r2, r3
 80069a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80069ac:	2301      	movs	r3, #1
 80069ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b0:	e001      	b.n	80069b6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80069b2:	2300      	movs	r3, #0
 80069b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f383 8811 	msr	BASEPRI, r3
}
 80069c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3738      	adds	r7, #56	@ 0x38
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08c      	sub	sp, #48	@ 0x30
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60f8      	str	r0, [r7, #12]
 80069d4:	60b9      	str	r1, [r7, #8]
 80069d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80069d8:	2300      	movs	r3, #0
 80069da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80069e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10b      	bne.n	80069fe <xQueueReceive+0x32>
	__asm volatile
 80069e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ea:	f383 8811 	msr	BASEPRI, r3
 80069ee:	f3bf 8f6f 	isb	sy
 80069f2:	f3bf 8f4f 	dsb	sy
 80069f6:	623b      	str	r3, [r7, #32]
}
 80069f8:	bf00      	nop
 80069fa:	bf00      	nop
 80069fc:	e7fd      	b.n	80069fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d103      	bne.n	8006a0c <xQueueReceive+0x40>
 8006a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <xQueueReceive+0x44>
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e000      	b.n	8006a12 <xQueueReceive+0x46>
 8006a10:	2300      	movs	r3, #0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10b      	bne.n	8006a2e <xQueueReceive+0x62>
	__asm volatile
 8006a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1a:	f383 8811 	msr	BASEPRI, r3
 8006a1e:	f3bf 8f6f 	isb	sy
 8006a22:	f3bf 8f4f 	dsb	sy
 8006a26:	61fb      	str	r3, [r7, #28]
}
 8006a28:	bf00      	nop
 8006a2a:	bf00      	nop
 8006a2c:	e7fd      	b.n	8006a2a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a2e:	f001 f8cf 	bl	8007bd0 <xTaskGetSchedulerState>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d102      	bne.n	8006a3e <xQueueReceive+0x72>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <xQueueReceive+0x76>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e000      	b.n	8006a44 <xQueueReceive+0x78>
 8006a42:	2300      	movs	r3, #0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10b      	bne.n	8006a60 <xQueueReceive+0x94>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	61bb      	str	r3, [r7, #24]
}
 8006a5a:	bf00      	nop
 8006a5c:	bf00      	nop
 8006a5e:	e7fd      	b.n	8006a5c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a60:	f001 ff8a 	bl	8008978 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a68:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d01f      	beq.n	8006ab0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a70:	68b9      	ldr	r1, [r7, #8]
 8006a72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a74:	f000 fa1e 	bl	8006eb4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7a:	1e5a      	subs	r2, r3, #1
 8006a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a7e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00f      	beq.n	8006aa8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	3310      	adds	r3, #16
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f000 fef7 	bl	8007880 <xTaskRemoveFromEventList>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d007      	beq.n	8006aa8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a98:	4b3c      	ldr	r3, [pc, #240]	@ (8006b8c <xQueueReceive+0x1c0>)
 8006a9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	f3bf 8f4f 	dsb	sy
 8006aa4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006aa8:	f001 ff98 	bl	80089dc <vPortExitCritical>
				return pdPASS;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e069      	b.n	8006b84 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d103      	bne.n	8006abe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ab6:	f001 ff91 	bl	80089dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006aba:	2300      	movs	r3, #0
 8006abc:	e062      	b.n	8006b84 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d106      	bne.n	8006ad2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ac4:	f107 0310 	add.w	r3, r7, #16
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f000 ff3d 	bl	8007948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ad2:	f001 ff83 	bl	80089dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ad6:	f000 fc95 	bl	8007404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ada:	f001 ff4d 	bl	8008978 <vPortEnterCritical>
 8006ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ae4:	b25b      	sxtb	r3, r3
 8006ae6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006aea:	d103      	bne.n	8006af4 <xQueueReceive+0x128>
 8006aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006afa:	b25b      	sxtb	r3, r3
 8006afc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b00:	d103      	bne.n	8006b0a <xQueueReceive+0x13e>
 8006b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b0a:	f001 ff67 	bl	80089dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006b0e:	1d3a      	adds	r2, r7, #4
 8006b10:	f107 0310 	add.w	r3, r7, #16
 8006b14:	4611      	mov	r1, r2
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 ff2c 	bl	8007974 <xTaskCheckForTimeOut>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d123      	bne.n	8006b6a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b24:	f000 fa3e 	bl	8006fa4 <prvIsQueueEmpty>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d017      	beq.n	8006b5e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b30:	3324      	adds	r3, #36	@ 0x24
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	4611      	mov	r1, r2
 8006b36:	4618      	mov	r0, r3
 8006b38:	f000 fe50 	bl	80077dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b3e:	f000 f9df 	bl	8006f00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b42:	f000 fc6d 	bl	8007420 <xTaskResumeAll>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d189      	bne.n	8006a60 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b8c <xQueueReceive+0x1c0>)
 8006b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	f3bf 8f4f 	dsb	sy
 8006b58:	f3bf 8f6f 	isb	sy
 8006b5c:	e780      	b.n	8006a60 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006b5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b60:	f000 f9ce 	bl	8006f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b64:	f000 fc5c 	bl	8007420 <xTaskResumeAll>
 8006b68:	e77a      	b.n	8006a60 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006b6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b6c:	f000 f9c8 	bl	8006f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b70:	f000 fc56 	bl	8007420 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b76:	f000 fa15 	bl	8006fa4 <prvIsQueueEmpty>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f43f af6f 	beq.w	8006a60 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b82:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3730      	adds	r7, #48	@ 0x30
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	e000ed04 	.word	0xe000ed04

08006b90 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b08e      	sub	sp, #56	@ 0x38
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10b      	bne.n	8006bc4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb0:	f383 8811 	msr	BASEPRI, r3
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	623b      	str	r3, [r7, #32]
}
 8006bbe:	bf00      	nop
 8006bc0:	bf00      	nop
 8006bc2:	e7fd      	b.n	8006bc0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00b      	beq.n	8006be4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	61fb      	str	r3, [r7, #28]
}
 8006bde:	bf00      	nop
 8006be0:	bf00      	nop
 8006be2:	e7fd      	b.n	8006be0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006be4:	f000 fff4 	bl	8007bd0 <xTaskGetSchedulerState>
 8006be8:	4603      	mov	r3, r0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d102      	bne.n	8006bf4 <xQueueSemaphoreTake+0x64>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <xQueueSemaphoreTake+0x68>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e000      	b.n	8006bfa <xQueueSemaphoreTake+0x6a>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10b      	bne.n	8006c16 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	61bb      	str	r3, [r7, #24]
}
 8006c10:	bf00      	nop
 8006c12:	bf00      	nop
 8006c14:	e7fd      	b.n	8006c12 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c16:	f001 feaf 	bl	8008978 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c1e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d024      	beq.n	8006c70 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c28:	1e5a      	subs	r2, r3, #1
 8006c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c2c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d104      	bne.n	8006c40 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006c36:	f001 f977 	bl	8007f28 <pvTaskIncrementMutexHeldCount>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d00f      	beq.n	8006c68 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c4a:	3310      	adds	r3, #16
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f000 fe17 	bl	8007880 <xTaskRemoveFromEventList>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d007      	beq.n	8006c68 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c58:	4b54      	ldr	r3, [pc, #336]	@ (8006dac <xQueueSemaphoreTake+0x21c>)
 8006c5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c5e:	601a      	str	r2, [r3, #0]
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c68:	f001 feb8 	bl	80089dc <vPortExitCritical>
				return pdPASS;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	e098      	b.n	8006da2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d112      	bne.n	8006c9c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00b      	beq.n	8006c94 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	617b      	str	r3, [r7, #20]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006c94:	f001 fea2 	bl	80089dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e082      	b.n	8006da2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ca2:	f107 030c 	add.w	r3, r7, #12
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 fe4e 	bl	8007948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006cac:	2301      	movs	r3, #1
 8006cae:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cb0:	f001 fe94 	bl	80089dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cb4:	f000 fba6 	bl	8007404 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cb8:	f001 fe5e 	bl	8008978 <vPortEnterCritical>
 8006cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cbe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cc2:	b25b      	sxtb	r3, r3
 8006cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cc8:	d103      	bne.n	8006cd2 <xQueueSemaphoreTake+0x142>
 8006cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cd8:	b25b      	sxtb	r3, r3
 8006cda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006cde:	d103      	bne.n	8006ce8 <xQueueSemaphoreTake+0x158>
 8006ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ce8:	f001 fe78 	bl	80089dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cec:	463a      	mov	r2, r7
 8006cee:	f107 030c 	add.w	r3, r7, #12
 8006cf2:	4611      	mov	r1, r2
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f000 fe3d 	bl	8007974 <xTaskCheckForTimeOut>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d132      	bne.n	8006d66 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d02:	f000 f94f 	bl	8006fa4 <prvIsQueueEmpty>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d026      	beq.n	8006d5a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d109      	bne.n	8006d28 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006d14:	f001 fe30 	bl	8008978 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f000 ff75 	bl	8007c0c <xTaskPriorityInherit>
 8006d22:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006d24:	f001 fe5a 	bl	80089dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	3324      	adds	r3, #36	@ 0x24
 8006d2c:	683a      	ldr	r2, [r7, #0]
 8006d2e:	4611      	mov	r1, r2
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 fd53 	bl	80077dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d38:	f000 f8e2 	bl	8006f00 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d3c:	f000 fb70 	bl	8007420 <xTaskResumeAll>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f47f af67 	bne.w	8006c16 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006d48:	4b18      	ldr	r3, [pc, #96]	@ (8006dac <xQueueSemaphoreTake+0x21c>)
 8006d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	f3bf 8f4f 	dsb	sy
 8006d54:	f3bf 8f6f 	isb	sy
 8006d58:	e75d      	b.n	8006c16 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006d5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d5c:	f000 f8d0 	bl	8006f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d60:	f000 fb5e 	bl	8007420 <xTaskResumeAll>
 8006d64:	e757      	b.n	8006c16 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006d66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d68:	f000 f8ca 	bl	8006f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d6c:	f000 fb58 	bl	8007420 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d72:	f000 f917 	bl	8006fa4 <prvIsQueueEmpty>
 8006d76:	4603      	mov	r3, r0
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	f43f af4c 	beq.w	8006c16 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00d      	beq.n	8006da0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006d84:	f001 fdf8 	bl	8008978 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006d88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d8a:	f000 f811 	bl	8006db0 <prvGetDisinheritPriorityAfterTimeout>
 8006d8e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d96:	4618      	mov	r0, r3
 8006d98:	f001 f836 	bl	8007e08 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006d9c:	f001 fe1e 	bl	80089dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006da0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3738      	adds	r7, #56	@ 0x38
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	e000ed04 	.word	0xe000ed04

08006db0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d006      	beq.n	8006dce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f1c3 0307 	rsb	r3, r3, #7
 8006dca:	60fb      	str	r3, [r7, #12]
 8006dcc:	e001      	b.n	8006dd2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
	}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3714      	adds	r7, #20
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10d      	bne.n	8006e1a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d14d      	bne.n	8006ea2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f000 ff74 	bl	8007cf8 <xTaskPriorityDisinherit>
 8006e10:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	609a      	str	r2, [r3, #8]
 8006e18:	e043      	b.n	8006ea2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d119      	bne.n	8006e54 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6858      	ldr	r0, [r3, #4]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e28:	461a      	mov	r2, r3
 8006e2a:	68b9      	ldr	r1, [r7, #8]
 8006e2c:	f002 f940 	bl	80090b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	685a      	ldr	r2, [r3, #4]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e38:	441a      	add	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	685a      	ldr	r2, [r3, #4]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	689b      	ldr	r3, [r3, #8]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d32b      	bcc.n	8006ea2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	605a      	str	r2, [r3, #4]
 8006e52:	e026      	b.n	8006ea2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	68d8      	ldr	r0, [r3, #12]
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	f002 f926 	bl	80090b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	68da      	ldr	r2, [r3, #12]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6c:	425b      	negs	r3, r3
 8006e6e:	441a      	add	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	68da      	ldr	r2, [r3, #12]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d207      	bcs.n	8006e90 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	689a      	ldr	r2, [r3, #8]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e88:	425b      	negs	r3, r3
 8006e8a:	441a      	add	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d105      	bne.n	8006ea2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	3b01      	subs	r3, #1
 8006ea0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	1c5a      	adds	r2, r3, #1
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006eaa:	697b      	ldr	r3, [r7, #20]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3718      	adds	r7, #24
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d018      	beq.n	8006ef8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68da      	ldr	r2, [r3, #12]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ece:	441a      	add	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	68da      	ldr	r2, [r3, #12]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d303      	bcc.n	8006ee8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68d9      	ldr	r1, [r3, #12]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	6838      	ldr	r0, [r7, #0]
 8006ef4:	f002 f8dc 	bl	80090b0 <memcpy>
	}
}
 8006ef8:	bf00      	nop
 8006efa:	3708      	adds	r7, #8
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f08:	f001 fd36 	bl	8008978 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f12:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f14:	e011      	b.n	8006f3a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d012      	beq.n	8006f44 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3324      	adds	r3, #36	@ 0x24
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 fcac 	bl	8007880 <xTaskRemoveFromEventList>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f2e:	f000 fd85 	bl	8007a3c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f32:	7bfb      	ldrb	r3, [r7, #15]
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	dce9      	bgt.n	8006f16 <prvUnlockQueue+0x16>
 8006f42:	e000      	b.n	8006f46 <prvUnlockQueue+0x46>
					break;
 8006f44:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	22ff      	movs	r2, #255	@ 0xff
 8006f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006f4e:	f001 fd45 	bl	80089dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f52:	f001 fd11 	bl	8008978 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f5c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f5e:	e011      	b.n	8006f84 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d012      	beq.n	8006f8e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	3310      	adds	r3, #16
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 fc87 	bl	8007880 <xTaskRemoveFromEventList>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006f78:	f000 fd60 	bl	8007a3c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006f7c:	7bbb      	ldrb	r3, [r7, #14]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	dce9      	bgt.n	8006f60 <prvUnlockQueue+0x60>
 8006f8c:	e000      	b.n	8006f90 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f8e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006f98:	f001 fd20 	bl	80089dc <vPortExitCritical>
}
 8006f9c:	bf00      	nop
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fac:	f001 fce4 	bl	8008978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d102      	bne.n	8006fbe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	e001      	b.n	8006fc2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006fc2:	f001 fd0b 	bl	80089dc <vPortExitCritical>

	return xReturn;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fd8:	f001 fcce 	bl	8008978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d102      	bne.n	8006fee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	60fb      	str	r3, [r7, #12]
 8006fec:	e001      	b.n	8006ff2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ff2:	f001 fcf3 	bl	80089dc <vPortExitCritical>

	return xReturn;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3710      	adds	r7, #16
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}

08007000 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800700a:	2300      	movs	r3, #0
 800700c:	60fb      	str	r3, [r7, #12]
 800700e:	e014      	b.n	800703a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007010:	4a0f      	ldr	r2, [pc, #60]	@ (8007050 <vQueueAddToRegistry+0x50>)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d10b      	bne.n	8007034 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800701c:	490c      	ldr	r1, [pc, #48]	@ (8007050 <vQueueAddToRegistry+0x50>)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	683a      	ldr	r2, [r7, #0]
 8007022:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007026:	4a0a      	ldr	r2, [pc, #40]	@ (8007050 <vQueueAddToRegistry+0x50>)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	4413      	add	r3, r2
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007032:	e006      	b.n	8007042 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	3301      	adds	r3, #1
 8007038:	60fb      	str	r3, [r7, #12]
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b07      	cmp	r3, #7
 800703e:	d9e7      	bls.n	8007010 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007040:	bf00      	nop
 8007042:	bf00      	nop
 8007044:	3714      	adds	r7, #20
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	20000298 	.word	0x20000298

08007054 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007064:	f001 fc88 	bl	8008978 <vPortEnterCritical>
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800706e:	b25b      	sxtb	r3, r3
 8007070:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007074:	d103      	bne.n	800707e <vQueueWaitForMessageRestricted+0x2a>
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007084:	b25b      	sxtb	r3, r3
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800708a:	d103      	bne.n	8007094 <vQueueWaitForMessageRestricted+0x40>
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007094:	f001 fca2 	bl	80089dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709c:	2b00      	cmp	r3, #0
 800709e:	d106      	bne.n	80070ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	3324      	adds	r3, #36	@ 0x24
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	68b9      	ldr	r1, [r7, #8]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f000 fbbd 	bl	8007828 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80070ae:	6978      	ldr	r0, [r7, #20]
 80070b0:	f7ff ff26 	bl	8006f00 <prvUnlockQueue>
	}
 80070b4:	bf00      	nop
 80070b6:	3718      	adds	r7, #24
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}

080070bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b08c      	sub	sp, #48	@ 0x30
 80070c0:	af04      	add	r7, sp, #16
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	60b9      	str	r1, [r7, #8]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	4613      	mov	r3, r2
 80070ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80070cc:	88fb      	ldrh	r3, [r7, #6]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4618      	mov	r0, r3
 80070d2:	f001 fd73 	bl	8008bbc <pvPortMalloc>
 80070d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00e      	beq.n	80070fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80070de:	20a0      	movs	r0, #160	@ 0xa0
 80070e0:	f001 fd6c 	bl	8008bbc <pvPortMalloc>
 80070e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80070f2:	e005      	b.n	8007100 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80070f4:	6978      	ldr	r0, [r7, #20]
 80070f6:	f001 fe2f 	bl	8008d58 <vPortFree>
 80070fa:	e001      	b.n	8007100 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d013      	beq.n	800712e <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007106:	88fa      	ldrh	r2, [r7, #6]
 8007108:	2300      	movs	r3, #0
 800710a:	9303      	str	r3, [sp, #12]
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	9302      	str	r3, [sp, #8]
 8007110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007112:	9301      	str	r3, [sp, #4]
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	68b9      	ldr	r1, [r7, #8]
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 f80f 	bl	8007140 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007122:	69f8      	ldr	r0, [r7, #28]
 8007124:	f000 f8ac 	bl	8007280 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007128:	2301      	movs	r3, #1
 800712a:	61bb      	str	r3, [r7, #24]
 800712c:	e002      	b.n	8007134 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800712e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007132:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007134:	69bb      	ldr	r3, [r7, #24]
	}
 8007136:	4618      	mov	r0, r3
 8007138:	3720      	adds	r7, #32
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b088      	sub	sp, #32
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
 800714c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800714e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007150:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007158:	3b01      	subs	r3, #1
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	f023 0307 	bic.w	r3, r3, #7
 8007166:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	f003 0307 	and.w	r3, r3, #7
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007176:	f383 8811 	msr	BASEPRI, r3
 800717a:	f3bf 8f6f 	isb	sy
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	617b      	str	r3, [r7, #20]
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	e7fd      	b.n	8007186 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d01f      	beq.n	80071d0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007190:	2300      	movs	r3, #0
 8007192:	61fb      	str	r3, [r7, #28]
 8007194:	e012      	b.n	80071bc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	4413      	add	r3, r2
 800719c:	7819      	ldrb	r1, [r3, #0]
 800719e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	4413      	add	r3, r2
 80071a4:	3334      	adds	r3, #52	@ 0x34
 80071a6:	460a      	mov	r2, r1
 80071a8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80071aa:	68ba      	ldr	r2, [r7, #8]
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	4413      	add	r3, r2
 80071b0:	781b      	ldrb	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d006      	beq.n	80071c4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	3301      	adds	r3, #1
 80071ba:	61fb      	str	r3, [r7, #28]
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	2b0f      	cmp	r3, #15
 80071c0:	d9e9      	bls.n	8007196 <prvInitialiseNewTask+0x56>
 80071c2:	e000      	b.n	80071c6 <prvInitialiseNewTask+0x86>
			{
				break;
 80071c4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80071c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071ce:	e003      	b.n	80071d8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80071d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80071d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071da:	2b06      	cmp	r3, #6
 80071dc:	d901      	bls.n	80071e2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80071de:	2306      	movs	r3, #6
 80071e0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80071e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071e6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80071e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071ec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80071ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f0:	2200      	movs	r2, #0
 80071f2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	3304      	adds	r3, #4
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7ff f863 	bl	80062c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80071fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007200:	3318      	adds	r3, #24
 8007202:	4618      	mov	r0, r3
 8007204:	f7ff f85e 	bl	80062c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800720c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800720e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007210:	f1c3 0207 	rsb	r2, r3, #7
 8007214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007216:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800721c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800721e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007220:	2200      	movs	r2, #0
 8007222:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007228:	2200      	movs	r2, #0
 800722a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	334c      	adds	r3, #76	@ 0x4c
 8007232:	224c      	movs	r2, #76	@ 0x4c
 8007234:	2100      	movs	r1, #0
 8007236:	4618      	mov	r0, r3
 8007238:	f001 feae 	bl	8008f98 <memset>
 800723c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723e:	4a0d      	ldr	r2, [pc, #52]	@ (8007274 <prvInitialiseNewTask+0x134>)
 8007240:	651a      	str	r2, [r3, #80]	@ 0x50
 8007242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007244:	4a0c      	ldr	r2, [pc, #48]	@ (8007278 <prvInitialiseNewTask+0x138>)
 8007246:	655a      	str	r2, [r3, #84]	@ 0x54
 8007248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800724a:	4a0c      	ldr	r2, [pc, #48]	@ (800727c <prvInitialiseNewTask+0x13c>)
 800724c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800724e:	683a      	ldr	r2, [r7, #0]
 8007250:	68f9      	ldr	r1, [r7, #12]
 8007252:	69b8      	ldr	r0, [r7, #24]
 8007254:	f001 fa5e 	bl	8008714 <pxPortInitialiseStack>
 8007258:	4602      	mov	r2, r0
 800725a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800725e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007268:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800726a:	bf00      	nop
 800726c:	3720      	adds	r7, #32
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	20003468 	.word	0x20003468
 8007278:	200034d0 	.word	0x200034d0
 800727c:	20003538 	.word	0x20003538

08007280 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007288:	f001 fb76 	bl	8008978 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800728c:	4b2a      	ldr	r3, [pc, #168]	@ (8007338 <prvAddNewTaskToReadyList+0xb8>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3301      	adds	r3, #1
 8007292:	4a29      	ldr	r2, [pc, #164]	@ (8007338 <prvAddNewTaskToReadyList+0xb8>)
 8007294:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007296:	4b29      	ldr	r3, [pc, #164]	@ (800733c <prvAddNewTaskToReadyList+0xbc>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d109      	bne.n	80072b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800729e:	4a27      	ldr	r2, [pc, #156]	@ (800733c <prvAddNewTaskToReadyList+0xbc>)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80072a4:	4b24      	ldr	r3, [pc, #144]	@ (8007338 <prvAddNewTaskToReadyList+0xb8>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d110      	bne.n	80072ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80072ac:	f000 fbec 	bl	8007a88 <prvInitialiseTaskLists>
 80072b0:	e00d      	b.n	80072ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80072b2:	4b23      	ldr	r3, [pc, #140]	@ (8007340 <prvAddNewTaskToReadyList+0xc0>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d109      	bne.n	80072ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80072ba:	4b20      	ldr	r3, [pc, #128]	@ (800733c <prvAddNewTaskToReadyList+0xbc>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d802      	bhi.n	80072ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80072c8:	4a1c      	ldr	r2, [pc, #112]	@ (800733c <prvAddNewTaskToReadyList+0xbc>)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80072ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007344 <prvAddNewTaskToReadyList+0xc4>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3301      	adds	r3, #1
 80072d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007344 <prvAddNewTaskToReadyList+0xc4>)
 80072d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	2201      	movs	r2, #1
 80072de:	409a      	lsls	r2, r3
 80072e0:	4b19      	ldr	r3, [pc, #100]	@ (8007348 <prvAddNewTaskToReadyList+0xc8>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4313      	orrs	r3, r2
 80072e6:	4a18      	ldr	r2, [pc, #96]	@ (8007348 <prvAddNewTaskToReadyList+0xc8>)
 80072e8:	6013      	str	r3, [r2, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ee:	4613      	mov	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4413      	add	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4a15      	ldr	r2, [pc, #84]	@ (800734c <prvAddNewTaskToReadyList+0xcc>)
 80072f8:	441a      	add	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	3304      	adds	r3, #4
 80072fe:	4619      	mov	r1, r3
 8007300:	4610      	mov	r0, r2
 8007302:	f7fe ffec 	bl	80062de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007306:	f001 fb69 	bl	80089dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800730a:	4b0d      	ldr	r3, [pc, #52]	@ (8007340 <prvAddNewTaskToReadyList+0xc0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00e      	beq.n	8007330 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007312:	4b0a      	ldr	r3, [pc, #40]	@ (800733c <prvAddNewTaskToReadyList+0xbc>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731c:	429a      	cmp	r2, r3
 800731e:	d207      	bcs.n	8007330 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007320:	4b0b      	ldr	r3, [pc, #44]	@ (8007350 <prvAddNewTaskToReadyList+0xd0>)
 8007322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007326:	601a      	str	r2, [r3, #0]
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007330:	bf00      	nop
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	200003d8 	.word	0x200003d8
 800733c:	200002d8 	.word	0x200002d8
 8007340:	200003e4 	.word	0x200003e4
 8007344:	200003f4 	.word	0x200003f4
 8007348:	200003e0 	.word	0x200003e0
 800734c:	200002dc 	.word	0x200002dc
 8007350:	e000ed04 	.word	0xe000ed04

08007354 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b086      	sub	sp, #24
 8007358:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800735a:	4b22      	ldr	r3, [pc, #136]	@ (80073e4 <vTaskStartScheduler+0x90>)
 800735c:	9301      	str	r3, [sp, #4]
 800735e:	2300      	movs	r3, #0
 8007360:	9300      	str	r3, [sp, #0]
 8007362:	2300      	movs	r3, #0
 8007364:	2280      	movs	r2, #128	@ 0x80
 8007366:	4920      	ldr	r1, [pc, #128]	@ (80073e8 <vTaskStartScheduler+0x94>)
 8007368:	4820      	ldr	r0, [pc, #128]	@ (80073ec <vTaskStartScheduler+0x98>)
 800736a:	f7ff fea7 	bl	80070bc <xTaskCreate>
 800736e:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b01      	cmp	r3, #1
 8007374:	d102      	bne.n	800737c <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8007376:	f000 fe51 	bl	800801c <xTimerCreateTimerTask>
 800737a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2b01      	cmp	r3, #1
 8007380:	d11b      	bne.n	80073ba <vTaskStartScheduler+0x66>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	60bb      	str	r3, [r7, #8]
}
 8007394:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007396:	4b16      	ldr	r3, [pc, #88]	@ (80073f0 <vTaskStartScheduler+0x9c>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	334c      	adds	r3, #76	@ 0x4c
 800739c:	4a15      	ldr	r2, [pc, #84]	@ (80073f4 <vTaskStartScheduler+0xa0>)
 800739e:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80073a0:	4b15      	ldr	r3, [pc, #84]	@ (80073f8 <vTaskStartScheduler+0xa4>)
 80073a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80073a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80073a8:	4b14      	ldr	r3, [pc, #80]	@ (80073fc <vTaskStartScheduler+0xa8>)
 80073aa:	2201      	movs	r2, #1
 80073ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80073ae:	4b14      	ldr	r3, [pc, #80]	@ (8007400 <vTaskStartScheduler+0xac>)
 80073b0:	2200      	movs	r2, #0
 80073b2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80073b4:	f001 fa3c 	bl	8008830 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80073b8:	e00f      	b.n	80073da <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073c0:	d10b      	bne.n	80073da <vTaskStartScheduler+0x86>
	__asm volatile
 80073c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c6:	f383 8811 	msr	BASEPRI, r3
 80073ca:	f3bf 8f6f 	isb	sy
 80073ce:	f3bf 8f4f 	dsb	sy
 80073d2:	607b      	str	r3, [r7, #4]
}
 80073d4:	bf00      	nop
 80073d6:	bf00      	nop
 80073d8:	e7fd      	b.n	80073d6 <vTaskStartScheduler+0x82>
}
 80073da:	bf00      	nop
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	200003fc 	.word	0x200003fc
 80073e8:	080091c0 	.word	0x080091c0
 80073ec:	08007a55 	.word	0x08007a55
 80073f0:	200002d8 	.word	0x200002d8
 80073f4:	20000024 	.word	0x20000024
 80073f8:	200003f8 	.word	0x200003f8
 80073fc:	200003e4 	.word	0x200003e4
 8007400:	200003dc 	.word	0x200003dc

08007404 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007404:	b480      	push	{r7}
 8007406:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007408:	4b04      	ldr	r3, [pc, #16]	@ (800741c <vTaskSuspendAll+0x18>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	4a03      	ldr	r2, [pc, #12]	@ (800741c <vTaskSuspendAll+0x18>)
 8007410:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007412:	bf00      	nop
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	20000400 	.word	0x20000400

08007420 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007426:	2300      	movs	r3, #0
 8007428:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800742a:	2300      	movs	r3, #0
 800742c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800742e:	4b42      	ldr	r3, [pc, #264]	@ (8007538 <xTaskResumeAll+0x118>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d10b      	bne.n	800744e <xTaskResumeAll+0x2e>
	__asm volatile
 8007436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743a:	f383 8811 	msr	BASEPRI, r3
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	f3bf 8f4f 	dsb	sy
 8007446:	603b      	str	r3, [r7, #0]
}
 8007448:	bf00      	nop
 800744a:	bf00      	nop
 800744c:	e7fd      	b.n	800744a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800744e:	f001 fa93 	bl	8008978 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007452:	4b39      	ldr	r3, [pc, #228]	@ (8007538 <xTaskResumeAll+0x118>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3b01      	subs	r3, #1
 8007458:	4a37      	ldr	r2, [pc, #220]	@ (8007538 <xTaskResumeAll+0x118>)
 800745a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800745c:	4b36      	ldr	r3, [pc, #216]	@ (8007538 <xTaskResumeAll+0x118>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d161      	bne.n	8007528 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007464:	4b35      	ldr	r3, [pc, #212]	@ (800753c <xTaskResumeAll+0x11c>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d05d      	beq.n	8007528 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800746c:	e02e      	b.n	80074cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800746e:	4b34      	ldr	r3, [pc, #208]	@ (8007540 <xTaskResumeAll+0x120>)
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	3318      	adds	r3, #24
 800747a:	4618      	mov	r0, r3
 800747c:	f7fe ff8c 	bl	8006398 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	3304      	adds	r3, #4
 8007484:	4618      	mov	r0, r3
 8007486:	f7fe ff87 	bl	8006398 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800748e:	2201      	movs	r2, #1
 8007490:	409a      	lsls	r2, r3
 8007492:	4b2c      	ldr	r3, [pc, #176]	@ (8007544 <xTaskResumeAll+0x124>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4313      	orrs	r3, r2
 8007498:	4a2a      	ldr	r2, [pc, #168]	@ (8007544 <xTaskResumeAll+0x124>)
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074a0:	4613      	mov	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4413      	add	r3, r2
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4a27      	ldr	r2, [pc, #156]	@ (8007548 <xTaskResumeAll+0x128>)
 80074aa:	441a      	add	r2, r3
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4619      	mov	r1, r3
 80074b2:	4610      	mov	r0, r2
 80074b4:	f7fe ff13 	bl	80062de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074bc:	4b23      	ldr	r3, [pc, #140]	@ (800754c <xTaskResumeAll+0x12c>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d302      	bcc.n	80074cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80074c6:	4b22      	ldr	r3, [pc, #136]	@ (8007550 <xTaskResumeAll+0x130>)
 80074c8:	2201      	movs	r2, #1
 80074ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074cc:	4b1c      	ldr	r3, [pc, #112]	@ (8007540 <xTaskResumeAll+0x120>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1cc      	bne.n	800746e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d001      	beq.n	80074de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80074da:	f000 fb59 	bl	8007b90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80074de:	4b1d      	ldr	r3, [pc, #116]	@ (8007554 <xTaskResumeAll+0x134>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d010      	beq.n	800750c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80074ea:	f000 f859 	bl	80075a0 <xTaskIncrementTick>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d002      	beq.n	80074fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80074f4:	4b16      	ldr	r3, [pc, #88]	@ (8007550 <xTaskResumeAll+0x130>)
 80074f6:	2201      	movs	r2, #1
 80074f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	3b01      	subs	r3, #1
 80074fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1f1      	bne.n	80074ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007506:	4b13      	ldr	r3, [pc, #76]	@ (8007554 <xTaskResumeAll+0x134>)
 8007508:	2200      	movs	r2, #0
 800750a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800750c:	4b10      	ldr	r3, [pc, #64]	@ (8007550 <xTaskResumeAll+0x130>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d009      	beq.n	8007528 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007514:	2301      	movs	r3, #1
 8007516:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007518:	4b0f      	ldr	r3, [pc, #60]	@ (8007558 <xTaskResumeAll+0x138>)
 800751a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800751e:	601a      	str	r2, [r3, #0]
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007528:	f001 fa58 	bl	80089dc <vPortExitCritical>

	return xAlreadyYielded;
 800752c:	68bb      	ldr	r3, [r7, #8]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	20000400 	.word	0x20000400
 800753c:	200003d8 	.word	0x200003d8
 8007540:	20000398 	.word	0x20000398
 8007544:	200003e0 	.word	0x200003e0
 8007548:	200002dc 	.word	0x200002dc
 800754c:	200002d8 	.word	0x200002d8
 8007550:	200003ec 	.word	0x200003ec
 8007554:	200003e8 	.word	0x200003e8
 8007558:	e000ed04 	.word	0xe000ed04

0800755c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007562:	4b05      	ldr	r3, [pc, #20]	@ (8007578 <xTaskGetTickCount+0x1c>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007568:	687b      	ldr	r3, [r7, #4]
}
 800756a:	4618      	mov	r0, r3
 800756c:	370c      	adds	r7, #12
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	200003dc 	.word	0x200003dc

0800757c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007582:	f001 fad9 	bl	8008b38 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007586:	2300      	movs	r3, #0
 8007588:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800758a:	4b04      	ldr	r3, [pc, #16]	@ (800759c <xTaskGetTickCountFromISR+0x20>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007590:	683b      	ldr	r3, [r7, #0]
}
 8007592:	4618      	mov	r0, r3
 8007594:	3708      	adds	r7, #8
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	200003dc 	.word	0x200003dc

080075a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80075a6:	2300      	movs	r3, #0
 80075a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075aa:	4b4f      	ldr	r3, [pc, #316]	@ (80076e8 <xTaskIncrementTick+0x148>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f040 808f 	bne.w	80076d2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80075b4:	4b4d      	ldr	r3, [pc, #308]	@ (80076ec <xTaskIncrementTick+0x14c>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	3301      	adds	r3, #1
 80075ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80075bc:	4a4b      	ldr	r2, [pc, #300]	@ (80076ec <xTaskIncrementTick+0x14c>)
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d121      	bne.n	800760c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80075c8:	4b49      	ldr	r3, [pc, #292]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00b      	beq.n	80075ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80075d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d6:	f383 8811 	msr	BASEPRI, r3
 80075da:	f3bf 8f6f 	isb	sy
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	603b      	str	r3, [r7, #0]
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	e7fd      	b.n	80075e6 <xTaskIncrementTick+0x46>
 80075ea:	4b41      	ldr	r3, [pc, #260]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	4b40      	ldr	r3, [pc, #256]	@ (80076f4 <xTaskIncrementTick+0x154>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a3e      	ldr	r2, [pc, #248]	@ (80076f0 <xTaskIncrementTick+0x150>)
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	4a3e      	ldr	r2, [pc, #248]	@ (80076f4 <xTaskIncrementTick+0x154>)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	4b3e      	ldr	r3, [pc, #248]	@ (80076f8 <xTaskIncrementTick+0x158>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3301      	adds	r3, #1
 8007604:	4a3c      	ldr	r2, [pc, #240]	@ (80076f8 <xTaskIncrementTick+0x158>)
 8007606:	6013      	str	r3, [r2, #0]
 8007608:	f000 fac2 	bl	8007b90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800760c:	4b3b      	ldr	r3, [pc, #236]	@ (80076fc <xTaskIncrementTick+0x15c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	693a      	ldr	r2, [r7, #16]
 8007612:	429a      	cmp	r2, r3
 8007614:	d348      	bcc.n	80076a8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007616:	4b36      	ldr	r3, [pc, #216]	@ (80076f0 <xTaskIncrementTick+0x150>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007620:	4b36      	ldr	r3, [pc, #216]	@ (80076fc <xTaskIncrementTick+0x15c>)
 8007622:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007626:	601a      	str	r2, [r3, #0]
					break;
 8007628:	e03e      	b.n	80076a8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800762a:	4b31      	ldr	r3, [pc, #196]	@ (80076f0 <xTaskIncrementTick+0x150>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800763a:	693a      	ldr	r2, [r7, #16]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	429a      	cmp	r2, r3
 8007640:	d203      	bcs.n	800764a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007642:	4a2e      	ldr	r2, [pc, #184]	@ (80076fc <xTaskIncrementTick+0x15c>)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007648:	e02e      	b.n	80076a8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	3304      	adds	r3, #4
 800764e:	4618      	mov	r0, r3
 8007650:	f7fe fea2 	bl	8006398 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	2b00      	cmp	r3, #0
 800765a:	d004      	beq.n	8007666 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	3318      	adds	r3, #24
 8007660:	4618      	mov	r0, r3
 8007662:	f7fe fe99 	bl	8006398 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766a:	2201      	movs	r2, #1
 800766c:	409a      	lsls	r2, r3
 800766e:	4b24      	ldr	r3, [pc, #144]	@ (8007700 <xTaskIncrementTick+0x160>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4313      	orrs	r3, r2
 8007674:	4a22      	ldr	r2, [pc, #136]	@ (8007700 <xTaskIncrementTick+0x160>)
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800767c:	4613      	mov	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4a1f      	ldr	r2, [pc, #124]	@ (8007704 <xTaskIncrementTick+0x164>)
 8007686:	441a      	add	r2, r3
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	3304      	adds	r3, #4
 800768c:	4619      	mov	r1, r3
 800768e:	4610      	mov	r0, r2
 8007690:	f7fe fe25 	bl	80062de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007698:	4b1b      	ldr	r3, [pc, #108]	@ (8007708 <xTaskIncrementTick+0x168>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769e:	429a      	cmp	r2, r3
 80076a0:	d3b9      	bcc.n	8007616 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80076a2:	2301      	movs	r3, #1
 80076a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076a6:	e7b6      	b.n	8007616 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80076a8:	4b17      	ldr	r3, [pc, #92]	@ (8007708 <xTaskIncrementTick+0x168>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ae:	4915      	ldr	r1, [pc, #84]	@ (8007704 <xTaskIncrementTick+0x164>)
 80076b0:	4613      	mov	r3, r2
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	440b      	add	r3, r1
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d901      	bls.n	80076c4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80076c0:	2301      	movs	r3, #1
 80076c2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80076c4:	4b11      	ldr	r3, [pc, #68]	@ (800770c <xTaskIncrementTick+0x16c>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d007      	beq.n	80076dc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80076cc:	2301      	movs	r3, #1
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e004      	b.n	80076dc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007710 <xTaskIncrementTick+0x170>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3301      	adds	r3, #1
 80076d8:	4a0d      	ldr	r2, [pc, #52]	@ (8007710 <xTaskIncrementTick+0x170>)
 80076da:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80076dc:	697b      	ldr	r3, [r7, #20]
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	20000400 	.word	0x20000400
 80076ec:	200003dc 	.word	0x200003dc
 80076f0:	20000390 	.word	0x20000390
 80076f4:	20000394 	.word	0x20000394
 80076f8:	200003f0 	.word	0x200003f0
 80076fc:	200003f8 	.word	0x200003f8
 8007700:	200003e0 	.word	0x200003e0
 8007704:	200002dc 	.word	0x200002dc
 8007708:	200002d8 	.word	0x200002d8
 800770c:	200003ec 	.word	0x200003ec
 8007710:	200003e8 	.word	0x200003e8

08007714 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007714:	b480      	push	{r7}
 8007716:	b087      	sub	sp, #28
 8007718:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800771a:	4b2a      	ldr	r3, [pc, #168]	@ (80077c4 <vTaskSwitchContext+0xb0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007722:	4b29      	ldr	r3, [pc, #164]	@ (80077c8 <vTaskSwitchContext+0xb4>)
 8007724:	2201      	movs	r2, #1
 8007726:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007728:	e045      	b.n	80077b6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800772a:	4b27      	ldr	r3, [pc, #156]	@ (80077c8 <vTaskSwitchContext+0xb4>)
 800772c:	2200      	movs	r2, #0
 800772e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007730:	4b26      	ldr	r3, [pc, #152]	@ (80077cc <vTaskSwitchContext+0xb8>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	fab3 f383 	clz	r3, r3
 800773c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800773e:	7afb      	ldrb	r3, [r7, #11]
 8007740:	f1c3 031f 	rsb	r3, r3, #31
 8007744:	617b      	str	r3, [r7, #20]
 8007746:	4922      	ldr	r1, [pc, #136]	@ (80077d0 <vTaskSwitchContext+0xbc>)
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	440b      	add	r3, r1
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10b      	bne.n	8007772 <vTaskSwitchContext+0x5e>
	__asm volatile
 800775a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775e:	f383 8811 	msr	BASEPRI, r3
 8007762:	f3bf 8f6f 	isb	sy
 8007766:	f3bf 8f4f 	dsb	sy
 800776a:	607b      	str	r3, [r7, #4]
}
 800776c:	bf00      	nop
 800776e:	bf00      	nop
 8007770:	e7fd      	b.n	800776e <vTaskSwitchContext+0x5a>
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	4613      	mov	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	4413      	add	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	4a14      	ldr	r2, [pc, #80]	@ (80077d0 <vTaskSwitchContext+0xbc>)
 800777e:	4413      	add	r3, r2
 8007780:	613b      	str	r3, [r7, #16]
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	685a      	ldr	r2, [r3, #4]
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	605a      	str	r2, [r3, #4]
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	3308      	adds	r3, #8
 8007794:	429a      	cmp	r2, r3
 8007796:	d104      	bne.n	80077a2 <vTaskSwitchContext+0x8e>
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	605a      	str	r2, [r3, #4]
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	4a0a      	ldr	r2, [pc, #40]	@ (80077d4 <vTaskSwitchContext+0xc0>)
 80077aa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80077ac:	4b09      	ldr	r3, [pc, #36]	@ (80077d4 <vTaskSwitchContext+0xc0>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	334c      	adds	r3, #76	@ 0x4c
 80077b2:	4a09      	ldr	r2, [pc, #36]	@ (80077d8 <vTaskSwitchContext+0xc4>)
 80077b4:	6013      	str	r3, [r2, #0]
}
 80077b6:	bf00      	nop
 80077b8:	371c      	adds	r7, #28
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	20000400 	.word	0x20000400
 80077c8:	200003ec 	.word	0x200003ec
 80077cc:	200003e0 	.word	0x200003e0
 80077d0:	200002dc 	.word	0x200002dc
 80077d4:	200002d8 	.word	0x200002d8
 80077d8:	20000024 	.word	0x20000024

080077dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
 80077e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10b      	bne.n	8007804 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80077ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f0:	f383 8811 	msr	BASEPRI, r3
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	f3bf 8f4f 	dsb	sy
 80077fc:	60fb      	str	r3, [r7, #12]
}
 80077fe:	bf00      	nop
 8007800:	bf00      	nop
 8007802:	e7fd      	b.n	8007800 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007804:	4b07      	ldr	r3, [pc, #28]	@ (8007824 <vTaskPlaceOnEventList+0x48>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3318      	adds	r3, #24
 800780a:	4619      	mov	r1, r3
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f7fe fd8a 	bl	8006326 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007812:	2101      	movs	r1, #1
 8007814:	6838      	ldr	r0, [r7, #0]
 8007816:	f000 fb9b 	bl	8007f50 <prvAddCurrentTaskToDelayedList>
}
 800781a:	bf00      	nop
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop
 8007824:	200002d8 	.word	0x200002d8

08007828 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007828:	b580      	push	{r7, lr}
 800782a:	b086      	sub	sp, #24
 800782c:	af00      	add	r7, sp, #0
 800782e:	60f8      	str	r0, [r7, #12]
 8007830:	60b9      	str	r1, [r7, #8]
 8007832:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10b      	bne.n	8007852 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800783a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783e:	f383 8811 	msr	BASEPRI, r3
 8007842:	f3bf 8f6f 	isb	sy
 8007846:	f3bf 8f4f 	dsb	sy
 800784a:	617b      	str	r3, [r7, #20]
}
 800784c:	bf00      	nop
 800784e:	bf00      	nop
 8007850:	e7fd      	b.n	800784e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007852:	4b0a      	ldr	r3, [pc, #40]	@ (800787c <vTaskPlaceOnEventListRestricted+0x54>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3318      	adds	r3, #24
 8007858:	4619      	mov	r1, r3
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f7fe fd3f 	bl	80062de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d002      	beq.n	800786c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007866:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800786a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800786c:	6879      	ldr	r1, [r7, #4]
 800786e:	68b8      	ldr	r0, [r7, #8]
 8007870:	f000 fb6e 	bl	8007f50 <prvAddCurrentTaskToDelayedList>
	}
 8007874:	bf00      	nop
 8007876:	3718      	adds	r7, #24
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	200002d8 	.word	0x200002d8

08007880 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b086      	sub	sp, #24
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10b      	bne.n	80078ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789a:	f383 8811 	msr	BASEPRI, r3
 800789e:	f3bf 8f6f 	isb	sy
 80078a2:	f3bf 8f4f 	dsb	sy
 80078a6:	60fb      	str	r3, [r7, #12]
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	e7fd      	b.n	80078aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	3318      	adds	r3, #24
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe fd70 	bl	8006398 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078b8:	4b1d      	ldr	r3, [pc, #116]	@ (8007930 <xTaskRemoveFromEventList+0xb0>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d11c      	bne.n	80078fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	3304      	adds	r3, #4
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7fe fd67 	bl	8006398 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ce:	2201      	movs	r2, #1
 80078d0:	409a      	lsls	r2, r3
 80078d2:	4b18      	ldr	r3, [pc, #96]	@ (8007934 <xTaskRemoveFromEventList+0xb4>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	4a16      	ldr	r2, [pc, #88]	@ (8007934 <xTaskRemoveFromEventList+0xb4>)
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	4a13      	ldr	r2, [pc, #76]	@ (8007938 <xTaskRemoveFromEventList+0xb8>)
 80078ea:	441a      	add	r2, r3
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	3304      	adds	r3, #4
 80078f0:	4619      	mov	r1, r3
 80078f2:	4610      	mov	r0, r2
 80078f4:	f7fe fcf3 	bl	80062de <vListInsertEnd>
 80078f8:	e005      	b.n	8007906 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	3318      	adds	r3, #24
 80078fe:	4619      	mov	r1, r3
 8007900:	480e      	ldr	r0, [pc, #56]	@ (800793c <xTaskRemoveFromEventList+0xbc>)
 8007902:	f7fe fcec 	bl	80062de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800790a:	4b0d      	ldr	r3, [pc, #52]	@ (8007940 <xTaskRemoveFromEventList+0xc0>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007910:	429a      	cmp	r2, r3
 8007912:	d905      	bls.n	8007920 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007914:	2301      	movs	r3, #1
 8007916:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007918:	4b0a      	ldr	r3, [pc, #40]	@ (8007944 <xTaskRemoveFromEventList+0xc4>)
 800791a:	2201      	movs	r2, #1
 800791c:	601a      	str	r2, [r3, #0]
 800791e:	e001      	b.n	8007924 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007920:	2300      	movs	r3, #0
 8007922:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007924:	697b      	ldr	r3, [r7, #20]
}
 8007926:	4618      	mov	r0, r3
 8007928:	3718      	adds	r7, #24
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop
 8007930:	20000400 	.word	0x20000400
 8007934:	200003e0 	.word	0x200003e0
 8007938:	200002dc 	.word	0x200002dc
 800793c:	20000398 	.word	0x20000398
 8007940:	200002d8 	.word	0x200002d8
 8007944:	200003ec 	.word	0x200003ec

08007948 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007950:	4b06      	ldr	r3, [pc, #24]	@ (800796c <vTaskInternalSetTimeOutState+0x24>)
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007958:	4b05      	ldr	r3, [pc, #20]	@ (8007970 <vTaskInternalSetTimeOutState+0x28>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	605a      	str	r2, [r3, #4]
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr
 800796c:	200003f0 	.word	0x200003f0
 8007970:	200003dc 	.word	0x200003dc

08007974 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b088      	sub	sp, #32
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10b      	bne.n	800799c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	f383 8811 	msr	BASEPRI, r3
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	613b      	str	r3, [r7, #16]
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	e7fd      	b.n	8007998 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10b      	bne.n	80079ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	60fb      	str	r3, [r7, #12]
}
 80079b4:	bf00      	nop
 80079b6:	bf00      	nop
 80079b8:	e7fd      	b.n	80079b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80079ba:	f000 ffdd 	bl	8008978 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80079be:	4b1d      	ldr	r3, [pc, #116]	@ (8007a34 <xTaskCheckForTimeOut+0xc0>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079d6:	d102      	bne.n	80079de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079d8:	2300      	movs	r3, #0
 80079da:	61fb      	str	r3, [r7, #28]
 80079dc:	e023      	b.n	8007a26 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	4b15      	ldr	r3, [pc, #84]	@ (8007a38 <xTaskCheckForTimeOut+0xc4>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d007      	beq.n	80079fa <xTaskCheckForTimeOut+0x86>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	69ba      	ldr	r2, [r7, #24]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d302      	bcc.n	80079fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079f4:	2301      	movs	r3, #1
 80079f6:	61fb      	str	r3, [r7, #28]
 80079f8:	e015      	b.n	8007a26 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d20b      	bcs.n	8007a1c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	1ad2      	subs	r2, r2, r3
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff ff99 	bl	8007948 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007a16:	2300      	movs	r3, #0
 8007a18:	61fb      	str	r3, [r7, #28]
 8007a1a:	e004      	b.n	8007a26 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007a22:	2301      	movs	r3, #1
 8007a24:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007a26:	f000 ffd9 	bl	80089dc <vPortExitCritical>

	return xReturn;
 8007a2a:	69fb      	ldr	r3, [r7, #28]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3720      	adds	r7, #32
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	200003dc 	.word	0x200003dc
 8007a38:	200003f0 	.word	0x200003f0

08007a3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a40:	4b03      	ldr	r3, [pc, #12]	@ (8007a50 <vTaskMissedYield+0x14>)
 8007a42:	2201      	movs	r2, #1
 8007a44:	601a      	str	r2, [r3, #0]
}
 8007a46:	bf00      	nop
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	200003ec 	.word	0x200003ec

08007a54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a5c:	f000 f854 	bl	8007b08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a60:	4b07      	ldr	r3, [pc, #28]	@ (8007a80 <prvIdleTask+0x2c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d907      	bls.n	8007a78 <prvIdleTask+0x24>
			{
				taskYIELD();
 8007a68:	4b06      	ldr	r3, [pc, #24]	@ (8007a84 <prvIdleTask+0x30>)
 8007a6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a6e:	601a      	str	r2, [r3, #0]
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8007a78:	f7f8 ff08 	bl	800088c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8007a7c:	e7ee      	b.n	8007a5c <prvIdleTask+0x8>
 8007a7e:	bf00      	nop
 8007a80:	200002dc 	.word	0x200002dc
 8007a84:	e000ed04 	.word	0xe000ed04

08007a88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a8e:	2300      	movs	r3, #0
 8007a90:	607b      	str	r3, [r7, #4]
 8007a92:	e00c      	b.n	8007aae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	4613      	mov	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	4413      	add	r3, r2
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	4a12      	ldr	r2, [pc, #72]	@ (8007ae8 <prvInitialiseTaskLists+0x60>)
 8007aa0:	4413      	add	r3, r2
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7fe fbee 	bl	8006284 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	3301      	adds	r3, #1
 8007aac:	607b      	str	r3, [r7, #4]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2b06      	cmp	r3, #6
 8007ab2:	d9ef      	bls.n	8007a94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ab4:	480d      	ldr	r0, [pc, #52]	@ (8007aec <prvInitialiseTaskLists+0x64>)
 8007ab6:	f7fe fbe5 	bl	8006284 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007aba:	480d      	ldr	r0, [pc, #52]	@ (8007af0 <prvInitialiseTaskLists+0x68>)
 8007abc:	f7fe fbe2 	bl	8006284 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ac0:	480c      	ldr	r0, [pc, #48]	@ (8007af4 <prvInitialiseTaskLists+0x6c>)
 8007ac2:	f7fe fbdf 	bl	8006284 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ac6:	480c      	ldr	r0, [pc, #48]	@ (8007af8 <prvInitialiseTaskLists+0x70>)
 8007ac8:	f7fe fbdc 	bl	8006284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007acc:	480b      	ldr	r0, [pc, #44]	@ (8007afc <prvInitialiseTaskLists+0x74>)
 8007ace:	f7fe fbd9 	bl	8006284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8007b00 <prvInitialiseTaskLists+0x78>)
 8007ad4:	4a05      	ldr	r2, [pc, #20]	@ (8007aec <prvInitialiseTaskLists+0x64>)
 8007ad6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8007b04 <prvInitialiseTaskLists+0x7c>)
 8007ada:	4a05      	ldr	r2, [pc, #20]	@ (8007af0 <prvInitialiseTaskLists+0x68>)
 8007adc:	601a      	str	r2, [r3, #0]
}
 8007ade:	bf00      	nop
 8007ae0:	3708      	adds	r7, #8
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	200002dc 	.word	0x200002dc
 8007aec:	20000368 	.word	0x20000368
 8007af0:	2000037c 	.word	0x2000037c
 8007af4:	20000398 	.word	0x20000398
 8007af8:	200003ac 	.word	0x200003ac
 8007afc:	200003c4 	.word	0x200003c4
 8007b00:	20000390 	.word	0x20000390
 8007b04:	20000394 	.word	0x20000394

08007b08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b0e:	e019      	b.n	8007b44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b10:	f000 ff32 	bl	8008978 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b14:	4b10      	ldr	r3, [pc, #64]	@ (8007b58 <prvCheckTasksWaitingTermination+0x50>)
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3304      	adds	r3, #4
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7fe fc39 	bl	8006398 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b26:	4b0d      	ldr	r3, [pc, #52]	@ (8007b5c <prvCheckTasksWaitingTermination+0x54>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007b5c <prvCheckTasksWaitingTermination+0x54>)
 8007b2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b30:	4b0b      	ldr	r3, [pc, #44]	@ (8007b60 <prvCheckTasksWaitingTermination+0x58>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3b01      	subs	r3, #1
 8007b36:	4a0a      	ldr	r2, [pc, #40]	@ (8007b60 <prvCheckTasksWaitingTermination+0x58>)
 8007b38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b3a:	f000 ff4f 	bl	80089dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f810 	bl	8007b64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b44:	4b06      	ldr	r3, [pc, #24]	@ (8007b60 <prvCheckTasksWaitingTermination+0x58>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d1e1      	bne.n	8007b10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b4c:	bf00      	nop
 8007b4e:	bf00      	nop
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	200003ac 	.word	0x200003ac
 8007b5c:	200003d8 	.word	0x200003d8
 8007b60:	200003c0 	.word	0x200003c0

08007b64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	334c      	adds	r3, #76	@ 0x4c
 8007b70:	4618      	mov	r0, r3
 8007b72:	f001 fa19 	bl	8008fa8 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 f8ec 	bl	8008d58 <vPortFree>
			vPortFree( pxTCB );
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f001 f8e9 	bl	8008d58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b86:	bf00      	nop
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
	...

08007b90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b96:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc8 <prvResetNextTaskUnblockTime+0x38>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d104      	bne.n	8007baa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8007bcc <prvResetNextTaskUnblockTime+0x3c>)
 8007ba2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ba6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ba8:	e008      	b.n	8007bbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007baa:	4b07      	ldr	r3, [pc, #28]	@ (8007bc8 <prvResetNextTaskUnblockTime+0x38>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	4a04      	ldr	r2, [pc, #16]	@ (8007bcc <prvResetNextTaskUnblockTime+0x3c>)
 8007bba:	6013      	str	r3, [r2, #0]
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	20000390 	.word	0x20000390
 8007bcc:	200003f8 	.word	0x200003f8

08007bd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c04 <xTaskGetSchedulerState+0x34>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d102      	bne.n	8007be4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007bde:	2301      	movs	r3, #1
 8007be0:	607b      	str	r3, [r7, #4]
 8007be2:	e008      	b.n	8007bf6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007be4:	4b08      	ldr	r3, [pc, #32]	@ (8007c08 <xTaskGetSchedulerState+0x38>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d102      	bne.n	8007bf2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007bec:	2302      	movs	r3, #2
 8007bee:	607b      	str	r3, [r7, #4]
 8007bf0:	e001      	b.n	8007bf6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007bf6:	687b      	ldr	r3, [r7, #4]
	}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr
 8007c04:	200003e4 	.word	0x200003e4
 8007c08:	20000400 	.word	0x20000400

08007c0c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b084      	sub	sp, #16
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d05e      	beq.n	8007ce0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c26:	4b31      	ldr	r3, [pc, #196]	@ (8007cec <xTaskPriorityInherit+0xe0>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d24e      	bcs.n	8007cce <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	699b      	ldr	r3, [r3, #24]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	db06      	blt.n	8007c46 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c38:	4b2c      	ldr	r3, [pc, #176]	@ (8007cec <xTaskPriorityInherit+0xe0>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3e:	f1c3 0207 	rsb	r2, r3, #7
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	6959      	ldr	r1, [r3, #20]
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c4e:	4613      	mov	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	4a26      	ldr	r2, [pc, #152]	@ (8007cf0 <xTaskPriorityInherit+0xe4>)
 8007c58:	4413      	add	r3, r2
 8007c5a:	4299      	cmp	r1, r3
 8007c5c:	d12f      	bne.n	8007cbe <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	3304      	adds	r3, #4
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fe fb98 	bl	8006398 <uxListRemove>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10a      	bne.n	8007c84 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c72:	2201      	movs	r2, #1
 8007c74:	fa02 f303 	lsl.w	r3, r2, r3
 8007c78:	43da      	mvns	r2, r3
 8007c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8007cf4 <xTaskPriorityInherit+0xe8>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4013      	ands	r3, r2
 8007c80:	4a1c      	ldr	r2, [pc, #112]	@ (8007cf4 <xTaskPriorityInherit+0xe8>)
 8007c82:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c84:	4b19      	ldr	r3, [pc, #100]	@ (8007cec <xTaskPriorityInherit+0xe0>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c92:	2201      	movs	r2, #1
 8007c94:	409a      	lsls	r2, r3
 8007c96:	4b17      	ldr	r3, [pc, #92]	@ (8007cf4 <xTaskPriorityInherit+0xe8>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	4a15      	ldr	r2, [pc, #84]	@ (8007cf4 <xTaskPriorityInherit+0xe8>)
 8007c9e:	6013      	str	r3, [r2, #0]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	4a10      	ldr	r2, [pc, #64]	@ (8007cf0 <xTaskPriorityInherit+0xe4>)
 8007cae:	441a      	add	r2, r3
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	3304      	adds	r3, #4
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	f7fe fb11 	bl	80062de <vListInsertEnd>
 8007cbc:	e004      	b.n	8007cc8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8007cec <xTaskPriorityInherit+0xe0>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	60fb      	str	r3, [r7, #12]
 8007ccc:	e008      	b.n	8007ce0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cd2:	4b06      	ldr	r3, [pc, #24]	@ (8007cec <xTaskPriorityInherit+0xe0>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d201      	bcs.n	8007ce0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
	}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3710      	adds	r7, #16
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	200002d8 	.word	0x200002d8
 8007cf0:	200002dc 	.word	0x200002dc
 8007cf4:	200003e0 	.word	0x200003e0

08007cf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d070      	beq.n	8007df0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8007dfc <xTaskPriorityDisinherit+0x104>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d00b      	beq.n	8007d30 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	60fb      	str	r3, [r7, #12]
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	e7fd      	b.n	8007d2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10b      	bne.n	8007d50 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	60bb      	str	r3, [r7, #8]
}
 8007d4a:	bf00      	nop
 8007d4c:	bf00      	nop
 8007d4e:	e7fd      	b.n	8007d4c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d54:	1e5a      	subs	r2, r3, #1
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d044      	beq.n	8007df0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d140      	bne.n	8007df0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fe fb10 	bl	8006398 <uxListRemove>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d115      	bne.n	8007daa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d82:	491f      	ldr	r1, [pc, #124]	@ (8007e00 <xTaskPriorityDisinherit+0x108>)
 8007d84:	4613      	mov	r3, r2
 8007d86:	009b      	lsls	r3, r3, #2
 8007d88:	4413      	add	r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	440b      	add	r3, r1
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d10a      	bne.n	8007daa <xTaskPriorityDisinherit+0xb2>
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d98:	2201      	movs	r2, #1
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9e:	43da      	mvns	r2, r3
 8007da0:	4b18      	ldr	r3, [pc, #96]	@ (8007e04 <xTaskPriorityDisinherit+0x10c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4013      	ands	r3, r2
 8007da6:	4a17      	ldr	r2, [pc, #92]	@ (8007e04 <xTaskPriorityDisinherit+0x10c>)
 8007da8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db6:	f1c3 0207 	rsb	r2, r3, #7
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	409a      	lsls	r2, r3
 8007dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007e04 <xTaskPriorityDisinherit+0x10c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8007e04 <xTaskPriorityDisinherit+0x10c>)
 8007dce:	6013      	str	r3, [r2, #0]
 8007dd0:	693b      	ldr	r3, [r7, #16]
 8007dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd4:	4613      	mov	r3, r2
 8007dd6:	009b      	lsls	r3, r3, #2
 8007dd8:	4413      	add	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4a08      	ldr	r2, [pc, #32]	@ (8007e00 <xTaskPriorityDisinherit+0x108>)
 8007dde:	441a      	add	r2, r3
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	3304      	adds	r3, #4
 8007de4:	4619      	mov	r1, r3
 8007de6:	4610      	mov	r0, r2
 8007de8:	f7fe fa79 	bl	80062de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007dec:	2301      	movs	r3, #1
 8007dee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007df0:	697b      	ldr	r3, [r7, #20]
	}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3718      	adds	r7, #24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	200002d8 	.word	0x200002d8
 8007e00:	200002dc 	.word	0x200002dc
 8007e04:	200003e0 	.word	0x200003e0

08007e08 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b088      	sub	sp, #32
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007e16:	2301      	movs	r3, #1
 8007e18:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d079      	beq.n	8007f14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10b      	bne.n	8007e40 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	60fb      	str	r3, [r7, #12]
}
 8007e3a:	bf00      	nop
 8007e3c:	bf00      	nop
 8007e3e:	e7fd      	b.n	8007e3c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d902      	bls.n	8007e50 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	61fb      	str	r3, [r7, #28]
 8007e4e:	e002      	b.n	8007e56 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e54:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e56:	69bb      	ldr	r3, [r7, #24]
 8007e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	429a      	cmp	r2, r3
 8007e5e:	d059      	beq.n	8007f14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e64:	697a      	ldr	r2, [r7, #20]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d154      	bne.n	8007f14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8007f1c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	69ba      	ldr	r2, [r7, #24]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d10b      	bne.n	8007e8c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e78:	f383 8811 	msr	BASEPRI, r3
 8007e7c:	f3bf 8f6f 	isb	sy
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	60bb      	str	r3, [r7, #8]
}
 8007e86:	bf00      	nop
 8007e88:	bf00      	nop
 8007e8a:	e7fd      	b.n	8007e88 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e90:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e92:	69bb      	ldr	r3, [r7, #24]
 8007e94:	69fa      	ldr	r2, [r7, #28]
 8007e96:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	db04      	blt.n	8007eaa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	f1c3 0207 	rsb	r2, r3, #7
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007eaa:	69bb      	ldr	r3, [r7, #24]
 8007eac:	6959      	ldr	r1, [r3, #20]
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	4413      	add	r3, r2
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	4a19      	ldr	r2, [pc, #100]	@ (8007f20 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007eba:	4413      	add	r3, r2
 8007ebc:	4299      	cmp	r1, r3
 8007ebe:	d129      	bne.n	8007f14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ec0:	69bb      	ldr	r3, [r7, #24]
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7fe fa67 	bl	8006398 <uxListRemove>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d10a      	bne.n	8007ee6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007ed0:	69bb      	ldr	r3, [r7, #24]
 8007ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eda:	43da      	mvns	r2, r3
 8007edc:	4b11      	ldr	r3, [pc, #68]	@ (8007f24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	4a10      	ldr	r2, [pc, #64]	@ (8007f24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007ee4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eea:	2201      	movs	r2, #1
 8007eec:	409a      	lsls	r2, r3
 8007eee:	4b0d      	ldr	r3, [pc, #52]	@ (8007f24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	4a0b      	ldr	r2, [pc, #44]	@ (8007f24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007ef6:	6013      	str	r3, [r2, #0]
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007efc:	4613      	mov	r3, r2
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	4413      	add	r3, r2
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	4a06      	ldr	r2, [pc, #24]	@ (8007f20 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007f06:	441a      	add	r2, r3
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	3304      	adds	r3, #4
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	4610      	mov	r0, r2
 8007f10:	f7fe f9e5 	bl	80062de <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f14:	bf00      	nop
 8007f16:	3720      	adds	r7, #32
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	200002d8 	.word	0x200002d8
 8007f20:	200002dc 	.word	0x200002dc
 8007f24:	200003e0 	.word	0x200003e0

08007f28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007f28:	b480      	push	{r7}
 8007f2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007f2c:	4b07      	ldr	r3, [pc, #28]	@ (8007f4c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007f34:	4b05      	ldr	r3, [pc, #20]	@ (8007f4c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f3a:	3201      	adds	r2, #1
 8007f3c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8007f3e:	4b03      	ldr	r3, [pc, #12]	@ (8007f4c <pvTaskIncrementMutexHeldCount+0x24>)
 8007f40:	681b      	ldr	r3, [r3, #0]
	}
 8007f42:	4618      	mov	r0, r3
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr
 8007f4c:	200002d8 	.word	0x200002d8

08007f50 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f5a:	4b29      	ldr	r3, [pc, #164]	@ (8008000 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f60:	4b28      	ldr	r3, [pc, #160]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	3304      	adds	r3, #4
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7fe fa16 	bl	8006398 <uxListRemove>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10b      	bne.n	8007f8a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007f72:	4b24      	ldr	r3, [pc, #144]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f78:	2201      	movs	r2, #1
 8007f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7e:	43da      	mvns	r2, r3
 8007f80:	4b21      	ldr	r3, [pc, #132]	@ (8008008 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4013      	ands	r3, r2
 8007f86:	4a20      	ldr	r2, [pc, #128]	@ (8008008 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007f88:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f90:	d10a      	bne.n	8007fa8 <prvAddCurrentTaskToDelayedList+0x58>
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d007      	beq.n	8007fa8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f98:	4b1a      	ldr	r3, [pc, #104]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	481a      	ldr	r0, [pc, #104]	@ (800800c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007fa2:	f7fe f99c 	bl	80062de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007fa6:	e026      	b.n	8007ff6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	4413      	add	r3, r2
 8007fae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007fb0:	4b14      	ldr	r3, [pc, #80]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68ba      	ldr	r2, [r7, #8]
 8007fb6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007fb8:	68ba      	ldr	r2, [r7, #8]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d209      	bcs.n	8007fd4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fc0:	4b13      	ldr	r3, [pc, #76]	@ (8008010 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3304      	adds	r3, #4
 8007fca:	4619      	mov	r1, r3
 8007fcc:	4610      	mov	r0, r2
 8007fce:	f7fe f9aa 	bl	8006326 <vListInsert>
}
 8007fd2:	e010      	b.n	8007ff6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8008014 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	3304      	adds	r3, #4
 8007fde:	4619      	mov	r1, r3
 8007fe0:	4610      	mov	r0, r2
 8007fe2:	f7fe f9a0 	bl	8006326 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8008018 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d202      	bcs.n	8007ff6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ff0:	4a09      	ldr	r2, [pc, #36]	@ (8008018 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	6013      	str	r3, [r2, #0]
}
 8007ff6:	bf00      	nop
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	200003dc 	.word	0x200003dc
 8008004:	200002d8 	.word	0x200002d8
 8008008:	200003e0 	.word	0x200003e0
 800800c:	200003c4 	.word	0x200003c4
 8008010:	20000394 	.word	0x20000394
 8008014:	20000390 	.word	0x20000390
 8008018:	200003f8 	.word	0x200003f8

0800801c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8008022:	2300      	movs	r3, #0
 8008024:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008026:	f000 fb3f 	bl	80086a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800802a:	4b12      	ldr	r3, [pc, #72]	@ (8008074 <xTimerCreateTimerTask+0x58>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00b      	beq.n	800804a <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8008032:	4b11      	ldr	r3, [pc, #68]	@ (8008078 <xTimerCreateTimerTask+0x5c>)
 8008034:	9301      	str	r3, [sp, #4]
 8008036:	2302      	movs	r3, #2
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	2300      	movs	r3, #0
 800803c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008040:	490e      	ldr	r1, [pc, #56]	@ (800807c <xTimerCreateTimerTask+0x60>)
 8008042:	480f      	ldr	r0, [pc, #60]	@ (8008080 <xTimerCreateTimerTask+0x64>)
 8008044:	f7ff f83a 	bl	80070bc <xTaskCreate>
 8008048:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10b      	bne.n	8008068 <xTimerCreateTimerTask+0x4c>
	__asm volatile
 8008050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008054:	f383 8811 	msr	BASEPRI, r3
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	f3bf 8f4f 	dsb	sy
 8008060:	603b      	str	r3, [r7, #0]
}
 8008062:	bf00      	nop
 8008064:	bf00      	nop
 8008066:	e7fd      	b.n	8008064 <xTimerCreateTimerTask+0x48>
	return xReturn;
 8008068:	687b      	ldr	r3, [r7, #4]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	20000434 	.word	0x20000434
 8008078:	20000438 	.word	0x20000438
 800807c:	080091c8 	.word	0x080091c8
 8008080:	08008279 	.word	0x08008279

08008084 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008084:	b580      	push	{r7, lr}
 8008086:	b088      	sub	sp, #32
 8008088:	af02      	add	r7, sp, #8
 800808a:	60f8      	str	r0, [r7, #12]
 800808c:	60b9      	str	r1, [r7, #8]
 800808e:	607a      	str	r2, [r7, #4]
 8008090:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008092:	2028      	movs	r0, #40	@ 0x28
 8008094:	f000 fd92 	bl	8008bbc <pvPortMalloc>
 8008098:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00d      	beq.n	80080bc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	9301      	str	r3, [sp, #4]
 80080ac:	6a3b      	ldr	r3, [r7, #32]
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	68b9      	ldr	r1, [r7, #8]
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 f805 	bl	80080c6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80080bc:	697b      	ldr	r3, [r7, #20]
	}
 80080be:	4618      	mov	r0, r3
 80080c0:	3718      	adds	r7, #24
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80080c6:	b580      	push	{r7, lr}
 80080c8:	b086      	sub	sp, #24
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	60f8      	str	r0, [r7, #12]
 80080ce:	60b9      	str	r1, [r7, #8]
 80080d0:	607a      	str	r2, [r7, #4]
 80080d2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d10b      	bne.n	80080f2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80080da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080de:	f383 8811 	msr	BASEPRI, r3
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	f3bf 8f4f 	dsb	sy
 80080ea:	617b      	str	r3, [r7, #20]
}
 80080ec:	bf00      	nop
 80080ee:	bf00      	nop
 80080f0:	e7fd      	b.n	80080ee <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d01e      	beq.n	8008136 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80080f8:	f000 fad6 	bl	80086a8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80080fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008104:	68ba      	ldr	r2, [r7, #8]
 8008106:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810a:	683a      	ldr	r2, [r7, #0]
 800810c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800810e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008110:	6a3a      	ldr	r2, [r7, #32]
 8008112:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	3304      	adds	r3, #4
 8008118:	4618      	mov	r0, r3
 800811a:	f7fe f8d3 	bl	80062c4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d008      	beq.n	8008136 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008126:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800812a:	f043 0304 	orr.w	r3, r3, #4
 800812e:	b2da      	uxtb	r2, r3
 8008130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008136:	bf00      	nop
 8008138:	3718      	adds	r7, #24
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
	...

08008140 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b08a      	sub	sp, #40	@ 0x28
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	607a      	str	r2, [r7, #4]
 800814c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800814e:	2300      	movs	r3, #0
 8008150:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d10b      	bne.n	8008170 <xTimerGenericCommand+0x30>
	__asm volatile
 8008158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815c:	f383 8811 	msr	BASEPRI, r3
 8008160:	f3bf 8f6f 	isb	sy
 8008164:	f3bf 8f4f 	dsb	sy
 8008168:	623b      	str	r3, [r7, #32]
}
 800816a:	bf00      	nop
 800816c:	bf00      	nop
 800816e:	e7fd      	b.n	800816c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008170:	4b19      	ldr	r3, [pc, #100]	@ (80081d8 <xTimerGenericCommand+0x98>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d02a      	beq.n	80081ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2b05      	cmp	r3, #5
 8008188:	dc18      	bgt.n	80081bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800818a:	f7ff fd21 	bl	8007bd0 <xTaskGetSchedulerState>
 800818e:	4603      	mov	r3, r0
 8008190:	2b02      	cmp	r3, #2
 8008192:	d109      	bne.n	80081a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008194:	4b10      	ldr	r3, [pc, #64]	@ (80081d8 <xTimerGenericCommand+0x98>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	f107 0114 	add.w	r1, r7, #20
 800819c:	2300      	movs	r3, #0
 800819e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a0:	f7fe f9e4 	bl	800656c <xQueueGenericSend>
 80081a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80081a6:	e012      	b.n	80081ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80081a8:	4b0b      	ldr	r3, [pc, #44]	@ (80081d8 <xTimerGenericCommand+0x98>)
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	f107 0114 	add.w	r1, r7, #20
 80081b0:	2300      	movs	r3, #0
 80081b2:	2200      	movs	r2, #0
 80081b4:	f7fe f9da 	bl	800656c <xQueueGenericSend>
 80081b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80081ba:	e008      	b.n	80081ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081bc:	4b06      	ldr	r3, [pc, #24]	@ (80081d8 <xTimerGenericCommand+0x98>)
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	f107 0114 	add.w	r1, r7, #20
 80081c4:	2300      	movs	r3, #0
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	f7fe fad2 	bl	8006770 <xQueueGenericSendFromISR>
 80081cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3728      	adds	r7, #40	@ 0x28
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	20000434 	.word	0x20000434

080081dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b088      	sub	sp, #32
 80081e0:	af02      	add	r7, sp, #8
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081e6:	4b23      	ldr	r3, [pc, #140]	@ (8008274 <prvProcessExpiredTimer+0x98>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	3304      	adds	r3, #4
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7fe f8cf 	bl	8006398 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008200:	f003 0304 	and.w	r3, r3, #4
 8008204:	2b00      	cmp	r3, #0
 8008206:	d023      	beq.n	8008250 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	699a      	ldr	r2, [r3, #24]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	18d1      	adds	r1, r2, r3
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	683a      	ldr	r2, [r7, #0]
 8008214:	6978      	ldr	r0, [r7, #20]
 8008216:	f000 f8d5 	bl	80083c4 <prvInsertTimerInActiveList>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d020      	beq.n	8008262 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008220:	2300      	movs	r3, #0
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	2300      	movs	r3, #0
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	2100      	movs	r1, #0
 800822a:	6978      	ldr	r0, [r7, #20]
 800822c:	f7ff ff88 	bl	8008140 <xTimerGenericCommand>
 8008230:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d114      	bne.n	8008262 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008238:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823c:	f383 8811 	msr	BASEPRI, r3
 8008240:	f3bf 8f6f 	isb	sy
 8008244:	f3bf 8f4f 	dsb	sy
 8008248:	60fb      	str	r3, [r7, #12]
}
 800824a:	bf00      	nop
 800824c:	bf00      	nop
 800824e:	e7fd      	b.n	800824c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008256:	f023 0301 	bic.w	r3, r3, #1
 800825a:	b2da      	uxtb	r2, r3
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	6978      	ldr	r0, [r7, #20]
 8008268:	4798      	blx	r3
}
 800826a:	bf00      	nop
 800826c:	3718      	adds	r7, #24
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
 8008272:	bf00      	nop
 8008274:	2000042c 	.word	0x2000042c

08008278 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008280:	f107 0308 	add.w	r3, r7, #8
 8008284:	4618      	mov	r0, r3
 8008286:	f000 f859 	bl	800833c <prvGetNextExpireTime>
 800828a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	4619      	mov	r1, r3
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 f805 	bl	80082a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008296:	f000 f8d7 	bl	8008448 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800829a:	bf00      	nop
 800829c:	e7f0      	b.n	8008280 <prvTimerTask+0x8>
	...

080082a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80082aa:	f7ff f8ab 	bl	8007404 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80082ae:	f107 0308 	add.w	r3, r7, #8
 80082b2:	4618      	mov	r0, r3
 80082b4:	f000 f866 	bl	8008384 <prvSampleTimeNow>
 80082b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d130      	bne.n	8008322 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10a      	bne.n	80082dc <prvProcessTimerOrBlockTask+0x3c>
 80082c6:	687a      	ldr	r2, [r7, #4]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d806      	bhi.n	80082dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082ce:	f7ff f8a7 	bl	8007420 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082d2:	68f9      	ldr	r1, [r7, #12]
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7ff ff81 	bl	80081dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082da:	e024      	b.n	8008326 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d008      	beq.n	80082f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082e2:	4b13      	ldr	r3, [pc, #76]	@ (8008330 <prvProcessTimerOrBlockTask+0x90>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <prvProcessTimerOrBlockTask+0x50>
 80082ec:	2301      	movs	r3, #1
 80082ee:	e000      	b.n	80082f2 <prvProcessTimerOrBlockTask+0x52>
 80082f0:	2300      	movs	r3, #0
 80082f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008334 <prvProcessTimerOrBlockTask+0x94>)
 80082f6:	6818      	ldr	r0, [r3, #0]
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	4619      	mov	r1, r3
 8008302:	f7fe fea7 	bl	8007054 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008306:	f7ff f88b 	bl	8007420 <xTaskResumeAll>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10a      	bne.n	8008326 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008310:	4b09      	ldr	r3, [pc, #36]	@ (8008338 <prvProcessTimerOrBlockTask+0x98>)
 8008312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008316:	601a      	str	r2, [r3, #0]
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
}
 8008320:	e001      	b.n	8008326 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008322:	f7ff f87d 	bl	8007420 <xTaskResumeAll>
}
 8008326:	bf00      	nop
 8008328:	3710      	adds	r7, #16
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	bf00      	nop
 8008330:	20000430 	.word	0x20000430
 8008334:	20000434 	.word	0x20000434
 8008338:	e000ed04 	.word	0xe000ed04

0800833c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008344:	4b0e      	ldr	r3, [pc, #56]	@ (8008380 <prvGetNextExpireTime+0x44>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d101      	bne.n	8008352 <prvGetNextExpireTime+0x16>
 800834e:	2201      	movs	r2, #1
 8008350:	e000      	b.n	8008354 <prvGetNextExpireTime+0x18>
 8008352:	2200      	movs	r2, #0
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d105      	bne.n	800836c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008360:	4b07      	ldr	r3, [pc, #28]	@ (8008380 <prvGetNextExpireTime+0x44>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	60fb      	str	r3, [r7, #12]
 800836a:	e001      	b.n	8008370 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800836c:	2300      	movs	r3, #0
 800836e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008370:	68fb      	ldr	r3, [r7, #12]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	2000042c 	.word	0x2000042c

08008384 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b084      	sub	sp, #16
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800838c:	f7ff f8e6 	bl	800755c <xTaskGetTickCount>
 8008390:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008392:	4b0b      	ldr	r3, [pc, #44]	@ (80083c0 <prvSampleTimeNow+0x3c>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	429a      	cmp	r2, r3
 800839a:	d205      	bcs.n	80083a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800839c:	f000 f91e 	bl	80085dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	601a      	str	r2, [r3, #0]
 80083a6:	e002      	b.n	80083ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80083ae:	4a04      	ldr	r2, [pc, #16]	@ (80083c0 <prvSampleTimeNow+0x3c>)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083b4:	68fb      	ldr	r3, [r7, #12]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	2000043c 	.word	0x2000043c

080083c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	607a      	str	r2, [r7, #4]
 80083d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083d2:	2300      	movs	r3, #0
 80083d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	68fa      	ldr	r2, [r7, #12]
 80083e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083e2:	68ba      	ldr	r2, [r7, #8]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d812      	bhi.n	8008410 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	1ad2      	subs	r2, r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	699b      	ldr	r3, [r3, #24]
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d302      	bcc.n	80083fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083f8:	2301      	movs	r3, #1
 80083fa:	617b      	str	r3, [r7, #20]
 80083fc:	e01b      	b.n	8008436 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083fe:	4b10      	ldr	r3, [pc, #64]	@ (8008440 <prvInsertTimerInActiveList+0x7c>)
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	3304      	adds	r3, #4
 8008406:	4619      	mov	r1, r3
 8008408:	4610      	mov	r0, r2
 800840a:	f7fd ff8c 	bl	8006326 <vListInsert>
 800840e:	e012      	b.n	8008436 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	429a      	cmp	r2, r3
 8008416:	d206      	bcs.n	8008426 <prvInsertTimerInActiveList+0x62>
 8008418:	68ba      	ldr	r2, [r7, #8]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	429a      	cmp	r2, r3
 800841e:	d302      	bcc.n	8008426 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008420:	2301      	movs	r3, #1
 8008422:	617b      	str	r3, [r7, #20]
 8008424:	e007      	b.n	8008436 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008426:	4b07      	ldr	r3, [pc, #28]	@ (8008444 <prvInsertTimerInActiveList+0x80>)
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	3304      	adds	r3, #4
 800842e:	4619      	mov	r1, r3
 8008430:	4610      	mov	r0, r2
 8008432:	f7fd ff78 	bl	8006326 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008436:	697b      	ldr	r3, [r7, #20]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3718      	adds	r7, #24
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20000430 	.word	0x20000430
 8008444:	2000042c 	.word	0x2000042c

08008448 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b08c      	sub	sp, #48	@ 0x30
 800844c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800844e:	e0b2      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	2b00      	cmp	r3, #0
 8008454:	f2c0 80af 	blt.w	80085b6 <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800845c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845e:	695b      	ldr	r3, [r3, #20]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d004      	beq.n	800846e <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008466:	3304      	adds	r3, #4
 8008468:	4618      	mov	r0, r3
 800846a:	f7fd ff95 	bl	8006398 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800846e:	1d3b      	adds	r3, r7, #4
 8008470:	4618      	mov	r0, r3
 8008472:	f7ff ff87 	bl	8008384 <prvSampleTimeNow>
 8008476:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	2b09      	cmp	r3, #9
 800847c:	f200 8098 	bhi.w	80085b0 <prvProcessReceivedCommands+0x168>
 8008480:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <prvProcessReceivedCommands+0x40>)
 8008482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008486:	bf00      	nop
 8008488:	080084b1 	.word	0x080084b1
 800848c:	080084b1 	.word	0x080084b1
 8008490:	080084b1 	.word	0x080084b1
 8008494:	08008527 	.word	0x08008527
 8008498:	0800853b 	.word	0x0800853b
 800849c:	08008587 	.word	0x08008587
 80084a0:	080084b1 	.word	0x080084b1
 80084a4:	080084b1 	.word	0x080084b1
 80084a8:	08008527 	.word	0x08008527
 80084ac:	0800853b 	.word	0x0800853b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80084b6:	f043 0301 	orr.w	r3, r3, #1
 80084ba:	b2da      	uxtb	r2, r3
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c6:	699b      	ldr	r3, [r3, #24]
 80084c8:	18d1      	adds	r1, r2, r3
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6a3a      	ldr	r2, [r7, #32]
 80084ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80084d0:	f7ff ff78 	bl	80083c4 <prvInsertTimerInActiveList>
 80084d4:	4603      	mov	r3, r0
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d06c      	beq.n	80085b4 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084dc:	6a1b      	ldr	r3, [r3, #32]
 80084de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80084e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80084e8:	f003 0304 	and.w	r3, r3, #4
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d061      	beq.n	80085b4 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f4:	699b      	ldr	r3, [r3, #24]
 80084f6:	441a      	add	r2, r3
 80084f8:	2300      	movs	r3, #0
 80084fa:	9300      	str	r3, [sp, #0]
 80084fc:	2300      	movs	r3, #0
 80084fe:	2100      	movs	r1, #0
 8008500:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008502:	f7ff fe1d 	bl	8008140 <xTimerGenericCommand>
 8008506:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8008508:	69fb      	ldr	r3, [r7, #28]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d152      	bne.n	80085b4 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800850e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008512:	f383 8811 	msr	BASEPRI, r3
 8008516:	f3bf 8f6f 	isb	sy
 800851a:	f3bf 8f4f 	dsb	sy
 800851e:	61bb      	str	r3, [r7, #24]
}
 8008520:	bf00      	nop
 8008522:	bf00      	nop
 8008524:	e7fd      	b.n	8008522 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800852c:	f023 0301 	bic.w	r3, r3, #1
 8008530:	b2da      	uxtb	r2, r3
 8008532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008534:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8008538:	e03d      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800853a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008540:	f043 0301 	orr.w	r3, r3, #1
 8008544:	b2da      	uxtb	r2, r3
 8008546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008550:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d10b      	bne.n	8008572 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800855a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	617b      	str	r3, [r7, #20]
}
 800856c:	bf00      	nop
 800856e:	bf00      	nop
 8008570:	e7fd      	b.n	800856e <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	699a      	ldr	r2, [r3, #24]
 8008576:	6a3b      	ldr	r3, [r7, #32]
 8008578:	18d1      	adds	r1, r2, r3
 800857a:	6a3b      	ldr	r3, [r7, #32]
 800857c:	6a3a      	ldr	r2, [r7, #32]
 800857e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008580:	f7ff ff20 	bl	80083c4 <prvInsertTimerInActiveList>
					break;
 8008584:	e017      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008588:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800858c:	f003 0302 	and.w	r3, r3, #2
 8008590:	2b00      	cmp	r3, #0
 8008592:	d103      	bne.n	800859c <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8008594:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008596:	f000 fbdf 	bl	8008d58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800859a:	e00c      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800859c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80085a2:	f023 0301 	bic.w	r3, r3, #1
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 80085ae:	e002      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 80085b0:	bf00      	nop
 80085b2:	e000      	b.n	80085b6 <prvProcessReceivedCommands+0x16e>
					break;
 80085b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085b6:	4b08      	ldr	r3, [pc, #32]	@ (80085d8 <prvProcessReceivedCommands+0x190>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f107 0108 	add.w	r1, r7, #8
 80085be:	2200      	movs	r2, #0
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7fe fa03 	bl	80069cc <xQueueReceive>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	f47f af41 	bne.w	8008450 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80085ce:	bf00      	nop
 80085d0:	bf00      	nop
 80085d2:	3728      	adds	r7, #40	@ 0x28
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	20000434 	.word	0x20000434

080085dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b088      	sub	sp, #32
 80085e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085e2:	e049      	b.n	8008678 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085e4:	4b2e      	ldr	r3, [pc, #184]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085ee:	4b2c      	ldr	r3, [pc, #176]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68db      	ldr	r3, [r3, #12]
 80085f4:	68db      	ldr	r3, [r3, #12]
 80085f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	3304      	adds	r3, #4
 80085fc:	4618      	mov	r0, r3
 80085fe:	f7fd fecb 	bl	8006398 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6a1b      	ldr	r3, [r3, #32]
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008610:	f003 0304 	and.w	r3, r3, #4
 8008614:	2b00      	cmp	r3, #0
 8008616:	d02f      	beq.n	8008678 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	699b      	ldr	r3, [r3, #24]
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	4413      	add	r3, r2
 8008620:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008622:	68ba      	ldr	r2, [r7, #8]
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	429a      	cmp	r2, r3
 8008628:	d90e      	bls.n	8008648 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	68ba      	ldr	r2, [r7, #8]
 800862e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008636:	4b1a      	ldr	r3, [pc, #104]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	3304      	adds	r3, #4
 800863e:	4619      	mov	r1, r3
 8008640:	4610      	mov	r0, r2
 8008642:	f7fd fe70 	bl	8006326 <vListInsert>
 8008646:	e017      	b.n	8008678 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008648:	2300      	movs	r3, #0
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	2300      	movs	r3, #0
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	2100      	movs	r1, #0
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f7ff fd74 	bl	8008140 <xTimerGenericCommand>
 8008658:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d10b      	bne.n	8008678 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	603b      	str	r3, [r7, #0]
}
 8008672:	bf00      	nop
 8008674:	bf00      	nop
 8008676:	e7fd      	b.n	8008674 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008678:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1b0      	bne.n	80085e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008682:	4b07      	ldr	r3, [pc, #28]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008688:	4b06      	ldr	r3, [pc, #24]	@ (80086a4 <prvSwitchTimerLists+0xc8>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a04      	ldr	r2, [pc, #16]	@ (80086a0 <prvSwitchTimerLists+0xc4>)
 800868e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008690:	4a04      	ldr	r2, [pc, #16]	@ (80086a4 <prvSwitchTimerLists+0xc8>)
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	6013      	str	r3, [r2, #0]
}
 8008696:	bf00      	nop
 8008698:	3718      	adds	r7, #24
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	2000042c 	.word	0x2000042c
 80086a4:	20000430 	.word	0x20000430

080086a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80086ac:	f000 f964 	bl	8008978 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80086b0:	4b12      	ldr	r3, [pc, #72]	@ (80086fc <prvCheckForValidListAndQueue+0x54>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d11d      	bne.n	80086f4 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80086b8:	4811      	ldr	r0, [pc, #68]	@ (8008700 <prvCheckForValidListAndQueue+0x58>)
 80086ba:	f7fd fde3 	bl	8006284 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086be:	4811      	ldr	r0, [pc, #68]	@ (8008704 <prvCheckForValidListAndQueue+0x5c>)
 80086c0:	f7fd fde0 	bl	8006284 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086c4:	4b10      	ldr	r3, [pc, #64]	@ (8008708 <prvCheckForValidListAndQueue+0x60>)
 80086c6:	4a0e      	ldr	r2, [pc, #56]	@ (8008700 <prvCheckForValidListAndQueue+0x58>)
 80086c8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086ca:	4b10      	ldr	r3, [pc, #64]	@ (800870c <prvCheckForValidListAndQueue+0x64>)
 80086cc:	4a0d      	ldr	r2, [pc, #52]	@ (8008704 <prvCheckForValidListAndQueue+0x5c>)
 80086ce:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80086d0:	2200      	movs	r2, #0
 80086d2:	210c      	movs	r1, #12
 80086d4:	200a      	movs	r0, #10
 80086d6:	f7fd fef3 	bl	80064c0 <xQueueGenericCreate>
 80086da:	4603      	mov	r3, r0
 80086dc:	4a07      	ldr	r2, [pc, #28]	@ (80086fc <prvCheckForValidListAndQueue+0x54>)
 80086de:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80086e0:	4b06      	ldr	r3, [pc, #24]	@ (80086fc <prvCheckForValidListAndQueue+0x54>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d005      	beq.n	80086f4 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80086e8:	4b04      	ldr	r3, [pc, #16]	@ (80086fc <prvCheckForValidListAndQueue+0x54>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4908      	ldr	r1, [pc, #32]	@ (8008710 <prvCheckForValidListAndQueue+0x68>)
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe fc86 	bl	8007000 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80086f4:	f000 f972 	bl	80089dc <vPortExitCritical>
}
 80086f8:	bf00      	nop
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	20000434 	.word	0x20000434
 8008700:	20000404 	.word	0x20000404
 8008704:	20000418 	.word	0x20000418
 8008708:	2000042c 	.word	0x2000042c
 800870c:	20000430 	.word	0x20000430
 8008710:	080091d0 	.word	0x080091d0

08008714 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	3b04      	subs	r3, #4
 8008724:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800872c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	3b04      	subs	r3, #4
 8008732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	f023 0201 	bic.w	r2, r3, #1
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	3b04      	subs	r3, #4
 8008742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008744:	4a0c      	ldr	r2, [pc, #48]	@ (8008778 <pxPortInitialiseStack+0x64>)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	3b14      	subs	r3, #20
 800874e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3b04      	subs	r3, #4
 800875a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f06f 0202 	mvn.w	r2, #2
 8008762:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	3b20      	subs	r3, #32
 8008768:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800876a:	68fb      	ldr	r3, [r7, #12]
}
 800876c:	4618      	mov	r0, r3
 800876e:	3714      	adds	r7, #20
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr
 8008778:	0800877d 	.word	0x0800877d

0800877c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800877c:	b480      	push	{r7}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008782:	2300      	movs	r3, #0
 8008784:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008786:	4b13      	ldr	r3, [pc, #76]	@ (80087d4 <prvTaskExitError+0x58>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800878e:	d00b      	beq.n	80087a8 <prvTaskExitError+0x2c>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	60fb      	str	r3, [r7, #12]
}
 80087a2:	bf00      	nop
 80087a4:	bf00      	nop
 80087a6:	e7fd      	b.n	80087a4 <prvTaskExitError+0x28>
	__asm volatile
 80087a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ac:	f383 8811 	msr	BASEPRI, r3
 80087b0:	f3bf 8f6f 	isb	sy
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	60bb      	str	r3, [r7, #8]
}
 80087ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087bc:	bf00      	nop
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d0fc      	beq.n	80087be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	20000020 	.word	0x20000020
	...

080087e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80087e0:	4b07      	ldr	r3, [pc, #28]	@ (8008800 <pxCurrentTCBConst2>)
 80087e2:	6819      	ldr	r1, [r3, #0]
 80087e4:	6808      	ldr	r0, [r1, #0]
 80087e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ea:	f380 8809 	msr	PSP, r0
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f04f 0000 	mov.w	r0, #0
 80087f6:	f380 8811 	msr	BASEPRI, r0
 80087fa:	4770      	bx	lr
 80087fc:	f3af 8000 	nop.w

08008800 <pxCurrentTCBConst2>:
 8008800:	200002d8 	.word	0x200002d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008804:	bf00      	nop
 8008806:	bf00      	nop

08008808 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008808:	4808      	ldr	r0, [pc, #32]	@ (800882c <prvPortStartFirstTask+0x24>)
 800880a:	6800      	ldr	r0, [r0, #0]
 800880c:	6800      	ldr	r0, [r0, #0]
 800880e:	f380 8808 	msr	MSP, r0
 8008812:	f04f 0000 	mov.w	r0, #0
 8008816:	f380 8814 	msr	CONTROL, r0
 800881a:	b662      	cpsie	i
 800881c:	b661      	cpsie	f
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	df00      	svc	0
 8008828:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800882a:	bf00      	nop
 800882c:	e000ed08 	.word	0xe000ed08

08008830 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b086      	sub	sp, #24
 8008834:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008836:	4b47      	ldr	r3, [pc, #284]	@ (8008954 <xPortStartScheduler+0x124>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a47      	ldr	r2, [pc, #284]	@ (8008958 <xPortStartScheduler+0x128>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d10b      	bne.n	8008858 <xPortStartScheduler+0x28>
	__asm volatile
 8008840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008844:	f383 8811 	msr	BASEPRI, r3
 8008848:	f3bf 8f6f 	isb	sy
 800884c:	f3bf 8f4f 	dsb	sy
 8008850:	60fb      	str	r3, [r7, #12]
}
 8008852:	bf00      	nop
 8008854:	bf00      	nop
 8008856:	e7fd      	b.n	8008854 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008858:	4b3e      	ldr	r3, [pc, #248]	@ (8008954 <xPortStartScheduler+0x124>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a3f      	ldr	r2, [pc, #252]	@ (800895c <xPortStartScheduler+0x12c>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d10b      	bne.n	800887a <xPortStartScheduler+0x4a>
	__asm volatile
 8008862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008866:	f383 8811 	msr	BASEPRI, r3
 800886a:	f3bf 8f6f 	isb	sy
 800886e:	f3bf 8f4f 	dsb	sy
 8008872:	613b      	str	r3, [r7, #16]
}
 8008874:	bf00      	nop
 8008876:	bf00      	nop
 8008878:	e7fd      	b.n	8008876 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800887a:	4b39      	ldr	r3, [pc, #228]	@ (8008960 <xPortStartScheduler+0x130>)
 800887c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	b2db      	uxtb	r3, r3
 8008884:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	22ff      	movs	r2, #255	@ 0xff
 800888a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	781b      	ldrb	r3, [r3, #0]
 8008890:	b2db      	uxtb	r3, r3
 8008892:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008894:	78fb      	ldrb	r3, [r7, #3]
 8008896:	b2db      	uxtb	r3, r3
 8008898:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800889c:	b2da      	uxtb	r2, r3
 800889e:	4b31      	ldr	r3, [pc, #196]	@ (8008964 <xPortStartScheduler+0x134>)
 80088a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088a2:	4b31      	ldr	r3, [pc, #196]	@ (8008968 <xPortStartScheduler+0x138>)
 80088a4:	2207      	movs	r2, #7
 80088a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088a8:	e009      	b.n	80088be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80088aa:	4b2f      	ldr	r3, [pc, #188]	@ (8008968 <xPortStartScheduler+0x138>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	3b01      	subs	r3, #1
 80088b0:	4a2d      	ldr	r2, [pc, #180]	@ (8008968 <xPortStartScheduler+0x138>)
 80088b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088b4:	78fb      	ldrb	r3, [r7, #3]
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	005b      	lsls	r3, r3, #1
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	b2db      	uxtb	r3, r3
 80088c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088c6:	2b80      	cmp	r3, #128	@ 0x80
 80088c8:	d0ef      	beq.n	80088aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088ca:	4b27      	ldr	r3, [pc, #156]	@ (8008968 <xPortStartScheduler+0x138>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f1c3 0307 	rsb	r3, r3, #7
 80088d2:	2b04      	cmp	r3, #4
 80088d4:	d00b      	beq.n	80088ee <xPortStartScheduler+0xbe>
	__asm volatile
 80088d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088da:	f383 8811 	msr	BASEPRI, r3
 80088de:	f3bf 8f6f 	isb	sy
 80088e2:	f3bf 8f4f 	dsb	sy
 80088e6:	60bb      	str	r3, [r7, #8]
}
 80088e8:	bf00      	nop
 80088ea:	bf00      	nop
 80088ec:	e7fd      	b.n	80088ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80088ee:	4b1e      	ldr	r3, [pc, #120]	@ (8008968 <xPortStartScheduler+0x138>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	021b      	lsls	r3, r3, #8
 80088f4:	4a1c      	ldr	r2, [pc, #112]	@ (8008968 <xPortStartScheduler+0x138>)
 80088f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80088f8:	4b1b      	ldr	r3, [pc, #108]	@ (8008968 <xPortStartScheduler+0x138>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008900:	4a19      	ldr	r2, [pc, #100]	@ (8008968 <xPortStartScheduler+0x138>)
 8008902:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	b2da      	uxtb	r2, r3
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800890c:	4b17      	ldr	r3, [pc, #92]	@ (800896c <xPortStartScheduler+0x13c>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a16      	ldr	r2, [pc, #88]	@ (800896c <xPortStartScheduler+0x13c>)
 8008912:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008916:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008918:	4b14      	ldr	r3, [pc, #80]	@ (800896c <xPortStartScheduler+0x13c>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a13      	ldr	r2, [pc, #76]	@ (800896c <xPortStartScheduler+0x13c>)
 800891e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008922:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008924:	f000 f8da 	bl	8008adc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008928:	4b11      	ldr	r3, [pc, #68]	@ (8008970 <xPortStartScheduler+0x140>)
 800892a:	2200      	movs	r2, #0
 800892c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800892e:	f000 f8f9 	bl	8008b24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008932:	4b10      	ldr	r3, [pc, #64]	@ (8008974 <xPortStartScheduler+0x144>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a0f      	ldr	r2, [pc, #60]	@ (8008974 <xPortStartScheduler+0x144>)
 8008938:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800893c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800893e:	f7ff ff63 	bl	8008808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008942:	f7fe fee7 	bl	8007714 <vTaskSwitchContext>
	prvTaskExitError();
 8008946:	f7ff ff19 	bl	800877c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800894a:	2300      	movs	r3, #0
}
 800894c:	4618      	mov	r0, r3
 800894e:	3718      	adds	r7, #24
 8008950:	46bd      	mov	sp, r7
 8008952:	bd80      	pop	{r7, pc}
 8008954:	e000ed00 	.word	0xe000ed00
 8008958:	410fc271 	.word	0x410fc271
 800895c:	410fc270 	.word	0x410fc270
 8008960:	e000e400 	.word	0xe000e400
 8008964:	20000440 	.word	0x20000440
 8008968:	20000444 	.word	0x20000444
 800896c:	e000ed20 	.word	0xe000ed20
 8008970:	20000020 	.word	0x20000020
 8008974:	e000ef34 	.word	0xe000ef34

08008978 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
	__asm volatile
 800897e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008982:	f383 8811 	msr	BASEPRI, r3
 8008986:	f3bf 8f6f 	isb	sy
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	607b      	str	r3, [r7, #4]
}
 8008990:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008992:	4b10      	ldr	r3, [pc, #64]	@ (80089d4 <vPortEnterCritical+0x5c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3301      	adds	r3, #1
 8008998:	4a0e      	ldr	r2, [pc, #56]	@ (80089d4 <vPortEnterCritical+0x5c>)
 800899a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800899c:	4b0d      	ldr	r3, [pc, #52]	@ (80089d4 <vPortEnterCritical+0x5c>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d110      	bne.n	80089c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089a4:	4b0c      	ldr	r3, [pc, #48]	@ (80089d8 <vPortEnterCritical+0x60>)
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	b2db      	uxtb	r3, r3
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00b      	beq.n	80089c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	603b      	str	r3, [r7, #0]
}
 80089c0:	bf00      	nop
 80089c2:	bf00      	nop
 80089c4:	e7fd      	b.n	80089c2 <vPortEnterCritical+0x4a>
	}
}
 80089c6:	bf00      	nop
 80089c8:	370c      	adds	r7, #12
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr
 80089d2:	bf00      	nop
 80089d4:	20000020 	.word	0x20000020
 80089d8:	e000ed04 	.word	0xe000ed04

080089dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80089e2:	4b12      	ldr	r3, [pc, #72]	@ (8008a2c <vPortExitCritical+0x50>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10b      	bne.n	8008a02 <vPortExitCritical+0x26>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ee:	f383 8811 	msr	BASEPRI, r3
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	607b      	str	r3, [r7, #4]
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a02:	4b0a      	ldr	r3, [pc, #40]	@ (8008a2c <vPortExitCritical+0x50>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	3b01      	subs	r3, #1
 8008a08:	4a08      	ldr	r2, [pc, #32]	@ (8008a2c <vPortExitCritical+0x50>)
 8008a0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a0c:	4b07      	ldr	r3, [pc, #28]	@ (8008a2c <vPortExitCritical+0x50>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d105      	bne.n	8008a20 <vPortExitCritical+0x44>
 8008a14:	2300      	movs	r3, #0
 8008a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	f383 8811 	msr	BASEPRI, r3
}
 8008a1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a20:	bf00      	nop
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr
 8008a2c:	20000020 	.word	0x20000020

08008a30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a30:	f3ef 8009 	mrs	r0, PSP
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	4b15      	ldr	r3, [pc, #84]	@ (8008a90 <pxCurrentTCBConst>)
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	f01e 0f10 	tst.w	lr, #16
 8008a40:	bf08      	it	eq
 8008a42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a4a:	6010      	str	r0, [r2, #0]
 8008a4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008a54:	f380 8811 	msr	BASEPRI, r0
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f7fe fe58 	bl	8007714 <vTaskSwitchContext>
 8008a64:	f04f 0000 	mov.w	r0, #0
 8008a68:	f380 8811 	msr	BASEPRI, r0
 8008a6c:	bc09      	pop	{r0, r3}
 8008a6e:	6819      	ldr	r1, [r3, #0]
 8008a70:	6808      	ldr	r0, [r1, #0]
 8008a72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a76:	f01e 0f10 	tst.w	lr, #16
 8008a7a:	bf08      	it	eq
 8008a7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008a80:	f380 8809 	msr	PSP, r0
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	4770      	bx	lr
 8008a8a:	bf00      	nop
 8008a8c:	f3af 8000 	nop.w

08008a90 <pxCurrentTCBConst>:
 8008a90:	200002d8 	.word	0x200002d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008a94:	bf00      	nop
 8008a96:	bf00      	nop

08008a98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa2:	f383 8811 	msr	BASEPRI, r3
 8008aa6:	f3bf 8f6f 	isb	sy
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	607b      	str	r3, [r7, #4]
}
 8008ab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ab2:	f7fe fd75 	bl	80075a0 <xTaskIncrementTick>
 8008ab6:	4603      	mov	r3, r0
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d003      	beq.n	8008ac4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008abc:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <SysTick_Handler+0x40>)
 8008abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ac2:	601a      	str	r2, [r3, #0]
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	f383 8811 	msr	BASEPRI, r3
}
 8008ace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ad0:	bf00      	nop
 8008ad2:	3708      	adds	r7, #8
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	e000ed04 	.word	0xe000ed04

08008adc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008adc:	b480      	push	{r7}
 8008ade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8008b10 <vPortSetupTimerInterrupt+0x34>)
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8008b14 <vPortSetupTimerInterrupt+0x38>)
 8008ae8:	2200      	movs	r2, #0
 8008aea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008aec:	4b0a      	ldr	r3, [pc, #40]	@ (8008b18 <vPortSetupTimerInterrupt+0x3c>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a0a      	ldr	r2, [pc, #40]	@ (8008b1c <vPortSetupTimerInterrupt+0x40>)
 8008af2:	fba2 2303 	umull	r2, r3, r2, r3
 8008af6:	099b      	lsrs	r3, r3, #6
 8008af8:	4a09      	ldr	r2, [pc, #36]	@ (8008b20 <vPortSetupTimerInterrupt+0x44>)
 8008afa:	3b01      	subs	r3, #1
 8008afc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008afe:	4b04      	ldr	r3, [pc, #16]	@ (8008b10 <vPortSetupTimerInterrupt+0x34>)
 8008b00:	2207      	movs	r2, #7
 8008b02:	601a      	str	r2, [r3, #0]
}
 8008b04:	bf00      	nop
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	e000e010 	.word	0xe000e010
 8008b14:	e000e018 	.word	0xe000e018
 8008b18:	20000000 	.word	0x20000000
 8008b1c:	10624dd3 	.word	0x10624dd3
 8008b20:	e000e014 	.word	0xe000e014

08008b24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008b34 <vPortEnableVFP+0x10>
 8008b28:	6801      	ldr	r1, [r0, #0]
 8008b2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008b2e:	6001      	str	r1, [r0, #0]
 8008b30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b32:	bf00      	nop
 8008b34:	e000ed88 	.word	0xe000ed88

08008b38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008b3e:	f3ef 8305 	mrs	r3, IPSR
 8008b42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b0f      	cmp	r3, #15
 8008b48:	d915      	bls.n	8008b76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b4a:	4a18      	ldr	r2, [pc, #96]	@ (8008bac <vPortValidateInterruptPriority+0x74>)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	4413      	add	r3, r2
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b54:	4b16      	ldr	r3, [pc, #88]	@ (8008bb0 <vPortValidateInterruptPriority+0x78>)
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	7afa      	ldrb	r2, [r7, #11]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d20b      	bcs.n	8008b76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b62:	f383 8811 	msr	BASEPRI, r3
 8008b66:	f3bf 8f6f 	isb	sy
 8008b6a:	f3bf 8f4f 	dsb	sy
 8008b6e:	607b      	str	r3, [r7, #4]
}
 8008b70:	bf00      	nop
 8008b72:	bf00      	nop
 8008b74:	e7fd      	b.n	8008b72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b76:	4b0f      	ldr	r3, [pc, #60]	@ (8008bb4 <vPortValidateInterruptPriority+0x7c>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8008bb8 <vPortValidateInterruptPriority+0x80>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d90b      	bls.n	8008b9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8a:	f383 8811 	msr	BASEPRI, r3
 8008b8e:	f3bf 8f6f 	isb	sy
 8008b92:	f3bf 8f4f 	dsb	sy
 8008b96:	603b      	str	r3, [r7, #0]
}
 8008b98:	bf00      	nop
 8008b9a:	bf00      	nop
 8008b9c:	e7fd      	b.n	8008b9a <vPortValidateInterruptPriority+0x62>
	}
 8008b9e:	bf00      	nop
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	e000e3f0 	.word	0xe000e3f0
 8008bb0:	20000440 	.word	0x20000440
 8008bb4:	e000ed0c 	.word	0xe000ed0c
 8008bb8:	20000444 	.word	0x20000444

08008bbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b08a      	sub	sp, #40	@ 0x28
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008bc8:	f7fe fc1c 	bl	8007404 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008bcc:	4b5c      	ldr	r3, [pc, #368]	@ (8008d40 <pvPortMalloc+0x184>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d101      	bne.n	8008bd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008bd4:	f000 f924 	bl	8008e20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008bd8:	4b5a      	ldr	r3, [pc, #360]	@ (8008d44 <pvPortMalloc+0x188>)
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4013      	ands	r3, r2
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	f040 8095 	bne.w	8008d10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01e      	beq.n	8008c2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008bec:	2208      	movs	r2, #8
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d015      	beq.n	8008c2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f023 0307 	bic.w	r3, r3, #7
 8008c04:	3308      	adds	r3, #8
 8008c06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f003 0307 	and.w	r3, r3, #7
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00b      	beq.n	8008c2a <pvPortMalloc+0x6e>
	__asm volatile
 8008c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c16:	f383 8811 	msr	BASEPRI, r3
 8008c1a:	f3bf 8f6f 	isb	sy
 8008c1e:	f3bf 8f4f 	dsb	sy
 8008c22:	617b      	str	r3, [r7, #20]
}
 8008c24:	bf00      	nop
 8008c26:	bf00      	nop
 8008c28:	e7fd      	b.n	8008c26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d06f      	beq.n	8008d10 <pvPortMalloc+0x154>
 8008c30:	4b45      	ldr	r3, [pc, #276]	@ (8008d48 <pvPortMalloc+0x18c>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d86a      	bhi.n	8008d10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008c3a:	4b44      	ldr	r3, [pc, #272]	@ (8008d4c <pvPortMalloc+0x190>)
 8008c3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008c3e:	4b43      	ldr	r3, [pc, #268]	@ (8008d4c <pvPortMalloc+0x190>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c44:	e004      	b.n	8008c50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d903      	bls.n	8008c62 <pvPortMalloc+0xa6>
 8008c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1f1      	bne.n	8008c46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c62:	4b37      	ldr	r3, [pc, #220]	@ (8008d40 <pvPortMalloc+0x184>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d051      	beq.n	8008d10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	2208      	movs	r2, #8
 8008c72:	4413      	add	r3, r2
 8008c74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	6a3b      	ldr	r3, [r7, #32]
 8008c7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	1ad2      	subs	r2, r2, r3
 8008c86:	2308      	movs	r3, #8
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d920      	bls.n	8008cd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4413      	add	r3, r2
 8008c94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c96:	69bb      	ldr	r3, [r7, #24]
 8008c98:	f003 0307 	and.w	r3, r3, #7
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00b      	beq.n	8008cb8 <pvPortMalloc+0xfc>
	__asm volatile
 8008ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca4:	f383 8811 	msr	BASEPRI, r3
 8008ca8:	f3bf 8f6f 	isb	sy
 8008cac:	f3bf 8f4f 	dsb	sy
 8008cb0:	613b      	str	r3, [r7, #16]
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	e7fd      	b.n	8008cb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	1ad2      	subs	r2, r2, r3
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc6:	687a      	ldr	r2, [r7, #4]
 8008cc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008cca:	69b8      	ldr	r0, [r7, #24]
 8008ccc:	f000 f90a 	bl	8008ee4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8008d48 <pvPortMalloc+0x18c>)
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	4a1b      	ldr	r2, [pc, #108]	@ (8008d48 <pvPortMalloc+0x18c>)
 8008cdc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008cde:	4b1a      	ldr	r3, [pc, #104]	@ (8008d48 <pvPortMalloc+0x18c>)
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8008d50 <pvPortMalloc+0x194>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d203      	bcs.n	8008cf2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008cea:	4b17      	ldr	r3, [pc, #92]	@ (8008d48 <pvPortMalloc+0x18c>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a18      	ldr	r2, [pc, #96]	@ (8008d50 <pvPortMalloc+0x194>)
 8008cf0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf4:	685a      	ldr	r2, [r3, #4]
 8008cf6:	4b13      	ldr	r3, [pc, #76]	@ (8008d44 <pvPortMalloc+0x188>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d02:	2200      	movs	r2, #0
 8008d04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d06:	4b13      	ldr	r3, [pc, #76]	@ (8008d54 <pvPortMalloc+0x198>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	3301      	adds	r3, #1
 8008d0c:	4a11      	ldr	r2, [pc, #68]	@ (8008d54 <pvPortMalloc+0x198>)
 8008d0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d10:	f7fe fb86 	bl	8007420 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f003 0307 	and.w	r3, r3, #7
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d00b      	beq.n	8008d36 <pvPortMalloc+0x17a>
	__asm volatile
 8008d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d22:	f383 8811 	msr	BASEPRI, r3
 8008d26:	f3bf 8f6f 	isb	sy
 8008d2a:	f3bf 8f4f 	dsb	sy
 8008d2e:	60fb      	str	r3, [r7, #12]
}
 8008d30:	bf00      	nop
 8008d32:	bf00      	nop
 8008d34:	e7fd      	b.n	8008d32 <pvPortMalloc+0x176>
	return pvReturn;
 8008d36:	69fb      	ldr	r3, [r7, #28]
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3728      	adds	r7, #40	@ 0x28
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	20003450 	.word	0x20003450
 8008d44:	20003464 	.word	0x20003464
 8008d48:	20003454 	.word	0x20003454
 8008d4c:	20003448 	.word	0x20003448
 8008d50:	20003458 	.word	0x20003458
 8008d54:	2000345c 	.word	0x2000345c

08008d58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b086      	sub	sp, #24
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d04f      	beq.n	8008e0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d6a:	2308      	movs	r3, #8
 8008d6c:	425b      	negs	r3, r3
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	4413      	add	r3, r2
 8008d72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	685a      	ldr	r2, [r3, #4]
 8008d7c:	4b25      	ldr	r3, [pc, #148]	@ (8008e14 <vPortFree+0xbc>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4013      	ands	r3, r2
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d10b      	bne.n	8008d9e <vPortFree+0x46>
	__asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	60fb      	str	r3, [r7, #12]
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00b      	beq.n	8008dbe <vPortFree+0x66>
	__asm volatile
 8008da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008daa:	f383 8811 	msr	BASEPRI, r3
 8008dae:	f3bf 8f6f 	isb	sy
 8008db2:	f3bf 8f4f 	dsb	sy
 8008db6:	60bb      	str	r3, [r7, #8]
}
 8008db8:	bf00      	nop
 8008dba:	bf00      	nop
 8008dbc:	e7fd      	b.n	8008dba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	685a      	ldr	r2, [r3, #4]
 8008dc2:	4b14      	ldr	r3, [pc, #80]	@ (8008e14 <vPortFree+0xbc>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4013      	ands	r3, r2
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d01e      	beq.n	8008e0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d11a      	bne.n	8008e0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8008e14 <vPortFree+0xbc>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	43db      	mvns	r3, r3
 8008dde:	401a      	ands	r2, r3
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008de4:	f7fe fb0e 	bl	8007404 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	4b0a      	ldr	r3, [pc, #40]	@ (8008e18 <vPortFree+0xc0>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4413      	add	r3, r2
 8008df2:	4a09      	ldr	r2, [pc, #36]	@ (8008e18 <vPortFree+0xc0>)
 8008df4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008df6:	6938      	ldr	r0, [r7, #16]
 8008df8:	f000 f874 	bl	8008ee4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008dfc:	4b07      	ldr	r3, [pc, #28]	@ (8008e1c <vPortFree+0xc4>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	3301      	adds	r3, #1
 8008e02:	4a06      	ldr	r2, [pc, #24]	@ (8008e1c <vPortFree+0xc4>)
 8008e04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e06:	f7fe fb0b 	bl	8007420 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e0a:	bf00      	nop
 8008e0c:	3718      	adds	r7, #24
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20003464 	.word	0x20003464
 8008e18:	20003454 	.word	0x20003454
 8008e1c:	20003460 	.word	0x20003460

08008e20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b085      	sub	sp, #20
 8008e24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e26:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8008e2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e2c:	4b27      	ldr	r3, [pc, #156]	@ (8008ecc <prvHeapInit+0xac>)
 8008e2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f003 0307 	and.w	r3, r3, #7
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00c      	beq.n	8008e54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	3307      	adds	r3, #7
 8008e3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f023 0307 	bic.w	r3, r3, #7
 8008e46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	1ad3      	subs	r3, r2, r3
 8008e4e:	4a1f      	ldr	r2, [pc, #124]	@ (8008ecc <prvHeapInit+0xac>)
 8008e50:	4413      	add	r3, r2
 8008e52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e58:	4a1d      	ldr	r2, [pc, #116]	@ (8008ed0 <prvHeapInit+0xb0>)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8008ed0 <prvHeapInit+0xb0>)
 8008e60:	2200      	movs	r2, #0
 8008e62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	4413      	add	r3, r2
 8008e6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e6c:	2208      	movs	r2, #8
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	1a9b      	subs	r3, r3, r2
 8008e72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f023 0307 	bic.w	r3, r3, #7
 8008e7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	4a15      	ldr	r2, [pc, #84]	@ (8008ed4 <prvHeapInit+0xb4>)
 8008e80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e82:	4b14      	ldr	r3, [pc, #80]	@ (8008ed4 <prvHeapInit+0xb4>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	2200      	movs	r2, #0
 8008e88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e8a:	4b12      	ldr	r3, [pc, #72]	@ (8008ed4 <prvHeapInit+0xb4>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	1ad2      	subs	r2, r2, r3
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8008ed4 <prvHeapInit+0xb4>)
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	685b      	ldr	r3, [r3, #4]
 8008eac:	4a0a      	ldr	r2, [pc, #40]	@ (8008ed8 <prvHeapInit+0xb8>)
 8008eae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	4a09      	ldr	r2, [pc, #36]	@ (8008edc <prvHeapInit+0xbc>)
 8008eb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008eb8:	4b09      	ldr	r3, [pc, #36]	@ (8008ee0 <prvHeapInit+0xc0>)
 8008eba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008ebe:	601a      	str	r2, [r3, #0]
}
 8008ec0:	bf00      	nop
 8008ec2:	3714      	adds	r7, #20
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr
 8008ecc:	20000448 	.word	0x20000448
 8008ed0:	20003448 	.word	0x20003448
 8008ed4:	20003450 	.word	0x20003450
 8008ed8:	20003458 	.word	0x20003458
 8008edc:	20003454 	.word	0x20003454
 8008ee0:	20003464 	.word	0x20003464

08008ee4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008eec:	4b28      	ldr	r3, [pc, #160]	@ (8008f90 <prvInsertBlockIntoFreeList+0xac>)
 8008eee:	60fb      	str	r3, [r7, #12]
 8008ef0:	e002      	b.n	8008ef8 <prvInsertBlockIntoFreeList+0x14>
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	60fb      	str	r3, [r7, #12]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	687a      	ldr	r2, [r7, #4]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d8f7      	bhi.n	8008ef2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d108      	bne.n	8008f26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	441a      	add	r2, r3
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	68ba      	ldr	r2, [r7, #8]
 8008f30:	441a      	add	r2, r3
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d118      	bne.n	8008f6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	4b15      	ldr	r3, [pc, #84]	@ (8008f94 <prvInsertBlockIntoFreeList+0xb0>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d00d      	beq.n	8008f62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685a      	ldr	r2, [r3, #4]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	441a      	add	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	601a      	str	r2, [r3, #0]
 8008f60:	e008      	b.n	8008f74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f62:	4b0c      	ldr	r3, [pc, #48]	@ (8008f94 <prvInsertBlockIntoFreeList+0xb0>)
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	601a      	str	r2, [r3, #0]
 8008f6a:	e003      	b.n	8008f74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d002      	beq.n	8008f82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f82:	bf00      	nop
 8008f84:	3714      	adds	r7, #20
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	20003448 	.word	0x20003448
 8008f94:	20003450 	.word	0x20003450

08008f98 <memset>:
 8008f98:	4402      	add	r2, r0
 8008f9a:	4603      	mov	r3, r0
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d100      	bne.n	8008fa2 <memset+0xa>
 8008fa0:	4770      	bx	lr
 8008fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8008fa6:	e7f9      	b.n	8008f9c <memset+0x4>

08008fa8 <_reclaim_reent>:
 8008fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8009060 <_reclaim_reent+0xb8>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4283      	cmp	r3, r0
 8008fae:	b570      	push	{r4, r5, r6, lr}
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	d053      	beq.n	800905c <_reclaim_reent+0xb4>
 8008fb4:	69c3      	ldr	r3, [r0, #28]
 8008fb6:	b31b      	cbz	r3, 8009000 <_reclaim_reent+0x58>
 8008fb8:	68db      	ldr	r3, [r3, #12]
 8008fba:	b163      	cbz	r3, 8008fd6 <_reclaim_reent+0x2e>
 8008fbc:	2500      	movs	r5, #0
 8008fbe:	69e3      	ldr	r3, [r4, #28]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	5959      	ldr	r1, [r3, r5]
 8008fc4:	b9b1      	cbnz	r1, 8008ff4 <_reclaim_reent+0x4c>
 8008fc6:	3504      	adds	r5, #4
 8008fc8:	2d80      	cmp	r5, #128	@ 0x80
 8008fca:	d1f8      	bne.n	8008fbe <_reclaim_reent+0x16>
 8008fcc:	69e3      	ldr	r3, [r4, #28]
 8008fce:	4620      	mov	r0, r4
 8008fd0:	68d9      	ldr	r1, [r3, #12]
 8008fd2:	f000 f87b 	bl	80090cc <_free_r>
 8008fd6:	69e3      	ldr	r3, [r4, #28]
 8008fd8:	6819      	ldr	r1, [r3, #0]
 8008fda:	b111      	cbz	r1, 8008fe2 <_reclaim_reent+0x3a>
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f000 f875 	bl	80090cc <_free_r>
 8008fe2:	69e3      	ldr	r3, [r4, #28]
 8008fe4:	689d      	ldr	r5, [r3, #8]
 8008fe6:	b15d      	cbz	r5, 8009000 <_reclaim_reent+0x58>
 8008fe8:	4629      	mov	r1, r5
 8008fea:	4620      	mov	r0, r4
 8008fec:	682d      	ldr	r5, [r5, #0]
 8008fee:	f000 f86d 	bl	80090cc <_free_r>
 8008ff2:	e7f8      	b.n	8008fe6 <_reclaim_reent+0x3e>
 8008ff4:	680e      	ldr	r6, [r1, #0]
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f000 f868 	bl	80090cc <_free_r>
 8008ffc:	4631      	mov	r1, r6
 8008ffe:	e7e1      	b.n	8008fc4 <_reclaim_reent+0x1c>
 8009000:	6961      	ldr	r1, [r4, #20]
 8009002:	b111      	cbz	r1, 800900a <_reclaim_reent+0x62>
 8009004:	4620      	mov	r0, r4
 8009006:	f000 f861 	bl	80090cc <_free_r>
 800900a:	69e1      	ldr	r1, [r4, #28]
 800900c:	b111      	cbz	r1, 8009014 <_reclaim_reent+0x6c>
 800900e:	4620      	mov	r0, r4
 8009010:	f000 f85c 	bl	80090cc <_free_r>
 8009014:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009016:	b111      	cbz	r1, 800901e <_reclaim_reent+0x76>
 8009018:	4620      	mov	r0, r4
 800901a:	f000 f857 	bl	80090cc <_free_r>
 800901e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009020:	b111      	cbz	r1, 8009028 <_reclaim_reent+0x80>
 8009022:	4620      	mov	r0, r4
 8009024:	f000 f852 	bl	80090cc <_free_r>
 8009028:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800902a:	b111      	cbz	r1, 8009032 <_reclaim_reent+0x8a>
 800902c:	4620      	mov	r0, r4
 800902e:	f000 f84d 	bl	80090cc <_free_r>
 8009032:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009034:	b111      	cbz	r1, 800903c <_reclaim_reent+0x94>
 8009036:	4620      	mov	r0, r4
 8009038:	f000 f848 	bl	80090cc <_free_r>
 800903c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800903e:	b111      	cbz	r1, 8009046 <_reclaim_reent+0x9e>
 8009040:	4620      	mov	r0, r4
 8009042:	f000 f843 	bl	80090cc <_free_r>
 8009046:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009048:	b111      	cbz	r1, 8009050 <_reclaim_reent+0xa8>
 800904a:	4620      	mov	r0, r4
 800904c:	f000 f83e 	bl	80090cc <_free_r>
 8009050:	6a23      	ldr	r3, [r4, #32]
 8009052:	b11b      	cbz	r3, 800905c <_reclaim_reent+0xb4>
 8009054:	4620      	mov	r0, r4
 8009056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800905a:	4718      	bx	r3
 800905c:	bd70      	pop	{r4, r5, r6, pc}
 800905e:	bf00      	nop
 8009060:	20000024 	.word	0x20000024

08009064 <__libc_init_array>:
 8009064:	b570      	push	{r4, r5, r6, lr}
 8009066:	4d0d      	ldr	r5, [pc, #52]	@ (800909c <__libc_init_array+0x38>)
 8009068:	4c0d      	ldr	r4, [pc, #52]	@ (80090a0 <__libc_init_array+0x3c>)
 800906a:	1b64      	subs	r4, r4, r5
 800906c:	10a4      	asrs	r4, r4, #2
 800906e:	2600      	movs	r6, #0
 8009070:	42a6      	cmp	r6, r4
 8009072:	d109      	bne.n	8009088 <__libc_init_array+0x24>
 8009074:	4d0b      	ldr	r5, [pc, #44]	@ (80090a4 <__libc_init_array+0x40>)
 8009076:	4c0c      	ldr	r4, [pc, #48]	@ (80090a8 <__libc_init_array+0x44>)
 8009078:	f000 f87e 	bl	8009178 <_init>
 800907c:	1b64      	subs	r4, r4, r5
 800907e:	10a4      	asrs	r4, r4, #2
 8009080:	2600      	movs	r6, #0
 8009082:	42a6      	cmp	r6, r4
 8009084:	d105      	bne.n	8009092 <__libc_init_array+0x2e>
 8009086:	bd70      	pop	{r4, r5, r6, pc}
 8009088:	f855 3b04 	ldr.w	r3, [r5], #4
 800908c:	4798      	blx	r3
 800908e:	3601      	adds	r6, #1
 8009090:	e7ee      	b.n	8009070 <__libc_init_array+0xc>
 8009092:	f855 3b04 	ldr.w	r3, [r5], #4
 8009096:	4798      	blx	r3
 8009098:	3601      	adds	r6, #1
 800909a:	e7f2      	b.n	8009082 <__libc_init_array+0x1e>
 800909c:	080099c0 	.word	0x080099c0
 80090a0:	080099c0 	.word	0x080099c0
 80090a4:	080099c0 	.word	0x080099c0
 80090a8:	080099c4 	.word	0x080099c4

080090ac <__retarget_lock_acquire_recursive>:
 80090ac:	4770      	bx	lr

080090ae <__retarget_lock_release_recursive>:
 80090ae:	4770      	bx	lr

080090b0 <memcpy>:
 80090b0:	440a      	add	r2, r1
 80090b2:	4291      	cmp	r1, r2
 80090b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80090b8:	d100      	bne.n	80090bc <memcpy+0xc>
 80090ba:	4770      	bx	lr
 80090bc:	b510      	push	{r4, lr}
 80090be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090c6:	4291      	cmp	r1, r2
 80090c8:	d1f9      	bne.n	80090be <memcpy+0xe>
 80090ca:	bd10      	pop	{r4, pc}

080090cc <_free_r>:
 80090cc:	b538      	push	{r3, r4, r5, lr}
 80090ce:	4605      	mov	r5, r0
 80090d0:	2900      	cmp	r1, #0
 80090d2:	d041      	beq.n	8009158 <_free_r+0x8c>
 80090d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090d8:	1f0c      	subs	r4, r1, #4
 80090da:	2b00      	cmp	r3, #0
 80090dc:	bfb8      	it	lt
 80090de:	18e4      	addlt	r4, r4, r3
 80090e0:	f000 f83e 	bl	8009160 <__malloc_lock>
 80090e4:	4a1d      	ldr	r2, [pc, #116]	@ (800915c <_free_r+0x90>)
 80090e6:	6813      	ldr	r3, [r2, #0]
 80090e8:	b933      	cbnz	r3, 80090f8 <_free_r+0x2c>
 80090ea:	6063      	str	r3, [r4, #4]
 80090ec:	6014      	str	r4, [r2, #0]
 80090ee:	4628      	mov	r0, r5
 80090f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090f4:	f000 b83a 	b.w	800916c <__malloc_unlock>
 80090f8:	42a3      	cmp	r3, r4
 80090fa:	d908      	bls.n	800910e <_free_r+0x42>
 80090fc:	6820      	ldr	r0, [r4, #0]
 80090fe:	1821      	adds	r1, r4, r0
 8009100:	428b      	cmp	r3, r1
 8009102:	bf01      	itttt	eq
 8009104:	6819      	ldreq	r1, [r3, #0]
 8009106:	685b      	ldreq	r3, [r3, #4]
 8009108:	1809      	addeq	r1, r1, r0
 800910a:	6021      	streq	r1, [r4, #0]
 800910c:	e7ed      	b.n	80090ea <_free_r+0x1e>
 800910e:	461a      	mov	r2, r3
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	b10b      	cbz	r3, 8009118 <_free_r+0x4c>
 8009114:	42a3      	cmp	r3, r4
 8009116:	d9fa      	bls.n	800910e <_free_r+0x42>
 8009118:	6811      	ldr	r1, [r2, #0]
 800911a:	1850      	adds	r0, r2, r1
 800911c:	42a0      	cmp	r0, r4
 800911e:	d10b      	bne.n	8009138 <_free_r+0x6c>
 8009120:	6820      	ldr	r0, [r4, #0]
 8009122:	4401      	add	r1, r0
 8009124:	1850      	adds	r0, r2, r1
 8009126:	4283      	cmp	r3, r0
 8009128:	6011      	str	r1, [r2, #0]
 800912a:	d1e0      	bne.n	80090ee <_free_r+0x22>
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	6053      	str	r3, [r2, #4]
 8009132:	4408      	add	r0, r1
 8009134:	6010      	str	r0, [r2, #0]
 8009136:	e7da      	b.n	80090ee <_free_r+0x22>
 8009138:	d902      	bls.n	8009140 <_free_r+0x74>
 800913a:	230c      	movs	r3, #12
 800913c:	602b      	str	r3, [r5, #0]
 800913e:	e7d6      	b.n	80090ee <_free_r+0x22>
 8009140:	6820      	ldr	r0, [r4, #0]
 8009142:	1821      	adds	r1, r4, r0
 8009144:	428b      	cmp	r3, r1
 8009146:	bf04      	itt	eq
 8009148:	6819      	ldreq	r1, [r3, #0]
 800914a:	685b      	ldreq	r3, [r3, #4]
 800914c:	6063      	str	r3, [r4, #4]
 800914e:	bf04      	itt	eq
 8009150:	1809      	addeq	r1, r1, r0
 8009152:	6021      	streq	r1, [r4, #0]
 8009154:	6054      	str	r4, [r2, #4]
 8009156:	e7ca      	b.n	80090ee <_free_r+0x22>
 8009158:	bd38      	pop	{r3, r4, r5, pc}
 800915a:	bf00      	nop
 800915c:	200035a4 	.word	0x200035a4

08009160 <__malloc_lock>:
 8009160:	4801      	ldr	r0, [pc, #4]	@ (8009168 <__malloc_lock+0x8>)
 8009162:	f7ff bfa3 	b.w	80090ac <__retarget_lock_acquire_recursive>
 8009166:	bf00      	nop
 8009168:	200035a0 	.word	0x200035a0

0800916c <__malloc_unlock>:
 800916c:	4801      	ldr	r0, [pc, #4]	@ (8009174 <__malloc_unlock+0x8>)
 800916e:	f7ff bf9e 	b.w	80090ae <__retarget_lock_release_recursive>
 8009172:	bf00      	nop
 8009174:	200035a0 	.word	0x200035a0

08009178 <_init>:
 8009178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917a:	bf00      	nop
 800917c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800917e:	bc08      	pop	{r3}
 8009180:	469e      	mov	lr, r3
 8009182:	4770      	bx	lr

08009184 <_fini>:
 8009184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009186:	bf00      	nop
 8009188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800918a:	bc08      	pop	{r3}
 800918c:	469e      	mov	lr, r3
 800918e:	4770      	bx	lr
