// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_45 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [12:0] ap_return;
input   ap_ce;

reg   [17:0] p_read_388_reg_1248;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read_388_reg_1248_pp0_iter1_reg;
reg   [17:0] p_read_388_reg_1248_pp0_iter2_reg;
reg   [17:0] p_read_388_reg_1248_pp0_iter3_reg;
wire   [0:0] icmp_ln86_fu_362_p2;
reg   [0:0] icmp_ln86_reg_1253;
reg   [0:0] icmp_ln86_reg_1253_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1191_fu_368_p2;
reg   [0:0] icmp_ln86_1191_reg_1261;
reg   [0:0] icmp_ln86_1191_reg_1261_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1192_fu_374_p2;
reg   [0:0] icmp_ln86_1192_reg_1267;
wire   [0:0] icmp_ln86_1193_fu_380_p2;
reg   [0:0] icmp_ln86_1193_reg_1273;
reg   [0:0] icmp_ln86_1193_reg_1273_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1194_fu_386_p2;
reg   [0:0] icmp_ln86_1194_reg_1279;
reg   [0:0] icmp_ln86_1194_reg_1279_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1195_fu_392_p2;
reg   [0:0] icmp_ln86_1195_reg_1285;
wire   [0:0] icmp_ln86_1196_fu_398_p2;
reg   [0:0] icmp_ln86_1196_reg_1291;
reg   [0:0] icmp_ln86_1196_reg_1291_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1196_reg_1291_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1196_reg_1291_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1197_fu_404_p2;
reg   [0:0] icmp_ln86_1197_reg_1297;
reg   [0:0] icmp_ln86_1197_reg_1297_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1198_fu_410_p2;
reg   [0:0] icmp_ln86_1198_reg_1303;
reg   [0:0] icmp_ln86_1198_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1198_reg_1303_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1199_fu_416_p2;
reg   [0:0] icmp_ln86_1199_reg_1309;
reg   [0:0] icmp_ln86_1199_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1199_reg_1309_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1199_reg_1309_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1200_fu_422_p2;
reg   [0:0] icmp_ln86_1200_reg_1315;
reg   [0:0] icmp_ln86_1200_reg_1315_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1200_reg_1315_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1200_reg_1315_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1201_fu_428_p2;
reg   [0:0] icmp_ln86_1201_reg_1321;
reg   [0:0] icmp_ln86_1201_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1201_reg_1321_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1201_reg_1321_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1201_reg_1321_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1202_fu_434_p2;
reg   [0:0] icmp_ln86_1202_reg_1327;
reg   [0:0] icmp_ln86_1202_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1202_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1202_reg_1327_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1202_reg_1327_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1203_fu_440_p2;
reg   [0:0] icmp_ln86_1203_reg_1333;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1203_reg_1333_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1204_fu_446_p2;
reg   [0:0] icmp_ln86_1204_reg_1339;
reg   [0:0] icmp_ln86_1204_reg_1339_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1205_fu_452_p2;
reg   [0:0] icmp_ln86_1205_reg_1344;
reg   [0:0] icmp_ln86_1205_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1206_fu_458_p2;
reg   [0:0] icmp_ln86_1206_reg_1349;
reg   [0:0] icmp_ln86_1206_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1206_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1207_fu_464_p2;
reg   [0:0] icmp_ln86_1207_reg_1354;
reg   [0:0] icmp_ln86_1207_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1207_reg_1354_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1208_fu_470_p2;
reg   [0:0] icmp_ln86_1208_reg_1359;
reg   [0:0] icmp_ln86_1208_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1208_reg_1359_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1209_fu_476_p2;
reg   [0:0] icmp_ln86_1209_reg_1364;
reg   [0:0] icmp_ln86_1209_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1209_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1209_reg_1364_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1211_fu_482_p2;
reg   [0:0] icmp_ln86_1211_reg_1369;
reg   [0:0] icmp_ln86_1211_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1211_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1211_reg_1369_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1212_fu_488_p2;
reg   [0:0] icmp_ln86_1212_reg_1374;
reg   [0:0] icmp_ln86_1212_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1212_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1212_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1212_reg_1374_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1213_fu_494_p2;
reg   [0:0] icmp_ln86_1213_reg_1379;
reg   [0:0] icmp_ln86_1213_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1213_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1213_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1213_reg_1379_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1214_fu_500_p2;
reg   [0:0] icmp_ln86_1214_reg_1384;
reg   [0:0] icmp_ln86_1214_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1214_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1214_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1214_reg_1384_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1215_fu_506_p2;
reg   [0:0] icmp_ln86_1215_reg_1389;
reg   [0:0] icmp_ln86_1215_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1215_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1215_reg_1389_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1215_reg_1389_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1215_reg_1389_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1216_fu_512_p2;
reg   [0:0] icmp_ln86_1216_reg_1394;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1216_reg_1394_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_518_p2;
reg   [0:0] xor_ln104_reg_1399;
wire   [0:0] and_ln102_fu_524_p2;
reg   [0:0] and_ln102_reg_1405;
wire   [0:0] and_ln102_1146_fu_528_p2;
reg   [0:0] and_ln102_1146_reg_1411;
wire   [0:0] and_ln104_229_fu_537_p2;
reg   [0:0] and_ln104_229_reg_1416;
reg   [0:0] and_ln104_229_reg_1416_pp0_iter2_reg;
reg   [0:0] and_ln104_229_reg_1416_pp0_iter3_reg;
wire   [0:0] and_ln102_1147_fu_542_p2;
reg   [0:0] and_ln102_1147_reg_1422;
wire   [0:0] and_ln102_1149_fu_547_p2;
reg   [0:0] and_ln102_1149_reg_1428;
wire   [0:0] and_ln104_232_fu_557_p2;
reg   [0:0] and_ln104_232_reg_1433;
reg   [0:0] and_ln104_232_reg_1433_pp0_iter2_reg;
reg   [0:0] and_ln104_232_reg_1433_pp0_iter3_reg;
reg   [0:0] and_ln104_232_reg_1433_pp0_iter4_reg;
wire   [0:0] and_ln102_1151_fu_563_p2;
reg   [0:0] and_ln102_1151_reg_1438;
wire   [0:0] or_ln117_fu_573_p2;
reg   [0:0] or_ln117_reg_1444;
wire   [0:0] and_ln104_230_fu_594_p2;
reg   [0:0] and_ln104_230_reg_1454;
wire   [0:0] and_ln102_1148_fu_599_p2;
reg   [0:0] and_ln102_1148_reg_1459;
reg   [0:0] and_ln102_1148_reg_1459_pp0_iter3_reg;
wire   [0:0] and_ln104_231_fu_609_p2;
reg   [0:0] and_ln104_231_reg_1466;
reg   [0:0] and_ln104_231_reg_1466_pp0_iter3_reg;
wire   [0:0] and_ln102_1152_fu_620_p2;
reg   [0:0] and_ln102_1152_reg_1472;
wire   [0:0] or_ln117_1081_fu_690_p2;
reg   [0:0] or_ln117_1081_reg_1477;
wire   [2:0] select_ln117_1156_fu_702_p3;
reg   [2:0] select_ln117_1156_reg_1482;
wire   [0:0] or_ln117_1083_fu_710_p2;
reg   [0:0] or_ln117_1083_reg_1487;
wire   [0:0] or_ln117_1085_fu_716_p2;
reg   [0:0] or_ln117_1085_reg_1493;
wire   [0:0] or_ln117_1093_fu_720_p2;
reg   [0:0] or_ln117_1093_reg_1501;
reg   [0:0] or_ln117_1093_reg_1501_pp0_iter3_reg;
reg   [0:0] or_ln117_1093_reg_1501_pp0_iter4_reg;
wire   [0:0] or_ln117_1095_fu_724_p2;
reg   [0:0] or_ln117_1095_reg_1507;
reg   [0:0] or_ln117_1095_reg_1507_pp0_iter3_reg;
reg   [0:0] or_ln117_1095_reg_1507_pp0_iter4_reg;
wire   [0:0] and_ln102_1154_fu_737_p2;
reg   [0:0] and_ln102_1154_reg_1515;
wire   [0:0] or_ln117_1087_fu_808_p2;
reg   [0:0] or_ln117_1087_reg_1521;
wire   [3:0] select_ln117_1162_fu_821_p3;
reg   [3:0] select_ln117_1162_reg_1526;
wire   [0:0] or_ln117_1089_fu_829_p2;
reg   [0:0] or_ln117_1089_reg_1531;
wire   [0:0] and_ln102_1150_fu_840_p2;
reg   [0:0] and_ln102_1150_reg_1538;
wire   [0:0] and_ln104_233_fu_849_p2;
reg   [0:0] and_ln104_233_reg_1544;
reg   [0:0] and_ln104_233_reg_1544_pp0_iter5_reg;
reg   [0:0] and_ln104_233_reg_1544_pp0_iter6_reg;
wire   [0:0] and_ln102_1156_fu_864_p2;
reg   [0:0] and_ln102_1156_reg_1550;
wire   [4:0] select_ln117_1168_fu_956_p3;
reg   [4:0] select_ln117_1168_reg_1556;
wire   [0:0] or_ln117_1099_fu_1047_p2;
reg   [0:0] or_ln117_1099_reg_1561;
wire   [4:0] select_ln117_1174_fu_1059_p3;
reg   [4:0] select_ln117_1174_reg_1567;
wire   [0:0] or_ln117_1101_fu_1081_p2;
reg   [0:0] or_ln117_1101_reg_1572;
wire   [4:0] select_ln117_1176_fu_1093_p3;
reg   [4:0] select_ln117_1176_reg_1577;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_570_fu_532_p2;
wire   [0:0] xor_ln104_573_fu_552_p2;
wire   [0:0] and_ln102_1155_fu_568_p2;
wire   [0:0] xor_ln104_569_fu_579_p2;
wire   [0:0] xor_ln104_571_fu_589_p2;
wire   [0:0] and_ln104_fu_584_p2;
wire   [0:0] xor_ln104_572_fu_604_p2;
wire   [0:0] xor_ln104_575_fu_615_p2;
wire   [0:0] and_ln102_1171_fu_629_p2;
wire   [0:0] xor_ln117_fu_639_p2;
wire   [0:0] and_ln102_1158_fu_625_p2;
wire   [1:0] zext_ln117_fu_644_p1;
wire   [0:0] or_ln117_1078_fu_648_p2;
wire   [1:0] select_ln117_fu_653_p3;
wire   [1:0] select_ln117_1153_fu_664_p3;
wire   [0:0] or_ln117_1079_fu_660_p2;
wire   [0:0] and_ln102_1159_fu_634_p2;
wire   [2:0] zext_ln117_132_fu_672_p1;
wire   [0:0] or_ln117_1080_fu_676_p2;
wire   [2:0] select_ln117_1154_fu_682_p3;
wire   [2:0] select_ln117_1155_fu_694_p3;
wire   [0:0] xor_ln104_576_fu_728_p2;
wire   [0:0] and_ln102_1172_fu_745_p2;
wire   [0:0] and_ln102_1153_fu_733_p2;
wire   [0:0] and_ln102_1160_fu_741_p2;
wire   [0:0] or_ln117_1082_fu_760_p2;
wire   [2:0] select_ln117_1157_fu_765_p3;
wire   [0:0] and_ln102_1161_fu_750_p2;
wire   [3:0] zext_ln117_133_fu_772_p1;
wire   [0:0] or_ln117_1084_fu_776_p2;
wire   [3:0] select_ln117_1158_fu_781_p3;
wire   [0:0] and_ln102_1162_fu_755_p2;
wire   [3:0] select_ln117_1159_fu_788_p3;
wire   [0:0] or_ln117_1086_fu_796_p2;
wire   [3:0] select_ln117_1160_fu_801_p3;
wire   [3:0] select_ln117_1161_fu_813_p3;
wire   [0:0] xor_ln104_574_fu_844_p2;
wire   [0:0] xor_ln104_577_fu_854_p2;
wire   [0:0] and_ln102_1173_fu_869_p2;
wire   [0:0] tmp_fu_833_p3;
wire   [0:0] xor_ln104_578_fu_859_p2;
wire   [0:0] and_ln102_1174_fu_884_p2;
wire   [0:0] and_ln102_1163_fu_874_p2;
wire   [0:0] or_ln117_1088_fu_894_p2;
wire   [0:0] and_ln102_1164_fu_879_p2;
wire   [3:0] select_ln117_1163_fu_899_p3;
wire   [0:0] or_ln117_1090_fu_906_p2;
wire   [3:0] select_ln117_1164_fu_911_p3;
wire   [3:0] select_ln117_1165_fu_922_p3;
wire   [0:0] or_ln117_1091_fu_918_p2;
wire   [0:0] and_ln102_1165_fu_889_p2;
wire   [4:0] zext_ln117_134_fu_930_p1;
wire   [0:0] or_ln117_1092_fu_934_p2;
wire   [4:0] select_ln117_1166_fu_940_p3;
wire   [4:0] select_ln117_1167_fu_948_p3;
wire   [0:0] xor_ln104_579_fu_963_p2;
wire   [0:0] and_ln102_1175_fu_973_p2;
wire   [0:0] xor_ln104_580_fu_968_p2;
wire   [0:0] and_ln102_1176_fu_987_p2;
wire   [0:0] and_ln102_1166_fu_978_p2;
wire   [0:0] or_ln117_1094_fu_997_p2;
wire   [0:0] and_ln102_1167_fu_983_p2;
wire   [4:0] select_ln117_1169_fu_1002_p3;
wire   [0:0] or_ln117_1096_fu_1009_p2;
wire   [4:0] select_ln117_1170_fu_1014_p3;
wire   [0:0] or_ln117_1097_fu_1021_p2;
wire   [0:0] and_ln102_1168_fu_992_p2;
wire   [4:0] select_ln117_1171_fu_1025_p3;
wire   [0:0] or_ln117_1098_fu_1033_p2;
wire   [4:0] select_ln117_1172_fu_1039_p3;
wire   [4:0] select_ln117_1173_fu_1051_p3;
wire   [0:0] and_ln102_1157_fu_1067_p2;
wire   [0:0] and_ln102_1169_fu_1071_p2;
wire   [0:0] or_ln117_1100_fu_1076_p2;
wire   [4:0] select_ln117_1175_fu_1086_p3;
wire   [0:0] xor_ln104_581_fu_1101_p2;
wire   [0:0] and_ln102_1177_fu_1106_p2;
wire   [0:0] and_ln102_1170_fu_1111_p2;
wire   [0:0] or_ln117_1102_fu_1116_p2;
wire   [12:0] agg_result_fu_1128_p57;
wire   [4:0] agg_result_fu_1128_p58;
wire   [12:0] agg_result_fu_1128_p59;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1128_p1;
wire   [4:0] agg_result_fu_1128_p3;
wire   [4:0] agg_result_fu_1128_p5;
wire   [4:0] agg_result_fu_1128_p7;
wire   [4:0] agg_result_fu_1128_p9;
wire   [4:0] agg_result_fu_1128_p11;
wire   [4:0] agg_result_fu_1128_p13;
wire   [4:0] agg_result_fu_1128_p15;
wire   [4:0] agg_result_fu_1128_p17;
wire   [4:0] agg_result_fu_1128_p19;
wire   [4:0] agg_result_fu_1128_p21;
wire   [4:0] agg_result_fu_1128_p23;
wire   [4:0] agg_result_fu_1128_p25;
wire   [4:0] agg_result_fu_1128_p27;
wire   [4:0] agg_result_fu_1128_p29;
wire   [4:0] agg_result_fu_1128_p31;
wire  signed [4:0] agg_result_fu_1128_p33;
wire  signed [4:0] agg_result_fu_1128_p35;
wire  signed [4:0] agg_result_fu_1128_p37;
wire  signed [4:0] agg_result_fu_1128_p39;
wire  signed [4:0] agg_result_fu_1128_p41;
wire  signed [4:0] agg_result_fu_1128_p43;
wire  signed [4:0] agg_result_fu_1128_p45;
wire  signed [4:0] agg_result_fu_1128_p47;
wire  signed [4:0] agg_result_fu_1128_p49;
wire  signed [4:0] agg_result_fu_1128_p51;
wire  signed [4:0] agg_result_fu_1128_p53;
wire  signed [4:0] agg_result_fu_1128_p55;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_57_5_13_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_57_5_13_1_1_x_U1380(
    .din0(13'd7837),
    .din1(13'd7899),
    .din2(13'd71),
    .din3(13'd3),
    .din4(13'd440),
    .din5(13'd7978),
    .din6(13'd259),
    .din7(13'd1590),
    .din8(13'd1216),
    .din9(13'd33),
    .din10(13'd7878),
    .din11(13'd8159),
    .din12(13'd7986),
    .din13(13'd298),
    .din14(13'd683),
    .din15(13'd7737),
    .din16(13'd72),
    .din17(13'd8041),
    .din18(13'd98),
    .din19(13'd2225),
    .din20(13'd8020),
    .din21(13'd456),
    .din22(13'd8095),
    .din23(13'd7881),
    .din24(13'd8047),
    .din25(13'd7688),
    .din26(13'd1745),
    .din27(13'd7973),
    .def(agg_result_fu_1128_p57),
    .sel(agg_result_fu_1128_p58),
    .dout(agg_result_fu_1128_p59)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1146_reg_1411 <= and_ln102_1146_fu_528_p2;
        and_ln102_1147_reg_1422 <= and_ln102_1147_fu_542_p2;
        and_ln102_1148_reg_1459 <= and_ln102_1148_fu_599_p2;
        and_ln102_1148_reg_1459_pp0_iter3_reg <= and_ln102_1148_reg_1459;
        and_ln102_1149_reg_1428 <= and_ln102_1149_fu_547_p2;
        and_ln102_1150_reg_1538 <= and_ln102_1150_fu_840_p2;
        and_ln102_1151_reg_1438 <= and_ln102_1151_fu_563_p2;
        and_ln102_1152_reg_1472 <= and_ln102_1152_fu_620_p2;
        and_ln102_1154_reg_1515 <= and_ln102_1154_fu_737_p2;
        and_ln102_1156_reg_1550 <= and_ln102_1156_fu_864_p2;
        and_ln102_reg_1405 <= and_ln102_fu_524_p2;
        and_ln104_229_reg_1416 <= and_ln104_229_fu_537_p2;
        and_ln104_229_reg_1416_pp0_iter2_reg <= and_ln104_229_reg_1416;
        and_ln104_229_reg_1416_pp0_iter3_reg <= and_ln104_229_reg_1416_pp0_iter2_reg;
        and_ln104_230_reg_1454 <= and_ln104_230_fu_594_p2;
        and_ln104_231_reg_1466 <= and_ln104_231_fu_609_p2;
        and_ln104_231_reg_1466_pp0_iter3_reg <= and_ln104_231_reg_1466;
        and_ln104_232_reg_1433 <= and_ln104_232_fu_557_p2;
        and_ln104_232_reg_1433_pp0_iter2_reg <= and_ln104_232_reg_1433;
        and_ln104_232_reg_1433_pp0_iter3_reg <= and_ln104_232_reg_1433_pp0_iter2_reg;
        and_ln104_232_reg_1433_pp0_iter4_reg <= and_ln104_232_reg_1433_pp0_iter3_reg;
        and_ln104_233_reg_1544 <= and_ln104_233_fu_849_p2;
        and_ln104_233_reg_1544_pp0_iter5_reg <= and_ln104_233_reg_1544;
        and_ln104_233_reg_1544_pp0_iter6_reg <= and_ln104_233_reg_1544_pp0_iter5_reg;
        icmp_ln86_1191_reg_1261 <= icmp_ln86_1191_fu_368_p2;
        icmp_ln86_1191_reg_1261_pp0_iter1_reg <= icmp_ln86_1191_reg_1261;
        icmp_ln86_1192_reg_1267 <= icmp_ln86_1192_fu_374_p2;
        icmp_ln86_1193_reg_1273 <= icmp_ln86_1193_fu_380_p2;
        icmp_ln86_1193_reg_1273_pp0_iter1_reg <= icmp_ln86_1193_reg_1273;
        icmp_ln86_1194_reg_1279 <= icmp_ln86_1194_fu_386_p2;
        icmp_ln86_1194_reg_1279_pp0_iter1_reg <= icmp_ln86_1194_reg_1279;
        icmp_ln86_1195_reg_1285 <= icmp_ln86_1195_fu_392_p2;
        icmp_ln86_1196_reg_1291 <= icmp_ln86_1196_fu_398_p2;
        icmp_ln86_1196_reg_1291_pp0_iter1_reg <= icmp_ln86_1196_reg_1291;
        icmp_ln86_1196_reg_1291_pp0_iter2_reg <= icmp_ln86_1196_reg_1291_pp0_iter1_reg;
        icmp_ln86_1196_reg_1291_pp0_iter3_reg <= icmp_ln86_1196_reg_1291_pp0_iter2_reg;
        icmp_ln86_1197_reg_1297 <= icmp_ln86_1197_fu_404_p2;
        icmp_ln86_1197_reg_1297_pp0_iter1_reg <= icmp_ln86_1197_reg_1297;
        icmp_ln86_1198_reg_1303 <= icmp_ln86_1198_fu_410_p2;
        icmp_ln86_1198_reg_1303_pp0_iter1_reg <= icmp_ln86_1198_reg_1303;
        icmp_ln86_1198_reg_1303_pp0_iter2_reg <= icmp_ln86_1198_reg_1303_pp0_iter1_reg;
        icmp_ln86_1199_reg_1309 <= icmp_ln86_1199_fu_416_p2;
        icmp_ln86_1199_reg_1309_pp0_iter1_reg <= icmp_ln86_1199_reg_1309;
        icmp_ln86_1199_reg_1309_pp0_iter2_reg <= icmp_ln86_1199_reg_1309_pp0_iter1_reg;
        icmp_ln86_1199_reg_1309_pp0_iter3_reg <= icmp_ln86_1199_reg_1309_pp0_iter2_reg;
        icmp_ln86_1200_reg_1315 <= icmp_ln86_1200_fu_422_p2;
        icmp_ln86_1200_reg_1315_pp0_iter1_reg <= icmp_ln86_1200_reg_1315;
        icmp_ln86_1200_reg_1315_pp0_iter2_reg <= icmp_ln86_1200_reg_1315_pp0_iter1_reg;
        icmp_ln86_1200_reg_1315_pp0_iter3_reg <= icmp_ln86_1200_reg_1315_pp0_iter2_reg;
        icmp_ln86_1201_reg_1321 <= icmp_ln86_1201_fu_428_p2;
        icmp_ln86_1201_reg_1321_pp0_iter1_reg <= icmp_ln86_1201_reg_1321;
        icmp_ln86_1201_reg_1321_pp0_iter2_reg <= icmp_ln86_1201_reg_1321_pp0_iter1_reg;
        icmp_ln86_1201_reg_1321_pp0_iter3_reg <= icmp_ln86_1201_reg_1321_pp0_iter2_reg;
        icmp_ln86_1201_reg_1321_pp0_iter4_reg <= icmp_ln86_1201_reg_1321_pp0_iter3_reg;
        icmp_ln86_1202_reg_1327 <= icmp_ln86_1202_fu_434_p2;
        icmp_ln86_1202_reg_1327_pp0_iter1_reg <= icmp_ln86_1202_reg_1327;
        icmp_ln86_1202_reg_1327_pp0_iter2_reg <= icmp_ln86_1202_reg_1327_pp0_iter1_reg;
        icmp_ln86_1202_reg_1327_pp0_iter3_reg <= icmp_ln86_1202_reg_1327_pp0_iter2_reg;
        icmp_ln86_1202_reg_1327_pp0_iter4_reg <= icmp_ln86_1202_reg_1327_pp0_iter3_reg;
        icmp_ln86_1203_reg_1333 <= icmp_ln86_1203_fu_440_p2;
        icmp_ln86_1203_reg_1333_pp0_iter1_reg <= icmp_ln86_1203_reg_1333;
        icmp_ln86_1203_reg_1333_pp0_iter2_reg <= icmp_ln86_1203_reg_1333_pp0_iter1_reg;
        icmp_ln86_1203_reg_1333_pp0_iter3_reg <= icmp_ln86_1203_reg_1333_pp0_iter2_reg;
        icmp_ln86_1203_reg_1333_pp0_iter4_reg <= icmp_ln86_1203_reg_1333_pp0_iter3_reg;
        icmp_ln86_1203_reg_1333_pp0_iter5_reg <= icmp_ln86_1203_reg_1333_pp0_iter4_reg;
        icmp_ln86_1203_reg_1333_pp0_iter6_reg <= icmp_ln86_1203_reg_1333_pp0_iter5_reg;
        icmp_ln86_1204_reg_1339 <= icmp_ln86_1204_fu_446_p2;
        icmp_ln86_1204_reg_1339_pp0_iter1_reg <= icmp_ln86_1204_reg_1339;
        icmp_ln86_1205_reg_1344 <= icmp_ln86_1205_fu_452_p2;
        icmp_ln86_1205_reg_1344_pp0_iter1_reg <= icmp_ln86_1205_reg_1344;
        icmp_ln86_1206_reg_1349 <= icmp_ln86_1206_fu_458_p2;
        icmp_ln86_1206_reg_1349_pp0_iter1_reg <= icmp_ln86_1206_reg_1349;
        icmp_ln86_1206_reg_1349_pp0_iter2_reg <= icmp_ln86_1206_reg_1349_pp0_iter1_reg;
        icmp_ln86_1207_reg_1354 <= icmp_ln86_1207_fu_464_p2;
        icmp_ln86_1207_reg_1354_pp0_iter1_reg <= icmp_ln86_1207_reg_1354;
        icmp_ln86_1207_reg_1354_pp0_iter2_reg <= icmp_ln86_1207_reg_1354_pp0_iter1_reg;
        icmp_ln86_1208_reg_1359 <= icmp_ln86_1208_fu_470_p2;
        icmp_ln86_1208_reg_1359_pp0_iter1_reg <= icmp_ln86_1208_reg_1359;
        icmp_ln86_1208_reg_1359_pp0_iter2_reg <= icmp_ln86_1208_reg_1359_pp0_iter1_reg;
        icmp_ln86_1209_reg_1364 <= icmp_ln86_1209_fu_476_p2;
        icmp_ln86_1209_reg_1364_pp0_iter1_reg <= icmp_ln86_1209_reg_1364;
        icmp_ln86_1209_reg_1364_pp0_iter2_reg <= icmp_ln86_1209_reg_1364_pp0_iter1_reg;
        icmp_ln86_1209_reg_1364_pp0_iter3_reg <= icmp_ln86_1209_reg_1364_pp0_iter2_reg;
        icmp_ln86_1211_reg_1369 <= icmp_ln86_1211_fu_482_p2;
        icmp_ln86_1211_reg_1369_pp0_iter1_reg <= icmp_ln86_1211_reg_1369;
        icmp_ln86_1211_reg_1369_pp0_iter2_reg <= icmp_ln86_1211_reg_1369_pp0_iter1_reg;
        icmp_ln86_1211_reg_1369_pp0_iter3_reg <= icmp_ln86_1211_reg_1369_pp0_iter2_reg;
        icmp_ln86_1212_reg_1374 <= icmp_ln86_1212_fu_488_p2;
        icmp_ln86_1212_reg_1374_pp0_iter1_reg <= icmp_ln86_1212_reg_1374;
        icmp_ln86_1212_reg_1374_pp0_iter2_reg <= icmp_ln86_1212_reg_1374_pp0_iter1_reg;
        icmp_ln86_1212_reg_1374_pp0_iter3_reg <= icmp_ln86_1212_reg_1374_pp0_iter2_reg;
        icmp_ln86_1212_reg_1374_pp0_iter4_reg <= icmp_ln86_1212_reg_1374_pp0_iter3_reg;
        icmp_ln86_1213_reg_1379 <= icmp_ln86_1213_fu_494_p2;
        icmp_ln86_1213_reg_1379_pp0_iter1_reg <= icmp_ln86_1213_reg_1379;
        icmp_ln86_1213_reg_1379_pp0_iter2_reg <= icmp_ln86_1213_reg_1379_pp0_iter1_reg;
        icmp_ln86_1213_reg_1379_pp0_iter3_reg <= icmp_ln86_1213_reg_1379_pp0_iter2_reg;
        icmp_ln86_1213_reg_1379_pp0_iter4_reg <= icmp_ln86_1213_reg_1379_pp0_iter3_reg;
        icmp_ln86_1214_reg_1384 <= icmp_ln86_1214_fu_500_p2;
        icmp_ln86_1214_reg_1384_pp0_iter1_reg <= icmp_ln86_1214_reg_1384;
        icmp_ln86_1214_reg_1384_pp0_iter2_reg <= icmp_ln86_1214_reg_1384_pp0_iter1_reg;
        icmp_ln86_1214_reg_1384_pp0_iter3_reg <= icmp_ln86_1214_reg_1384_pp0_iter2_reg;
        icmp_ln86_1214_reg_1384_pp0_iter4_reg <= icmp_ln86_1214_reg_1384_pp0_iter3_reg;
        icmp_ln86_1215_reg_1389 <= icmp_ln86_1215_fu_506_p2;
        icmp_ln86_1215_reg_1389_pp0_iter1_reg <= icmp_ln86_1215_reg_1389;
        icmp_ln86_1215_reg_1389_pp0_iter2_reg <= icmp_ln86_1215_reg_1389_pp0_iter1_reg;
        icmp_ln86_1215_reg_1389_pp0_iter3_reg <= icmp_ln86_1215_reg_1389_pp0_iter2_reg;
        icmp_ln86_1215_reg_1389_pp0_iter4_reg <= icmp_ln86_1215_reg_1389_pp0_iter3_reg;
        icmp_ln86_1215_reg_1389_pp0_iter5_reg <= icmp_ln86_1215_reg_1389_pp0_iter4_reg;
        icmp_ln86_1216_reg_1394 <= icmp_ln86_1216_fu_512_p2;
        icmp_ln86_1216_reg_1394_pp0_iter1_reg <= icmp_ln86_1216_reg_1394;
        icmp_ln86_1216_reg_1394_pp0_iter2_reg <= icmp_ln86_1216_reg_1394_pp0_iter1_reg;
        icmp_ln86_1216_reg_1394_pp0_iter3_reg <= icmp_ln86_1216_reg_1394_pp0_iter2_reg;
        icmp_ln86_1216_reg_1394_pp0_iter4_reg <= icmp_ln86_1216_reg_1394_pp0_iter3_reg;
        icmp_ln86_1216_reg_1394_pp0_iter5_reg <= icmp_ln86_1216_reg_1394_pp0_iter4_reg;
        icmp_ln86_1216_reg_1394_pp0_iter6_reg <= icmp_ln86_1216_reg_1394_pp0_iter5_reg;
        icmp_ln86_reg_1253 <= icmp_ln86_fu_362_p2;
        icmp_ln86_reg_1253_pp0_iter1_reg <= icmp_ln86_reg_1253;
        or_ln117_1081_reg_1477 <= or_ln117_1081_fu_690_p2;
        or_ln117_1083_reg_1487 <= or_ln117_1083_fu_710_p2;
        or_ln117_1085_reg_1493 <= or_ln117_1085_fu_716_p2;
        or_ln117_1087_reg_1521 <= or_ln117_1087_fu_808_p2;
        or_ln117_1089_reg_1531 <= or_ln117_1089_fu_829_p2;
        or_ln117_1093_reg_1501 <= or_ln117_1093_fu_720_p2;
        or_ln117_1093_reg_1501_pp0_iter3_reg <= or_ln117_1093_reg_1501;
        or_ln117_1093_reg_1501_pp0_iter4_reg <= or_ln117_1093_reg_1501_pp0_iter3_reg;
        or_ln117_1095_reg_1507 <= or_ln117_1095_fu_724_p2;
        or_ln117_1095_reg_1507_pp0_iter3_reg <= or_ln117_1095_reg_1507;
        or_ln117_1095_reg_1507_pp0_iter4_reg <= or_ln117_1095_reg_1507_pp0_iter3_reg;
        or_ln117_1099_reg_1561 <= or_ln117_1099_fu_1047_p2;
        or_ln117_1101_reg_1572 <= or_ln117_1101_fu_1081_p2;
        or_ln117_reg_1444 <= or_ln117_fu_573_p2;
        p_read_388_reg_1248 <= p_read18_int_reg;
        p_read_388_reg_1248_pp0_iter1_reg <= p_read_388_reg_1248;
        p_read_388_reg_1248_pp0_iter2_reg <= p_read_388_reg_1248_pp0_iter1_reg;
        p_read_388_reg_1248_pp0_iter3_reg <= p_read_388_reg_1248_pp0_iter2_reg;
        select_ln117_1156_reg_1482 <= select_ln117_1156_fu_702_p3;
        select_ln117_1162_reg_1526 <= select_ln117_1162_fu_821_p3;
        select_ln117_1168_reg_1556 <= select_ln117_1168_fu_956_p3;
        select_ln117_1174_reg_1567 <= select_ln117_1174_fu_1059_p3;
        select_ln117_1176_reg_1577 <= select_ln117_1176_fu_1093_p3;
        xor_ln104_reg_1399 <= xor_ln104_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1128_p57 = 'bx;

assign agg_result_fu_1128_p58 = ((or_ln117_1102_fu_1116_p2[0:0] == 1'b1) ? select_ln117_1176_reg_1577 : 5'd27);

assign and_ln102_1146_fu_528_p2 = (xor_ln104_reg_1399 & icmp_ln86_1192_reg_1267);

assign and_ln102_1147_fu_542_p2 = (icmp_ln86_1193_reg_1273 & and_ln102_fu_524_p2);

assign and_ln102_1148_fu_599_p2 = (icmp_ln86_1194_reg_1279_pp0_iter1_reg & and_ln104_fu_584_p2);

assign and_ln102_1149_fu_547_p2 = (icmp_ln86_1195_reg_1285 & and_ln102_1146_fu_528_p2);

assign and_ln102_1150_fu_840_p2 = (icmp_ln86_1196_reg_1291_pp0_iter3_reg & and_ln104_229_reg_1416_pp0_iter3_reg);

assign and_ln102_1151_fu_563_p2 = (icmp_ln86_1197_reg_1297 & and_ln102_1147_fu_542_p2);

assign and_ln102_1152_fu_620_p2 = (icmp_ln86_1198_reg_1303_pp0_iter1_reg & and_ln104_230_fu_594_p2);

assign and_ln102_1153_fu_733_p2 = (icmp_ln86_1199_reg_1309_pp0_iter2_reg & and_ln102_1148_reg_1459);

assign and_ln102_1154_fu_737_p2 = (icmp_ln86_1200_reg_1315_pp0_iter2_reg & and_ln104_231_reg_1466);

assign and_ln102_1155_fu_568_p2 = (icmp_ln86_1201_reg_1321 & and_ln104_232_fu_557_p2);

assign and_ln102_1156_fu_864_p2 = (icmp_ln86_1202_reg_1327_pp0_iter3_reg & and_ln102_1150_fu_840_p2);

assign and_ln102_1157_fu_1067_p2 = (icmp_ln86_1203_reg_1333_pp0_iter5_reg & and_ln104_233_reg_1544_pp0_iter5_reg);

assign and_ln102_1158_fu_625_p2 = (icmp_ln86_1204_reg_1339_pp0_iter1_reg & and_ln102_1151_reg_1438);

assign and_ln102_1159_fu_634_p2 = (and_ln102_1171_fu_629_p2 & and_ln102_1147_reg_1422);

assign and_ln102_1160_fu_741_p2 = (icmp_ln86_1206_reg_1349_pp0_iter2_reg & and_ln102_1152_reg_1472);

assign and_ln102_1161_fu_750_p2 = (and_ln104_230_reg_1454 & and_ln102_1172_fu_745_p2);

assign and_ln102_1162_fu_755_p2 = (icmp_ln86_1208_reg_1359_pp0_iter2_reg & and_ln102_1153_fu_733_p2);

assign and_ln102_1163_fu_874_p2 = (and_ln102_1173_fu_869_p2 & and_ln102_1148_reg_1459_pp0_iter3_reg);

assign and_ln102_1164_fu_879_p2 = (tmp_fu_833_p3 & and_ln102_1154_reg_1515);

assign and_ln102_1165_fu_889_p2 = (and_ln104_231_reg_1466_pp0_iter3_reg & and_ln102_1174_fu_884_p2);

assign and_ln102_1166_fu_978_p2 = (and_ln104_232_reg_1433_pp0_iter4_reg & and_ln102_1175_fu_973_p2);

assign and_ln102_1167_fu_983_p2 = (icmp_ln86_1213_reg_1379_pp0_iter4_reg & and_ln102_1156_reg_1550);

assign and_ln102_1168_fu_992_p2 = (and_ln102_1176_fu_987_p2 & and_ln102_1150_reg_1538);

assign and_ln102_1169_fu_1071_p2 = (icmp_ln86_1215_reg_1389_pp0_iter5_reg & and_ln102_1157_fu_1067_p2);

assign and_ln102_1170_fu_1111_p2 = (and_ln104_233_reg_1544_pp0_iter6_reg & and_ln102_1177_fu_1106_p2);

assign and_ln102_1171_fu_629_p2 = (xor_ln104_575_fu_615_p2 & icmp_ln86_1205_reg_1344_pp0_iter1_reg);

assign and_ln102_1172_fu_745_p2 = (xor_ln104_576_fu_728_p2 & icmp_ln86_1207_reg_1354_pp0_iter2_reg);

assign and_ln102_1173_fu_869_p2 = (xor_ln104_577_fu_854_p2 & icmp_ln86_1209_reg_1364_pp0_iter3_reg);

assign and_ln102_1174_fu_884_p2 = (xor_ln104_578_fu_859_p2 & icmp_ln86_1211_reg_1369_pp0_iter3_reg);

assign and_ln102_1175_fu_973_p2 = (xor_ln104_579_fu_963_p2 & icmp_ln86_1212_reg_1374_pp0_iter4_reg);

assign and_ln102_1176_fu_987_p2 = (xor_ln104_580_fu_968_p2 & icmp_ln86_1214_reg_1384_pp0_iter4_reg);

assign and_ln102_1177_fu_1106_p2 = (xor_ln104_581_fu_1101_p2 & icmp_ln86_1216_reg_1394_pp0_iter6_reg);

assign and_ln102_fu_524_p2 = (icmp_ln86_reg_1253 & icmp_ln86_1191_reg_1261);

assign and_ln104_229_fu_537_p2 = (xor_ln104_reg_1399 & xor_ln104_570_fu_532_p2);

assign and_ln104_230_fu_594_p2 = (xor_ln104_571_fu_589_p2 & and_ln102_reg_1405);

assign and_ln104_231_fu_609_p2 = (xor_ln104_572_fu_604_p2 & and_ln104_fu_584_p2);

assign and_ln104_232_fu_557_p2 = (xor_ln104_573_fu_552_p2 & and_ln102_1146_fu_528_p2);

assign and_ln104_233_fu_849_p2 = (xor_ln104_574_fu_844_p2 & and_ln104_229_reg_1416_pp0_iter3_reg);

assign and_ln104_fu_584_p2 = (xor_ln104_569_fu_579_p2 & icmp_ln86_reg_1253_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1128_p59;

assign icmp_ln86_1191_fu_368_p2 = (($signed(p_read19_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1192_fu_374_p2 = (($signed(p_read10_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1193_fu_380_p2 = (($signed(p_read3_int_reg) < $signed(18'd1366)) ? 1'b1 : 1'b0);

assign icmp_ln86_1194_fu_386_p2 = (($signed(p_read3_int_reg) < $signed(18'd1427)) ? 1'b1 : 1'b0);

assign icmp_ln86_1195_fu_392_p2 = (($signed(p_read8_int_reg) < $signed(18'd317)) ? 1'b1 : 1'b0);

assign icmp_ln86_1196_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd150)) ? 1'b1 : 1'b0);

assign icmp_ln86_1197_fu_404_p2 = (($signed(p_read8_int_reg) < $signed(18'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_1198_fu_410_p2 = (($signed(p_read13_int_reg) < $signed(18'd37)) ? 1'b1 : 1'b0);

assign icmp_ln86_1199_fu_416_p2 = (($signed(p_read3_int_reg) < $signed(18'd1170)) ? 1'b1 : 1'b0);

assign icmp_ln86_1200_fu_422_p2 = (($signed(p_read1_int_reg) < $signed(18'd194769)) ? 1'b1 : 1'b0);

assign icmp_ln86_1201_fu_428_p2 = (($signed(p_read19_int_reg) < $signed(18'd22017)) ? 1'b1 : 1'b0);

assign icmp_ln86_1202_fu_434_p2 = (($signed(p_read14_int_reg) < $signed(18'd212)) ? 1'b1 : 1'b0);

assign icmp_ln86_1203_fu_440_p2 = (($signed(p_read3_int_reg) < $signed(18'd3379)) ? 1'b1 : 1'b0);

assign icmp_ln86_1204_fu_446_p2 = (($signed(p_read17_int_reg) < $signed(18'd37767)) ? 1'b1 : 1'b0);

assign icmp_ln86_1205_fu_452_p2 = (($signed(p_read11_int_reg) < $signed(18'd883)) ? 1'b1 : 1'b0);

assign icmp_ln86_1206_fu_458_p2 = (($signed(p_read12_int_reg) < $signed(18'd231)) ? 1'b1 : 1'b0);

assign icmp_ln86_1207_fu_464_p2 = (($signed(p_read2_int_reg) < $signed(18'd260575)) ? 1'b1 : 1'b0);

assign icmp_ln86_1208_fu_470_p2 = (($signed(p_read7_int_reg) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_1209_fu_476_p2 = (($signed(p_read16_int_reg) < $signed(18'd103354)) ? 1'b1 : 1'b0);

assign icmp_ln86_1211_fu_482_p2 = (($signed(p_read19_int_reg) < $signed(18'd86529)) ? 1'b1 : 1'b0);

assign icmp_ln86_1212_fu_488_p2 = (($signed(p_read9_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1213_fu_494_p2 = (($signed(p_read15_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_1214_fu_500_p2 = (($signed(p_read6_int_reg) < $signed(18'd14856)) ? 1'b1 : 1'b0);

assign icmp_ln86_1215_fu_506_p2 = (($signed(p_read19_int_reg) < $signed(18'd39425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1216_fu_512_p2 = (($signed(p_read3_int_reg) < $signed(18'd3623)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_362_p2 = (($signed(p_read5_int_reg) < $signed(18'd58)) ? 1'b1 : 1'b0);

assign or_ln117_1078_fu_648_p2 = (or_ln117_reg_1444 | and_ln102_1158_fu_625_p2);

assign or_ln117_1079_fu_660_p2 = (or_ln117_reg_1444 | and_ln102_1151_reg_1438);

assign or_ln117_1080_fu_676_p2 = (or_ln117_1079_fu_660_p2 | and_ln102_1159_fu_634_p2);

assign or_ln117_1081_fu_690_p2 = (or_ln117_reg_1444 | and_ln102_1147_reg_1422);

assign or_ln117_1082_fu_760_p2 = (or_ln117_1081_reg_1477 | and_ln102_1160_fu_741_p2);

assign or_ln117_1083_fu_710_p2 = (or_ln117_1081_fu_690_p2 | and_ln102_1152_fu_620_p2);

assign or_ln117_1084_fu_776_p2 = (or_ln117_1083_reg_1487 | and_ln102_1161_fu_750_p2);

assign or_ln117_1085_fu_716_p2 = (or_ln117_reg_1444 | and_ln102_reg_1405);

assign or_ln117_1086_fu_796_p2 = (or_ln117_1085_reg_1493 | and_ln102_1162_fu_755_p2);

assign or_ln117_1087_fu_808_p2 = (or_ln117_1085_reg_1493 | and_ln102_1153_fu_733_p2);

assign or_ln117_1088_fu_894_p2 = (or_ln117_1087_reg_1521 | and_ln102_1163_fu_874_p2);

assign or_ln117_1089_fu_829_p2 = (or_ln117_1085_reg_1493 | and_ln102_1148_reg_1459);

assign or_ln117_1090_fu_906_p2 = (or_ln117_1089_reg_1531 | and_ln102_1164_fu_879_p2);

assign or_ln117_1091_fu_918_p2 = (or_ln117_1089_reg_1531 | and_ln102_1154_reg_1515);

assign or_ln117_1092_fu_934_p2 = (or_ln117_1091_fu_918_p2 | and_ln102_1165_fu_889_p2);

assign or_ln117_1093_fu_720_p2 = (or_ln117_reg_1444 | icmp_ln86_reg_1253_pp0_iter1_reg);

assign or_ln117_1094_fu_997_p2 = (or_ln117_1093_reg_1501_pp0_iter4_reg | and_ln102_1166_fu_978_p2);

assign or_ln117_1095_fu_724_p2 = (icmp_ln86_reg_1253_pp0_iter1_reg | and_ln102_1146_reg_1411);

assign or_ln117_1096_fu_1009_p2 = (or_ln117_1095_reg_1507_pp0_iter4_reg | and_ln102_1167_fu_983_p2);

assign or_ln117_1097_fu_1021_p2 = (or_ln117_1095_reg_1507_pp0_iter4_reg | and_ln102_1156_reg_1550);

assign or_ln117_1098_fu_1033_p2 = (or_ln117_1097_fu_1021_p2 | and_ln102_1168_fu_992_p2);

assign or_ln117_1099_fu_1047_p2 = (or_ln117_1095_reg_1507_pp0_iter4_reg | and_ln102_1150_reg_1538);

assign or_ln117_1100_fu_1076_p2 = (or_ln117_1099_reg_1561 | and_ln102_1169_fu_1071_p2);

assign or_ln117_1101_fu_1081_p2 = (or_ln117_1099_reg_1561 | and_ln102_1157_fu_1067_p2);

assign or_ln117_1102_fu_1116_p2 = (or_ln117_1101_reg_1572 | and_ln102_1170_fu_1111_p2);

assign or_ln117_fu_573_p2 = (and_ln102_1155_fu_568_p2 | and_ln102_1149_fu_547_p2);

assign select_ln117_1153_fu_664_p3 = ((or_ln117_1078_fu_648_p2[0:0] == 1'b1) ? select_ln117_fu_653_p3 : 2'd3);

assign select_ln117_1154_fu_682_p3 = ((or_ln117_1079_fu_660_p2[0:0] == 1'b1) ? zext_ln117_132_fu_672_p1 : 3'd4);

assign select_ln117_1155_fu_694_p3 = ((or_ln117_1080_fu_676_p2[0:0] == 1'b1) ? select_ln117_1154_fu_682_p3 : 3'd5);

assign select_ln117_1156_fu_702_p3 = ((or_ln117_1081_fu_690_p2[0:0] == 1'b1) ? select_ln117_1155_fu_694_p3 : 3'd6);

assign select_ln117_1157_fu_765_p3 = ((or_ln117_1082_fu_760_p2[0:0] == 1'b1) ? select_ln117_1156_reg_1482 : 3'd7);

assign select_ln117_1158_fu_781_p3 = ((or_ln117_1083_reg_1487[0:0] == 1'b1) ? zext_ln117_133_fu_772_p1 : 4'd8);

assign select_ln117_1159_fu_788_p3 = ((or_ln117_1084_fu_776_p2[0:0] == 1'b1) ? select_ln117_1158_fu_781_p3 : 4'd9);

assign select_ln117_1160_fu_801_p3 = ((or_ln117_1085_reg_1493[0:0] == 1'b1) ? select_ln117_1159_fu_788_p3 : 4'd10);

assign select_ln117_1161_fu_813_p3 = ((or_ln117_1086_fu_796_p2[0:0] == 1'b1) ? select_ln117_1160_fu_801_p3 : 4'd11);

assign select_ln117_1162_fu_821_p3 = ((or_ln117_1087_fu_808_p2[0:0] == 1'b1) ? select_ln117_1161_fu_813_p3 : 4'd12);

assign select_ln117_1163_fu_899_p3 = ((or_ln117_1088_fu_894_p2[0:0] == 1'b1) ? select_ln117_1162_reg_1526 : 4'd13);

assign select_ln117_1164_fu_911_p3 = ((or_ln117_1089_reg_1531[0:0] == 1'b1) ? select_ln117_1163_fu_899_p3 : 4'd14);

assign select_ln117_1165_fu_922_p3 = ((or_ln117_1090_fu_906_p2[0:0] == 1'b1) ? select_ln117_1164_fu_911_p3 : 4'd15);

assign select_ln117_1166_fu_940_p3 = ((or_ln117_1091_fu_918_p2[0:0] == 1'b1) ? zext_ln117_134_fu_930_p1 : 5'd16);

assign select_ln117_1167_fu_948_p3 = ((or_ln117_1092_fu_934_p2[0:0] == 1'b1) ? select_ln117_1166_fu_940_p3 : 5'd17);

assign select_ln117_1168_fu_956_p3 = ((or_ln117_1093_reg_1501_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1167_fu_948_p3 : 5'd18);

assign select_ln117_1169_fu_1002_p3 = ((or_ln117_1094_fu_997_p2[0:0] == 1'b1) ? select_ln117_1168_reg_1556 : 5'd19);

assign select_ln117_1170_fu_1014_p3 = ((or_ln117_1095_reg_1507_pp0_iter4_reg[0:0] == 1'b1) ? select_ln117_1169_fu_1002_p3 : 5'd20);

assign select_ln117_1171_fu_1025_p3 = ((or_ln117_1096_fu_1009_p2[0:0] == 1'b1) ? select_ln117_1170_fu_1014_p3 : 5'd21);

assign select_ln117_1172_fu_1039_p3 = ((or_ln117_1097_fu_1021_p2[0:0] == 1'b1) ? select_ln117_1171_fu_1025_p3 : 5'd22);

assign select_ln117_1173_fu_1051_p3 = ((or_ln117_1098_fu_1033_p2[0:0] == 1'b1) ? select_ln117_1172_fu_1039_p3 : 5'd23);

assign select_ln117_1174_fu_1059_p3 = ((or_ln117_1099_fu_1047_p2[0:0] == 1'b1) ? select_ln117_1173_fu_1051_p3 : 5'd24);

assign select_ln117_1175_fu_1086_p3 = ((or_ln117_1100_fu_1076_p2[0:0] == 1'b1) ? select_ln117_1174_reg_1567 : 5'd25);

assign select_ln117_1176_fu_1093_p3 = ((or_ln117_1101_fu_1081_p2[0:0] == 1'b1) ? select_ln117_1175_fu_1086_p3 : 5'd26);

assign select_ln117_fu_653_p3 = ((or_ln117_reg_1444[0:0] == 1'b1) ? zext_ln117_fu_644_p1 : 2'd2);

assign tmp_fu_833_p3 = p_read_388_reg_1248_pp0_iter3_reg[32'd17];

assign xor_ln104_569_fu_579_p2 = (icmp_ln86_1191_reg_1261_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_570_fu_532_p2 = (icmp_ln86_1192_reg_1267 ^ 1'd1);

assign xor_ln104_571_fu_589_p2 = (icmp_ln86_1193_reg_1273_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_572_fu_604_p2 = (icmp_ln86_1194_reg_1279_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_573_fu_552_p2 = (icmp_ln86_1195_reg_1285 ^ 1'd1);

assign xor_ln104_574_fu_844_p2 = (icmp_ln86_1196_reg_1291_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_575_fu_615_p2 = (icmp_ln86_1197_reg_1297_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_576_fu_728_p2 = (icmp_ln86_1198_reg_1303_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_577_fu_854_p2 = (icmp_ln86_1199_reg_1309_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_578_fu_859_p2 = (icmp_ln86_1200_reg_1315_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_579_fu_963_p2 = (icmp_ln86_1201_reg_1321_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_580_fu_968_p2 = (icmp_ln86_1202_reg_1327_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_581_fu_1101_p2 = (icmp_ln86_1203_reg_1333_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_518_p2 = (icmp_ln86_fu_362_p2 ^ 1'd1);

assign xor_ln117_fu_639_p2 = (1'd1 ^ and_ln102_1149_reg_1428);

assign zext_ln117_132_fu_672_p1 = select_ln117_1153_fu_664_p3;

assign zext_ln117_133_fu_772_p1 = select_ln117_1157_fu_765_p3;

assign zext_ln117_134_fu_930_p1 = select_ln117_1165_fu_922_p3;

assign zext_ln117_fu_644_p1 = xor_ln117_fu_639_p2;

endmodule //conifer_jettag_accelerator_decision_function_45
