INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.sim/sim_1/synth/timing/ClockTest_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/MotorTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MotorTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/CarTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.srcs/sim_1/new/ClockTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP/Desktop/Lab5/Lab5.sim/sim_1/synth/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/Users/TEMP/Desktop/Lab5/Lab5.sim/sim_1/synth/timing/glbl.v:6]
