Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rx' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sim_1/new/Top_tb.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_reg_write_mem_wb' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'i_direc_de_escritura_en_reg' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_reset' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Instruction_decode.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_wea' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_MEM.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_ena' [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_MEM.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM_default
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Registros_default
Compiling module xil_defaultlib.Instruction_decode
Compiling module xil_defaultlib.latch_idex
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.etapa_ex
Compiling module xil_defaultlib.latch_exmem
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.Etapa_MEM
Compiling module xil_defaultlib.latch_memwb
Compiling module xil_defaultlib.etapa_wb
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.Data_hazard_detection_unit
Compiling module xil_defaultlib.Baud_gen
Compiling module xil_defaultlib.RX
Compiling module xil_defaultlib.TX
Compiling module xil_defaultlib.Basys3_7SegmentMultiplexing
Compiling module xil_defaultlib.pulse_generator
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
