+---------------------------------------------------------------------+
|  Log file: mau.characterize.log                                     |
|  Compiler version: 9.7.0 (da5115f)                                  |
|  Created on: Mon Mar 18 10:04:18 2024                               |
|  Run ID: d38c234a2b012315                                           |
+---------------------------------------------------------------------+

Match+Action Resource Usage
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                 1                  |    2    |   3    |    4    |  5   |        6        |   7   |         8         |      9       |    10   |   11  |          12         |      13      |     14    |      15      |   16   |     17    |       18       |      19      |    20   |       21      |    22   |
|               Table                |   Dir   | Stage  |    P4   | Mem  |      Total      | Total |       Table       |    Match     |   TCAM  |  SRAM |        Match        |     Imm.     |    TCAM   |     SRAM     |   P4   |   Action  |     Ideal      |    Actual    |   TCAM  |      SRAM     |   SRAM  |
|                Name                |         |        |  Lookup | Type |      SRAMs      | TCAMs |      Entries      |     Bits     |  Over-  | Over- |       Overhead      |    Action    |    Bits   |     Bits     | Action |    Bits   |     Match      |    Match     |  Match  |     Match     |  Action |
|                                    |         |        | Type(s) |      | TOT(M/A/S/MT/I) |       |     Requested     |     Per      |   head  |  head |      Structure      |     Data     |    Per    |     Per      |  Bits  |    Per    |    Entries-    |   Entries-   | Packing |    Packing    | Packing |
|                                    |         |        |         |      |     (legend     |       |         /         |    Entry     |   Bits  |  Bits | NT/AI/AD/M/S/SL/V/I |      in      |   Entry   |    Entry     |        |   Entry   |     Number     |    Number    |   Eff.  |      Eff.     |   Eff.  |
|                                    |         |        |         |      |      below)     |       |     Allocated     |  R/A(diff)   |   Per   |  Per  |       (legend       |   Overhead   | R/A(diff) |  R/A(diff)   |        | R/A(diff) |      Per       |     Per      |  Ideal/ |     Ideal/    |  Ideal/ |
|                                    |         |        |         |      |                 |       |       (diff)      |              |  Entry  | Entry |        below)       |  R/A(diff)   |           |              |        |           |     Memory     |    Memory    |  Actual |     Actual    |  Actual |
|                                    |         |        |         |      |                 |       |                   |              | ver/vld |       |                     |              |           |              |        |           |     Units      |    Units     |         |               |         |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |     (bits)     |    (bits)    |         |               |         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| SwitchIngressParser.$PORT_METADATA | ingress | parser |  exact  | buf  |  0 (0/0/0/0/0)  |   0   |   288 / 288 (0)   |  9 / 0 (-9)  |    0    |   0   |   0/0/0/0/0/0/0/0   | 64 / 0 (-64) | 0 / 0 (0) |  0 / 0 (0)   |   64   | 0 / 0 (0) |  1 in 2 (128)  | 1 in 1 (64)  |  - / -  |     - / -     |  - / -  |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|  SwitchIngress.tb_init_switch_id   | ingress |   0    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  | 0 / 0 (0) |  0 / 0 (0)   |   32   | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|            tbl_lldpd389            |  egress |   0    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|           stage 0 totals           |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|      SwitchIngress.broadcast       | ingress |   1    |  exact  | sram |  1 (1/0/0/0/0)  |   0   |  32 / 1024 (992)  |  9 / 2 (-7)  |    0    |   20  |   0/0/0/0/0/0/4/16  | 16 / 16 (0)  | 0 / 0 (0) | 29 / 22 (-7) |   16   | 0 / 0 (0) |  5 in 1 (128)  | 1 in 1 (128) |  - / -  | 97.7% / 12.5% |  - / -  |
|    SwitchIngress.tb_check_link     | ingress |   1    |  exact  | sram |  4 (4/0/0/0/0)  |   0   | 512 / 4096 (3584) | 57 / 49 (-8) |    0    |   13  |   0/0/0/0/0/0/4/9   |  9 / 9 (0)   | 0 / 0 (0) | 70 / 62 (-8) |   0    | 0 / 0 (0) | 15 in 8 (1024) | 1 in 1 (128) |  - / -  | 96.7% / 43.8% |  - / -  |
|            tbl_lldpd293            | ingress |   1    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|            tbl_lldpd317            | ingress |   1    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   32  |   0/0/0/0/0/0/0/32  | 32 / 32 (0)  | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|            tbl_lldpd390            |  egress |   1    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|           stage 1 totals           |    -    |   -    |    -    |  -   |  5 (5/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|            tbl_lldpd298            | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   6   |   0/0/0/0/0/0/0/6   |  6 / 6 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|            tbl_lldpd303            | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|            tbl_lldpd308            | ingress |   2    |    -    | sram |  0 (0/0/0/0/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   6   |   0/0/0/0/0/0/0/6   |  6 / 6 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  1 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|           stage 2 totals           |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|       SwitchIngress.shift_c        | ingress |   3    |  exact  | sram |  1 (1/0/0/0/0)  |   0   |  512 / 1024 (512) |  6 / 6 (0)   |    0    |   36  |   0/0/0/0/0/0/4/32  | 32 / 32 (0)  | 0 / 0 (0) | 42 / 42 (0)  |   0    | 0 / 0 (0) | 10 in 3 (384)  | 1 in 1 (128) |  - / -  | 99.0% / 25.0% |  - / -  |
|           stage 3 totals           |    -    |   -    |    -    |  -   |  1 (1/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|            tbl_lldpd313            | ingress |   4    |    -    |  -   |  2 (0/0/0/2/0)  |   0   |     0 / 0 (0)     |  0 / 0 (0)   |    0    |   0   |   0/0/0/0/0/0/0/0   |  0 / 0 (0)   | 0 / 0 (0) |  0 / 0 (0)   |   0    | 0 / 0 (0) |   0 in 0 (0)   |  0 in 0 (0)  |  - / -  |     - / -     |  - / -  |
|           stage 4 totals           |    -    |   -    |    -    |  -   |  2 (0/0/0/2/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|      overall totals (ingress)      |    -    |   -    |    -    |  -   |  8 (6/0/0/2/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|      overall totals (egress)       |    -    |   -    |    -    |  -   |  0 (0/0/0/0/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
|                                    |         |        |         |      |                 |       |                   |              |         |       |                     |              |           |              |        |           |                |              |         |               |         |
|           overall totals           |    -    |   -    |    -    |  -   |  8 (6/0/0/2/0)  |   0   |         -         |      -       |    -    |   -   |          -          |      -       |     -     |      -       |   -    |     -     |       -        |      -       |    -    |       -       |    -    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Total SRAMs Legend:
TOT (M/A/S/MT/I)
TOT = Total
M = Match
A = Action
S = Statistics
MT = Meter / Stateful / Selection
I = Ternary Indirection

Match Overhead Structure Legend:
NT/AI/AD/M/S/SL/V/I
NT = Next Table Pointer
AI = Action Instruction Pointer
AD = Action Data Pointer
M = Meter/Selection/Stateful Pointer
S = Statistics Pointer
SL = Selection Length
V = Entry Version
I = Immediate Action Data





+----------------------------------------------------------------+
    OVERHEAD STRUCTURES
+----------------------------------------------------------------+

+----------------------------------------------------------------+
   SwitchIngress.broadcast
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [15:0] (16 bits)

  Total bits: 20
+----------------------------------------------------------------+
   SwitchIngress.shift_c
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [31:0] (32 bits)

  Total bits: 36
+----------------------------------------------------------------+
   SwitchIngress.tb_check_link
+----------------------------------------------------------------+
Match Overhead:
  Field --version_valid-- [3:0] (4 bits)
  Field --immediate-- [8:0] (9 bits)

  Total bits: 13
+----------------------------------------------------------------+
   SwitchIngress.tb_init_switch_id
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_lldpd293
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_lldpd298
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [5:0] (6 bits)

  Total bits: 6
+----------------------------------------------------------------+
   tbl_lldpd303
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_lldpd308
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [5:0] (6 bits)

  Total bits: 6
+----------------------------------------------------------------+
   tbl_lldpd313
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_lldpd317
+----------------------------------------------------------------+
Match Overhead:
  Field --immediate-- [31:0] (32 bits)

  Total bits: 32
+----------------------------------------------------------------+
   tbl_lldpd389
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0
+----------------------------------------------------------------+
   tbl_lldpd390
+----------------------------------------------------------------+
Match Overhead:

  Total bits: 0





+----------------------------------------------------------------+
    MATCH AND ACTION FORMATS
+----------------------------------------------------------------+

+----------------------------------------------------------------+
  SwitchIngress.broadcast
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.broadcast
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [1:0]       : in bits [1:0]
       Field immediate [15:0]   : in bits [17:2]
       Field version [3:0]      : in bits [115:112]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngress.shift_c
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.shift_c
+------------------------------------------------+
Stage 3:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [5:0]       : in bits [5:0]
       Field immediate [31:0]   : in bits [37:6]
       Field version [3:0]      : in bits [115:112]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngress.tb_check_link
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.tb_check_link
+------------------------------------------------+
Stage 1:
Pack Format:
  table_word_width: 128
  memory_word_width: 128
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field action [1:0]                    : in bits [1:0]
       Field immediate [8:0]                 : in bits [10:2]
       Field version [3:0]                   : in bits [115:112]
       Field hdr.lldp.port_id [15:9]         : in bits [79:73]
       Field ig_intr_md.ingress_port [7:0]   : in bits [39:32]
       Field hdr.lldp.switch_id [7:0]        : in bits [47:40]
       Field hdr.lldp.switch_id [15:8]       : in bits [55:48]
       Field hdr.lldp.switch_id [23:16]      : in bits [63:56]
       Field hdr.lldp.switch_id [31:24]      : in bits [71:64]
    ]
  ]
+----------------------------------------------------------------+
  SwitchIngress.tb_init_switch_id
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngress.tb_init_switch_id
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  SwitchIngressParser.$PORT_METADATA
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for SwitchIngressParser.$PORT_METADATA
+------------------------------------------------+
Stage -1:
Pack Format:
  table_word_width: 64
  memory_word_width: 64
  entries_per_table_word: 1
  number_memory_units_per_table_word: 1
  entry_list: [
    entry_number : 0
    field_list : [
       Field ig_intr_md [63:0]   : in bits [63:0]
    ]
  ]
+----------------------------------------------------------------+
  tbl_lldpd293
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd293
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd298
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd298
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd303
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd303
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd308
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd308
+------------------------------------------------+
Stage 2:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd313
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd313
+------------------------------------------------+
Stage 4:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd317
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd317
+------------------------------------------------+
Stage 1:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd389
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd389
+------------------------------------------------+
Stage 0:
No match entries required.
+----------------------------------------------------------------+
  tbl_lldpd390
+----------------------------------------------------------------+
+------------------------------------------------+
   Match format for tbl_lldpd390
+------------------------------------------------+
Stage 1:
No match entries required.
