

================================================================
== Vivado HLS Report for 'advios_controlLeds'
================================================================
* Date:           Wed Oct 12 22:54:08 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (7)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !82

ST_1: StgValue_6 (8)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !86

ST_1: StgValue_7 (9)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !90

ST_1: StgValue_8 (10)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inSwitch), !map !94

ST_1: StgValue_9 (11)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outLeds), !map !98

ST_1: StgValue_10 (12)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %count), !map !102

ST_1: StgValue_11 (13)  [1/1] 0.00ns  loc: ../temp/advios.cpp:17
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_12 (14)  [1/1] 0.00ns  loc: ../temp/advios.cpp:18
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_13 (15)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_14 (16)  [1/1] 0.00ns  loc: ../temp/advios.cpp:20
_ZN7_ap_sc_7sc_core4waitEi.exit:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %inSwitch) nounwind

ST_1: StgValue_15 (17)  [1/1] 0.00ns  loc: ../temp/advios.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str7, i32 0, i32 0, i4* %outLeds) nounwind

ST_1: StgValue_16 (18)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:11  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [12 x i8]* @p_str13) nounwind

ST_1: tmp_2 (19)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_18 (20)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:13  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (21)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:14  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_20 (22)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:15  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: empty (23)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:16  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_4 (24)  [1/1] 0.00ns  loc: ../temp/advios.cpp:19
_ZN7_ap_sc_7sc_core4waitEi.exit:17  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_2)


 <State 2>: 0.00ns
ST_2: StgValue_23 (25)  [1/1] 0.00ns  loc: ../temp/advios.cpp:21
_ZN7_ap_sc_7sc_core4waitEi.exit:18  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: StgValue_24 (26)  [1/1] 0.00ns  loc: ../temp/advios.cpp:22
_ZN7_ap_sc_7sc_core4waitEi.exit:19  br label %0


 <State 3>: 3.10ns
ST_3: val_V (28)  [1/1] 0.00ns  loc: ../temp/advios.cpp:25
:0  %val_V = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_3: tmp (29)  [1/1] 3.10ns  loc: ../temp/advios.cpp:25
:1  %tmp = icmp eq i4 %val_V, 0

ST_3: StgValue_27 (30)  [1/1] 0.00ns  loc: ../temp/advios.cpp:25
:2  br i1 %tmp, label %1, label %5

ST_3: val_V_1 (38)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:0  %val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_3: tmp_1 (39)  [1/1] 3.10ns  loc: ../temp/advios.cpp:27
:1  %tmp_1 = icmp eq i4 %val_V_1, -8

ST_3: StgValue_30 (40)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:2  br i1 %tmp_1, label %2, label %3

ST_3: val_V_5 (42)  [1/1] 0.00ns  loc: ../temp/advios.cpp:28
:0  %val_V_5 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %count)

ST_3: StgValue_32 (43)  [1/1] 0.00ns  loc: ../temp/advios.cpp:28
:1  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %val_V_5)

ST_3: StgValue_33 (44)  [1/1] 0.00ns
:2  br label %4

ST_3: StgValue_34 (46)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:0  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 0)

ST_3: StgValue_35 (47)  [1/1] 0.00ns  loc: ../temp/advios.cpp:27
:1  br label %4

ST_3: StgValue_36 (49)  [1/1] 0.00ns  loc: ../temp/advios.cpp:29
:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 4>: 2.07ns
ST_4: val_V_6 (32)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:0  %val_V_6 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %ctrl)

ST_4: val_V_7 (33)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:1  %val_V_7 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %inSwitch)

ST_4: r_V (34)  [1/1] 2.07ns  loc: ../temp/advios.cpp:32
:2  %r_V = and i4 %val_V_7, %val_V_6

ST_4: StgValue_40 (35)  [1/1] 0.00ns  loc: ../temp/advios.cpp:32
:3  call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %outLeds, i4 %r_V)

ST_4: StgValue_41 (36)  [1/1] 0.00ns
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2

ST_4: StgValue_42 (51)  [1/1] 0.00ns  loc: ../temp/advios.cpp:34
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: StgValue_43 (52)  [1/1] 0.00ns  loc: ../temp/advios.cpp:35
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.1ns
The critical path consists of the following:
	wire read on port 'ctrl' (../temp/advios.cpp:25) [28]  (0 ns)
	'icmp' operation ('tmp', ../temp/advios.cpp:25) [29]  (3.1 ns)

 <State 4>: 2.07ns
The critical path consists of the following:
	wire read on port 'ctrl' (../temp/advios.cpp:32) [32]  (0 ns)
	'and' operation ('r.V', ../temp/advios.cpp:32) [34]  (2.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
