.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* P0_1 */
.set P0_1__0__MASK, 0x40
.set P0_1__0__PC, CYREG_PRT1_PC6
.set P0_1__0__PORT, 1
.set P0_1__0__SHIFT, 6
.set P0_1__AG, CYREG_PRT1_AG
.set P0_1__AMUX, CYREG_PRT1_AMUX
.set P0_1__BIE, CYREG_PRT1_BIE
.set P0_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set P0_1__BYP, CYREG_PRT1_BYP
.set P0_1__CTL, CYREG_PRT1_CTL
.set P0_1__DM0, CYREG_PRT1_DM0
.set P0_1__DM1, CYREG_PRT1_DM1
.set P0_1__DM2, CYREG_PRT1_DM2
.set P0_1__DR, CYREG_PRT1_DR
.set P0_1__INP_DIS, CYREG_PRT1_INP_DIS
.set P0_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set P0_1__LCD_EN, CYREG_PRT1_LCD_EN
.set P0_1__MASK, 0x40
.set P0_1__PORT, 1
.set P0_1__PRT, CYREG_PRT1_PRT
.set P0_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set P0_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set P0_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set P0_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set P0_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set P0_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set P0_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set P0_1__PS, CYREG_PRT1_PS
.set P0_1__SHIFT, 6
.set P0_1__SLW, CYREG_PRT1_SLW

/* left */
.set left__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set left__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set left__INTC_MASK, 0x02
.set left__INTC_NUMBER, 1
.set left__INTC_PRIOR_NUM, 7
.set left__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set left__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set left__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_1 */
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT0_PC0
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x80
.set Pin_2__0__PC, CYREG_PRT1_PC7
.set Pin_2__0__PORT, 1
.set Pin_2__0__SHIFT, 7
.set Pin_2__AG, CYREG_PRT1_AG
.set Pin_2__AMUX, CYREG_PRT1_AMUX
.set Pin_2__BIE, CYREG_PRT1_BIE
.set Pin_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_2__BYP, CYREG_PRT1_BYP
.set Pin_2__CTL, CYREG_PRT1_CTL
.set Pin_2__DM0, CYREG_PRT1_DM0
.set Pin_2__DM1, CYREG_PRT1_DM1
.set Pin_2__DM2, CYREG_PRT1_DM2
.set Pin_2__DR, CYREG_PRT1_DR
.set Pin_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_2__MASK, 0x80
.set Pin_2__PORT, 1
.set Pin_2__PRT, CYREG_PRT1_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_2__PS, CYREG_PRT1_PS
.set Pin_2__SHIFT, 7
.set Pin_2__SLW, CYREG_PRT1_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x04
.set Pin_3__0__PC, CYREG_PRT0_PC2
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 2
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x04
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 2
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x04
.set Pin_4__0__PC, CYREG_PRT12_PC2
.set Pin_4__0__PORT, 12
.set Pin_4__0__SHIFT, 2
.set Pin_4__AG, CYREG_PRT12_AG
.set Pin_4__BIE, CYREG_PRT12_BIE
.set Pin_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_4__BYP, CYREG_PRT12_BYP
.set Pin_4__DM0, CYREG_PRT12_DM0
.set Pin_4__DM1, CYREG_PRT12_DM1
.set Pin_4__DM2, CYREG_PRT12_DM2
.set Pin_4__DR, CYREG_PRT12_DR
.set Pin_4__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_4__MASK, 0x04
.set Pin_4__PORT, 12
.set Pin_4__PRT, CYREG_PRT12_PRT
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_4__PS, CYREG_PRT12_PS
.set Pin_4__SHIFT, 2
.set Pin_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_4__SLW, CYREG_PRT12_SLW

/* pwm_1 */
.set pwm_1__0__MASK, 0x01
.set pwm_1__0__PC, CYREG_PRT3_PC0
.set pwm_1__0__PORT, 3
.set pwm_1__0__SHIFT, 0
.set pwm_1__AG, CYREG_PRT3_AG
.set pwm_1__AMUX, CYREG_PRT3_AMUX
.set pwm_1__BIE, CYREG_PRT3_BIE
.set pwm_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pwm_1__BYP, CYREG_PRT3_BYP
.set pwm_1__CTL, CYREG_PRT3_CTL
.set pwm_1__DM0, CYREG_PRT3_DM0
.set pwm_1__DM1, CYREG_PRT3_DM1
.set pwm_1__DM2, CYREG_PRT3_DM2
.set pwm_1__DR, CYREG_PRT3_DR
.set pwm_1__INP_DIS, CYREG_PRT3_INP_DIS
.set pwm_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pwm_1__LCD_EN, CYREG_PRT3_LCD_EN
.set pwm_1__MASK, 0x01
.set pwm_1__PORT, 3
.set pwm_1__PRT, CYREG_PRT3_PRT
.set pwm_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pwm_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pwm_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pwm_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pwm_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pwm_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pwm_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pwm_1__PS, CYREG_PRT3_PS
.set pwm_1__SHIFT, 0
.set pwm_1__SLW, CYREG_PRT3_SLW

/* right */
.set right__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set right__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set right__INTC_MASK, 0x04
.set right__INTC_NUMBER, 2
.set right__INTC_PRIOR_NUM, 7
.set right__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set right__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set right__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* EOC_SR */
.set EOC_SR_sts_sts_reg__0__MASK, 0x01
.set EOC_SR_sts_sts_reg__0__POS, 0
.set EOC_SR_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set EOC_SR_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set EOC_SR_sts_sts_reg__MASK, 0x01
.set EOC_SR_sts_sts_reg__MASK_REG, CYREG_B0_UDB03_MSK
.set EOC_SR_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set EOC_SR_sts_sts_reg__STATUS_REG, CYREG_B0_UDB03_ST

/* tach_1 */
.set tach_1__0__MASK, 0x02
.set tach_1__0__PC, CYREG_PRT3_PC1
.set tach_1__0__PORT, 3
.set tach_1__0__SHIFT, 1
.set tach_1__AG, CYREG_PRT3_AG
.set tach_1__AMUX, CYREG_PRT3_AMUX
.set tach_1__BIE, CYREG_PRT3_BIE
.set tach_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set tach_1__BYP, CYREG_PRT3_BYP
.set tach_1__CTL, CYREG_PRT3_CTL
.set tach_1__DM0, CYREG_PRT3_DM0
.set tach_1__DM1, CYREG_PRT3_DM1
.set tach_1__DM2, CYREG_PRT3_DM2
.set tach_1__DR, CYREG_PRT3_DR
.set tach_1__INP_DIS, CYREG_PRT3_INP_DIS
.set tach_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set tach_1__LCD_EN, CYREG_PRT3_LCD_EN
.set tach_1__MASK, 0x02
.set tach_1__PORT, 3
.set tach_1__PRT, CYREG_PRT3_PRT
.set tach_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set tach_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set tach_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set tach_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set tach_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set tach_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set tach_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set tach_1__PS, CYREG_PRT3_PS
.set tach_1__SHIFT, 1
.set tach_1__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* clock_3 */
.set clock_3__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set clock_3__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set clock_3__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set clock_3__CFG2_SRC_SEL_MASK, 0x07
.set clock_3__INDEX, 0x05
.set clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock_3__PM_ACT_MSK, 0x20
.set clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock_3__PM_STBY_MSK, 0x20

/* clock_4 */
.set clock_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set clock_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set clock_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set clock_4__CFG2_SRC_SEL_MASK, 0x07
.set clock_4__INDEX, 0x04
.set clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock_4__PM_ACT_MSK, 0x10
.set clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock_4__PM_STBY_MSK, 0x10

/* Echo_Timer_TimerUDB */
.set Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Echo_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Echo_Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Echo_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Echo_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Echo_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Echo_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Echo_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Echo_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* ADC_DelSig_1_DEC */
.set ADC_DelSig_1_DEC__COHER, CYREG_DEC_COHER
.set ADC_DelSig_1_DEC__CR, CYREG_DEC_CR
.set ADC_DelSig_1_DEC__DR1, CYREG_DEC_DR1
.set ADC_DelSig_1_DEC__DR2, CYREG_DEC_DR2
.set ADC_DelSig_1_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DelSig_1_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DelSig_1_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DelSig_1_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DelSig_1_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DelSig_1_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DelSig_1_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DelSig_1_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DelSig_1_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DelSig_1_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DelSig_1_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DelSig_1_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DelSig_1_DEC__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DelSig_1_DEC__PM_STBY_MSK, 0x01
.set ADC_DelSig_1_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DelSig_1_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DelSig_1_DEC__SR, CYREG_DEC_SR
.set ADC_DelSig_1_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DelSig_1_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DelSig_1_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DelSig_1_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DelSig_1_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DelSig_1_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DelSig_1_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DelSig_1_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
.set ADC_DelSig_1_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DelSig_1_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DelSig_1_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DelSig_1_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DelSig_1_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DelSig_1_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DelSig_1_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DelSig_1_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DelSig_1_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DelSig_1_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DelSig_1_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DelSig_1_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DelSig_1_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DelSig_1_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DelSig_1_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DelSig_1_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DelSig_1_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DelSig_1_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DelSig_1_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DelSig_1_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DelSig_1_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DelSig_1_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DelSig_1_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DelSig_1_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DelSig_1_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DelSig_1_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DelSig_1_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DelSig_1_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DelSig_1_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DelSig_1_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DelSig_1_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DelSig_1_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DelSig_1_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DelSig_1_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DelSig_1_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DelSig_1_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DelSig_1_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DelSig_1_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DelSig_1_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DelSig_1_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DelSig_1_DSM__TST1, CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
.set ADC_DelSig_1_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_DelSig_1_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_DelSig_1_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_Ext_CP_Clk__INDEX, 0x00
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_DelSig_1_IRQ */
.set ADC_DelSig_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_DelSig_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_DelSig_1_IRQ__INTC_MASK, 0x20000000
.set ADC_DelSig_1_IRQ__INTC_NUMBER, 29
.set ADC_DelSig_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_DelSig_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_DelSig_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_DelSig_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
.set ADC_DelSig_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_DelSig_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_DelSig_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_DelSig_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_DelSig_1_theACLK__INDEX, 0x00
.set ADC_DelSig_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_DelSig_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_DelSig_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_DelSig_1_theACLK__PM_STBY_MSK, 0x01

/* end_echo_IRR */
.set end_echo_IRR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set end_echo_IRR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set end_echo_IRR__INTC_MASK, 0x01
.set end_echo_IRR__INTC_NUMBER, 0
.set end_echo_IRR__INTC_PRIOR_NUM, 7
.set end_echo_IRR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set end_echo_IRR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set end_echo_IRR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FanController_B_FanCtrl */
.set FanController_B_FanCtrl_AlertMaskLSB__0__MASK, 0x01
.set FanController_B_FanCtrl_AlertMaskLSB__0__POS, 0
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set FanController_B_FanCtrl_AlertMaskLSB__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set FanController_B_FanCtrl_AlertMaskLSB__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set FanController_B_FanCtrl_AlertMaskLSB__CONTROL_REG, CYREG_B0_UDB06_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__COUNT_REG, CYREG_B0_UDB06_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set FanController_B_FanCtrl_AlertMaskLSB__MASK, 0x01
.set FanController_B_FanCtrl_AlertMaskLSB__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set FanController_B_FanCtrl_AlertMaskLSB__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set FanController_B_FanCtrl_AlertMaskLSB__PERIOD_REG, CYREG_B0_UDB06_MSK
.set FanController_B_FanCtrl_AlertStatusReg__0__MASK, 0x01
.set FanController_B_FanCtrl_AlertStatusReg__0__POS, 0
.set FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set FanController_B_FanCtrl_AlertStatusReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set FanController_B_FanCtrl_AlertStatusReg__MASK, 0x01
.set FanController_B_FanCtrl_AlertStatusReg__MASK_REG, CYREG_B0_UDB04_MSK
.set FanController_B_FanCtrl_AlertStatusReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set FanController_B_FanCtrl_AlertStatusReg__STATUS_REG, CYREG_B0_UDB04_ST
.set FanController_B_FanCtrl_GlobalControlReg__0__MASK, 0x01
.set FanController_B_FanCtrl_GlobalControlReg__0__POS, 0
.set FanController_B_FanCtrl_GlobalControlReg__1__MASK, 0x02
.set FanController_B_FanCtrl_GlobalControlReg__1__POS, 1
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_GlobalControlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set FanController_B_FanCtrl_GlobalControlReg__5__MASK, 0x20
.set FanController_B_FanCtrl_GlobalControlReg__5__POS, 5
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set FanController_B_FanCtrl_GlobalControlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_GlobalControlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set FanController_B_FanCtrl_GlobalControlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_GlobalControlReg__MASK, 0x23
.set FanController_B_FanCtrl_GlobalControlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_GlobalControlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A0_REG, CYREG_B0_UDB06_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__A1_REG, CYREG_B0_UDB06_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D0_REG, CYREG_B0_UDB06_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__D1_REG, CYREG_B0_UDB06_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F0_REG, CYREG_B0_UDB06_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__F1_REG, CYREG_B0_UDB06_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A0_REG, CYREG_B0_UDB07_A0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__A1_REG, CYREG_B0_UDB07_A1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D0_REG, CYREG_B0_UDB07_D0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__D1_REG, CYREG_B0_UDB07_D1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F0_REG, CYREG_B0_UDB07_F0
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__F1_REG, CYREG_B0_UDB07_F1
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_OPEN_LOOP_FanPWM_1_2_PWM10_OpenLoopFan10_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_StallError_LSB__0__MASK, 0x01
.set FanController_B_FanCtrl_StallError_LSB__0__POS, 0
.set FanController_B_FanCtrl_StallError_LSB__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set FanController_B_FanCtrl_StallError_LSB__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set FanController_B_FanCtrl_StallError_LSB__MASK, 0x01
.set FanController_B_FanCtrl_StallError_LSB__MASK_REG, CYREG_B0_UDB07_MSK
.set FanController_B_FanCtrl_StallError_LSB__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_StallError_LSB__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set FanController_B_FanCtrl_StallError_LSB__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set FanController_B_FanCtrl_StallError_LSB__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_StallError_LSB__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set FanController_B_FanCtrl_StallError_LSB__STATUS_REG, CYREG_B0_UDB07_ST

/* FanController_FanTach */
.set FanController_FanTach_FanCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set FanController_FanTach_FanCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set FanController_FanTach_FanCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set FanController_FanTach_FanCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set FanController_FanTach_FanCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set FanController_FanTach_FanCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set FanController_FanTach_FanCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set FanController_FanTach_FanCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set FanController_FanTach_FanCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set FanController_FanTach_FanCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set FanController_FanTach_FanCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set FanController_FanTach_FanCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set FanController_FanTach_FanCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set FanController_FanTach_FanCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set FanController_FanTach_FanCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set FanController_FanTach_FanCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set FanController_FanTach_FanCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set FanController_FanTach_FanCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set FanController_FanTach_FanCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set FanController_FanTach_FanCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set FanController_FanTach_FanCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set FanController_FanTach_FanCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set FanController_FanTach_FanCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set FanController_FanTach_FanCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set FanController_FanTach_FanCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set FanController_FanTach_FanCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set FanController_FanTach_FanTachCounter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set FanController_FanTach_FanTachCounter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set FanController_FanTach_FanTachCounter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set FanController_FanTach_FanTachCounter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set FanController_FanTach_FanTachCounter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set FanController_FanTach_FanTachCounter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set FanController_FanTach_FanTachCounter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set FanController_FanTach_FanTachCounter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set FanController_FanTach_FanTachCounter_u0__A0_REG, CYREG_B1_UDB04_A0
.set FanController_FanTach_FanTachCounter_u0__A1_REG, CYREG_B1_UDB04_A1
.set FanController_FanTach_FanTachCounter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set FanController_FanTach_FanTachCounter_u0__D0_REG, CYREG_B1_UDB04_D0
.set FanController_FanTach_FanTachCounter_u0__D1_REG, CYREG_B1_UDB04_D1
.set FanController_FanTach_FanTachCounter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set FanController_FanTach_FanTachCounter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set FanController_FanTach_FanTachCounter_u0__F0_REG, CYREG_B1_UDB04_F0
.set FanController_FanTach_FanTachCounter_u0__F1_REG, CYREG_B1_UDB04_F1
.set FanController_FanTach_FanTachCounter_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set FanController_FanTach_FanTachCounter_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set FanController_FanTach_FanTachCounter_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set FanController_FanTach_FanTachCounter_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set FanController_FanTach_FanTachCounter_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set FanController_FanTach_FanTachCounter_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set FanController_FanTach_FanTachCounter_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set FanController_FanTach_FanTachCounter_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set FanController_FanTach_FanTachCounter_u1__A0_REG, CYREG_B1_UDB05_A0
.set FanController_FanTach_FanTachCounter_u1__A1_REG, CYREG_B1_UDB05_A1
.set FanController_FanTach_FanTachCounter_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set FanController_FanTach_FanTachCounter_u1__D0_REG, CYREG_B1_UDB05_D0
.set FanController_FanTach_FanTachCounter_u1__D1_REG, CYREG_B1_UDB05_D1
.set FanController_FanTach_FanTachCounter_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set FanController_FanTach_FanTachCounter_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set FanController_FanTach_FanTachCounter_u1__F0_REG, CYREG_B1_UDB05_F0
.set FanController_FanTach_FanTachCounter_u1__F1_REG, CYREG_B1_UDB05_F1
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set FanController_FanTach_GlitchFilterTimer_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set FanController_FanTach_GlitchFilterTimer_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set FanController_FanTach_GlitchFilterTimer_u0__A0_REG, CYREG_B1_UDB07_A0
.set FanController_FanTach_GlitchFilterTimer_u0__A1_REG, CYREG_B1_UDB07_A1
.set FanController_FanTach_GlitchFilterTimer_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set FanController_FanTach_GlitchFilterTimer_u0__D0_REG, CYREG_B1_UDB07_D0
.set FanController_FanTach_GlitchFilterTimer_u0__D1_REG, CYREG_B1_UDB07_D1
.set FanController_FanTach_GlitchFilterTimer_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set FanController_FanTach_GlitchFilterTimer_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set FanController_FanTach_GlitchFilterTimer_u0__F0_REG, CYREG_B1_UDB07_F0
.set FanController_FanTach_GlitchFilterTimer_u0__F1_REG, CYREG_B1_UDB07_F1

/* FanController_TACH_CLK_500K */
.set FanController_TACH_CLK_500K__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set FanController_TACH_CLK_500K__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set FanController_TACH_CLK_500K__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set FanController_TACH_CLK_500K__CFG2_SRC_SEL_MASK, 0x07
.set FanController_TACH_CLK_500K__INDEX, 0x03
.set FanController_TACH_CLK_500K__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set FanController_TACH_CLK_500K__PM_ACT_MSK, 0x08
.set FanController_TACH_CLK_500K__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set FanController_TACH_CLK_500K__PM_STBY_MSK, 0x08

/* FanController_TachOutDMA */
.set FanController_TachOutDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set FanController_TachOutDMA__DRQ_NUMBER, 0
.set FanController_TachOutDMA__NUMBEROF_TDS, 0
.set FanController_TachOutDMA__PRIORITY, 2
.set FanController_TachOutDMA__TERMIN_EN, 0
.set FanController_TachOutDMA__TERMIN_SEL, 0
.set FanController_TachOutDMA__TERMOUT0_EN, 1
.set FanController_TachOutDMA__TERMOUT0_SEL, 0
.set FanController_TachOutDMA__TERMOUT1_EN, 0
.set FanController_TachOutDMA__TERMOUT1_SEL, 0

/* Trigger_Timer_TimerUDB */
.set Trigger_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Trigger_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Trigger_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Trigger_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Trigger_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Trigger_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Trigger_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Trigger_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB04_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB04_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB04_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB04_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB04_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB04_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB05_A0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB05_A1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB05_D0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB05_D1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB05_F0
.set Trigger_Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB05_F1

/* start_echo_IRR */
.set start_echo_IRR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set start_echo_IRR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set start_echo_IRR__INTC_MASK, 0x08
.set start_echo_IRR__INTC_NUMBER, 3
.set start_echo_IRR__INTC_PRIOR_NUM, 7
.set start_echo_IRR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set start_echo_IRR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set start_echo_IRR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
