read_verilog ../top.v
prep
simplemap
synth
write_verilog synth.v
