
---------- Begin Simulation Statistics ----------
final_tick                               100358910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    583                       # Simulator instruction rate (inst/s)
host_mem_usage                               24419856                       # Number of bytes of host memory used
host_op_rate                                      598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                117857.25                       # Real time elapsed on the host
host_tick_rate                                 366234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68653145                       # Number of instructions simulated
sim_ops                                      70452010                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043163                       # Number of seconds simulated
sim_ticks                                 43163307500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.056092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190325                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260519                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3872                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16107                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226538                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36770                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8363                       # Number of indirect misses.
system.cpu.branchPred.lookups                  422095                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72566                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5016                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2350864                       # Number of instructions committed
system.cpu.committedOps                       2657541                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.157049                       # CPI: cycles per instruction
system.cpu.discardedOps                         49250                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1242682                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            640695                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           296761                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6476029                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240555                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3873                       # number of quiesce instructions executed
system.cpu.numCycles                          9772658                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3873                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1475547     55.52%     55.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8395      0.32%     55.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 712731     26.82%     82.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                460868     17.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2657541                       # Class of committed instruction
system.cpu.quiesceCycles                     59288634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3296629                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1723788                       # Transaction distribution
system.membus.trans_dist::ReadResp            1727097                       # Transaction distribution
system.membus.trans_dist::WriteReq            1042166                       # Transaction distribution
system.membus.trans_dist::WriteResp           1042166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2905                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1649                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1415                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1416                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5454464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5454464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5545927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       590445                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    174541556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    174541556                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175148193                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2773653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003891                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2773611    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2773653                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7509496380                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78167873                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              568515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15071249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68300793                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10703021879                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1268750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4554980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1138745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5693725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1138745                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4554980                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5693725                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5693725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5693725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11387450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2080768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2080768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3536667                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3536666                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10877866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10951594                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3269                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3269                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11234869                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58497                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    174045772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175225420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    178854597                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19105306375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         12393506                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15277067510                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9781274000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9109960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3416235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4554980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17081175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4554980                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3416235                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7971215                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9109960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7971215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7971215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     25052390                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52236                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       199692                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1635                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149091                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3416235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7971215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11387450                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3416235                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1210195                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4626430                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3416235                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11387450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1210195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      16013879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1719880                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1719864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1007360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1007360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5402080                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1648                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5454464                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    172866124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    174541556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3402309                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3402309    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3402309                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8157134130                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9606647000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    832771770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22774900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27329880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    882876550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22774900                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22800755                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45575655                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    855546670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45575655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27329880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    928452204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203084                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     63242240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    194838540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     76414976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110803532                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    187218508                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800771                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1976320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     34789379                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19103744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3462613                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22566357                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4554980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3039690228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1465185215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4554980                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4513985403                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1770368872                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567076955                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4337445827                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4554980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4810059099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4032262171                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4554980                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8851431230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16192                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          253                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          295                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       375133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62275                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         437409                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       375133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       375133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       375133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62275                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        437409                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109623948                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         284480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110355252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       185920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     63242240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64656960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1712877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1724313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       988160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1010265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9135815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2539748558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1216126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6590783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2556691282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4307362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22774900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1465185215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4554980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1138745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1497961202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4307362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31910715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4004933774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4554980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1138745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1216126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6590783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4054652485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2700030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000277918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3092461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1075544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1724325                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1010265                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1724325                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1010265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1015                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            107719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            107692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            107695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            107736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           107684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             63124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             63142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             63131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            63152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            63125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56432070500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8616540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101668905500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32746.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58996.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2953                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1607426                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  940103                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1724319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1010265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1509945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 169128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 161744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7947                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.399415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.911483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.602127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4337      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4456      2.40%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2759      1.48%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3189      1.71%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3292      1.77%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3126      1.68%     11.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2504      1.35%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2941      1.58%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159428     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     867.722054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    995.367740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1012     50.96%     50.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.20%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     51.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.30%     51.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.15%     51.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          320     16.11%     67.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.20%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.15%     68.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          558     28.10%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.05%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           56      2.82%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.35%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.690332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    131.675576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.998898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            949     47.78%     47.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      1.61%     49.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.70%     50.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.25%     50.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.15%     50.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.25%     50.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.15%     50.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.20%     51.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     51.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.15%     51.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     51.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.10%     51.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.15%     51.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.15%     51.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33      1.66%     53.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          924     46.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110291712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64656576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110356020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64656960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2555.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1497.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2556.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1497.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43163357750                       # Total gap between requests
system.mem_ctrls.avgGap                      15784.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109559500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        52684                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       284416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       187968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     63242240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        46720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9135815.182837877423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2538255438.372047901154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1220573.747737010242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6589300.414478200488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4354809.927390296012                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22774899.722408901900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1465185215.474972724915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4554979.944481779821                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1082400.833161360584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1712884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2905                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       988160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    439883575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 100938743255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    104839660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    185439010                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18421543050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15265059710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 816575244125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1049866250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1714543005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71317.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58929.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    126617.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41718.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6341322.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    993818.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    826359.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    341753.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2232477.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         91798267.274994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64069765.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3134302800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1404007445.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     413223180.299918                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     850564970.774974                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     221789008.200005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6179755437.000126                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.171499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11245334875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2334990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29584851125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7746                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9568086.141234                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2545436.580024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3873    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        14250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13762375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63301712375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37057197625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       883689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           883689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       883689                       # number of overall hits
system.cpu.icache.overall_hits::total          883689                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          253                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          253                       # number of overall misses
system.cpu.icache.overall_misses::total           253                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10968750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10968750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10968750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10968750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       883942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       883942                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       883942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       883942                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43354.743083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43354.743083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43354.743083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43354.743083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          253                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          253                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          253                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10574000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10574000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000286                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000286                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41794.466403                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41794.466403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41794.466403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41794.466403                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       883689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          883689                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          253                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10968750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10968750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       883942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       883942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43354.743083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43354.743083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41794.466403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41794.466403                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.271742                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2633515                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                66                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          39901.742424                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.271742                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1768137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1768137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1136742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1136742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1136742                       # number of overall hits
system.cpu.dcache.overall_hits::total         1136742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5778                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5778                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5778                       # number of overall misses
system.cpu.dcache.overall_misses::total          5778                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    427982750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    427982750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    427982750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    427982750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1142520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1142520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1142520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1142520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005057                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74071.088612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74071.088612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74071.088612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74071.088612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2905                       # number of writebacks
system.cpu.dcache.writebacks::total              2905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4487                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4487                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38714                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38714                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    333488875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    333488875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    333488875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    333488875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84902875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84902875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003927                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74323.350791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74323.350791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74323.350791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74323.350791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.079377                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.079377                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4488                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       713813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          713813                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    237814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    237814000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       716891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       716891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77262.508122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77262.508122                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3908                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3908                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    232681250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    232681250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84902875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84902875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75742.594401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75742.594401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.403019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.403019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       422929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         422929                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    190168750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190168750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       425629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       425629                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70432.870370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70432.870370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34806                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34806                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100807625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100807625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71242.137809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71242.137809                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              123147                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4488                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.439171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4574568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4574568                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100358910000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               100359991875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    583                       # Simulator instruction rate (inst/s)
host_mem_usage                               24419856                       # Number of bytes of host memory used
host_op_rate                                      598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                117857.36                       # Real time elapsed on the host
host_tick_rate                                 366243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68654326                       # Number of instructions simulated
sim_ops                                      70453467                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043164                       # Number of seconds simulated
sim_ticks                                 43164389375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.041700                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190381                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260647                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3872                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            226577                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36770                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45133                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8363                       # Number of indirect misses.
system.cpu.branchPred.lookups                  422303                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72624                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5016                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2352045                       # Number of instructions committed
system.cpu.committedOps                       2658998                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.155698                       # CPI: cycles per instruction
system.cpu.discardedOps                         49297                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1243463                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            641041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           296876                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6476315                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240633                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3873                       # number of quiesce instructions executed
system.cpu.numCycles                          9774389                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3873                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1476389     55.52%     55.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8395      0.32%     55.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 713069     26.82%     82.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                461144     17.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2658998                       # Class of committed instruction
system.cpu.quiesceCycles                     59288634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3298074                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1723904                       # Transaction distribution
system.membus.trans_dist::ReadResp            1727216                       # Transaction distribution
system.membus.trans_dist::WriteReq            1042166                       # Transaction distribution
system.membus.trans_dist::WriteResp           1042166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2906                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1650                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1415                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1416                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3073                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        13361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        90894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5454696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5454696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5546167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       470592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        86033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       590573                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    174548980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    174548980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               175155873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2773772                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000015                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.003891                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2773730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2773772                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7509639630                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78167873                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              572515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15071249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68306738                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10703631539                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1278750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4554866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1138716                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5693582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1138716                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4554866                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5693582                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5693582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5693582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11387164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2080768                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2080768                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3536900                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3536899                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10878094                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10951822                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3507                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3507                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11235335                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        58497                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        86033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    174049420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    175229068                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        56044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        56044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    178862053                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19106079000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         12393972                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          739                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15277775510                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9781507000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9109732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3416149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4554866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     17080747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4554866                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3416149                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7971015                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9109732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7971015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7971015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     25051762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        56044                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203500                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1754                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149210                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3416149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7971015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11387164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3416149                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1298385                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4714534                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3416149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11387164                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1298385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      16101699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1719996                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1719980                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1007360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1007360                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5402194                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1766                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5454696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    172869772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        56076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    174548980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3402427                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3402427    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3402427                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8157273130                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9607227000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    832750898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22774329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27329195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    882854421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22774329                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22800184                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     45574512                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    855525227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45574512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27329195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    928428934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203084                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     63242240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    194838540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     76414976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    110807180                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    187222156                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800771                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1976320                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     34789379                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19103744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3462727                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     22566471                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4554866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3039614041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1465148492                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4554866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4513872264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1770324499                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2567097128                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4337421627                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4554866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4809938540                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4032245620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4554866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8851293891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           42                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          297                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       378089                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62274                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         440363                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       378089                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       378089                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       378089                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62274                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        440363                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    109627596                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        56204                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         284544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110362676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       185984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     63242240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64657024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1712934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1724429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2906                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       988160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1010266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      9135586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2539769416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1302092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6592101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2556799195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4308737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22774329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1465148492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4554866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1138716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1497925140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4308737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31909915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4004917908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4554866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1138716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1302092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6592101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4054724335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2700087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000277918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1987                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1987                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3092579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1075559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1724442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1010266                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1724442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1010266                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1015                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            107719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            107702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            107724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            107763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            107695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            107736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           107728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           107687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           107719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           107690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             63124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             63151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             63132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            63152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            63133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            63125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56442390470                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8617120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101682270470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32750.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59000.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2953                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1607534                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  940117                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1724436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1010266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1509945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 169128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 161744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  76030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7947                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       186043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.399198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.910090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.603607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4337      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4457      2.40%      4.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2759      1.48%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3189      1.71%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3292      1.77%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3126      1.68%     11.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2504      1.35%     12.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2942      1.58%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159437     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       186043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     867.312531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    995.284535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1013     50.98%     50.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     51.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.20%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     51.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            6      0.30%     51.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.15%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.05%     51.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          320     16.10%     67.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     67.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.20%     68.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.15%     68.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     68.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          558     28.08%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.05%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           56      2.82%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.35%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1987                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     508.442375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    131.535972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    500.994687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            950     47.81%     47.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      1.61%     49.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.70%     50.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.25%     50.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.15%     50.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.25%     50.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.15%     50.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.20%     51.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     51.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.15%     51.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     51.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.10%     51.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.15%     51.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.15%     51.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           33      1.66%     53.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          924     46.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1987                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110299136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   64960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64657600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110363508                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64657024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2555.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1497.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2556.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1497.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43164438750                       # Total gap between requests
system.mem_ctrls.avgGap                      15783.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    109563020                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56524                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       284480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       187968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     63242240                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 9135586.202185211703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2538273368.080050468445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1309505.377428960754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6590617.963537449017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4354700.778157364577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22774328.890874065459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1465148491.979564666748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4554865.778174812905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1106096.963059378322                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1712941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2906                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       988160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    439883575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 100945312770                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    111560060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    185514065                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18421543050                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15265059710                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 816575244125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1049866250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1733906105                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71317.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58930.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125772.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41726.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6339140.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    993818.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    826359.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    341753.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2257690.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         91803201.524994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         64073209.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3134513775                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1404029681.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     413223180.299918                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     850594230.749974                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     221789008.200005                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6180026286.225126                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        143.174185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11245334875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2334990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29585933000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7746                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9568086.141234                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2545436.580024                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3873    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        14250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     13762375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     63302794250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  37057197625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       884070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           884070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       884070                       # number of overall hits
system.cpu.icache.overall_hits::total          884070                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11055000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11055000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11055000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11055000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       884325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       884325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       884325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       884325                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43352.941176                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43352.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43352.941176                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43352.941176                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10657000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10657000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000288                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000288                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000288                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000288                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41792.156863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41792.156863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41792.156863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41792.156863                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       884070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          884070                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       884325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       884325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43352.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43352.941176                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000288                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41792.156863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41792.156863                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.271884                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22124474                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               482                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45901.398340                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.271884                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.799359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.799359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1768905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1768905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1137371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1137371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1137371                       # number of overall hits
system.cpu.dcache.overall_hits::total         1137371                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5779                       # number of overall misses
system.cpu.dcache.overall_misses::total          5779                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    428092125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    428092125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    428092125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    428092125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1143150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1143150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1143150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1143150                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74077.197612                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74077.197612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74077.197612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74077.197612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2906                       # number of writebacks
system.cpu.dcache.writebacks::total              2906                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38714                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38714                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    333596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    333596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    333596500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    333596500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84902875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84902875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003926                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003926                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003926                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003926                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74330.770945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74330.770945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74330.770945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74330.770945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2193.079377                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2193.079377                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       714166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          714166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3079                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    237923375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    237923375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       717245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       717245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77272.937642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77272.937642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3908                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3908                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    232788875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    232788875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84902875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84902875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75752.969411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75752.969411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21725.403019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21725.403019                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       423205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         423205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    190168750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    190168750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       425905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       425905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70432.870370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70432.870370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34806                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34806                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100807625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100807625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003322                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003322                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71242.137809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71242.137809                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1144420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            228.838232                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4577089                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4577089                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 100359991875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
