devel@pi4-30:~/virtual-python-xstools/verilator-tests/make_hello_c $ make
-- Verilator hello-world simple example
-- VERILATE & BUILD --------
verilator -cc --exe --build -j top.v sim_main.cpp
%Warning-WIDTHEXPAND: top.v:201:37: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'col_s' generates 9 bits.
                                  : ... note: In instance 'sdram_cntl'
  201 |                             saddr_x = col_s;
      |                                     ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.017
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: top.v:220:37: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'col_s' generates 9 bits.
                                  : ... note: In instance 'sdram_cntl'
  220 |                             saddr_x = col_s;
      |                                     ^
%Warning-WIDTHTRUNC: top.v:318:17: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz' generates 32 bits.
                                 : ... note: In instance 'sdram_cntl'
  318 |         sdriver = 'bz;
      |                 ^
%Error: Exiting due to 3 warning(s)
make: *** [Makefile:38: default] Error 1

sdram_cntl.v
201d200
<                             /* verilator lint_off WIDTHEXPAND */
203d201
<                             /* verilator lint_off WIDTHEXPAND */
320d317
<     /* verilator lint_off WIDTHTRUNC */
322d318
<     /* verilator lint_off WIDTHTRUNC */

devel@pi4-30:~/virtual-python-xstools/verilator-tests/make_hello_c $ make
-- Verilator hello-world simple example
-- VERILATE & BUILD --------
verilator -cc --exe --build -j top.v sim_main.cpp
make[1]: Entering directory '/home/devel/virtual-python-xstools/verilator-tests/make_hello_c/obj_dir'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -Os -c -o sim_main.o ../sim_main.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp Vtop___024root__DepSet_h84412442__0.cpp Vtop___024root__DepSet_heccd7ead__0.cpp Vtop___024root__Slow.cpp Vtop___024root__DepSet_h84412442__0__Slow.cpp Vtop___024root__DepSet_heccd7ead__0__Slow.cpp Vtop__Syms.cpp > Vtop__ALL.cpp
g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow       -c -o Vtop__ALL.o Vtop__ALL.cpp
echo "" > Vtop__ALL.verilator_deplist.tmp
Archive ar -rcs Vtop__ALL.a Vtop__ALL.o
g++     sim_main.o verilated.o verilated_threads.o Vtop__ALL.a    -pthread -lpthread -latomic   -o Vtop
rm Vtop__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/devel/virtual-python-xstools/verilator-tests/make_hello_c/obj_dir'
-- RUN ---------------------
obj_dir/Vtop
