Classic Timing Analyzer report for MemAndComTest
Tue Nov 20 22:33:52 2007
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
  6. Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
  7. Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
  8. Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Type                                                          ; Slack     ; Required Time                     ; Actual Time                      ; From                                           ; To                                                                                                                                                                                           ; From Clock                                     ; To Clock                                       ; Failed Paths ;
+---------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Worst-case tsu                                                ; N/A       ; None                              ; 6.231 ns                         ; ioGPIO0[19]                                    ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                                                                       ; --                                             ; iClk50                                         ; 0            ;
; Worst-case tco                                                ; N/A       ; None                              ; 13.971 ns                        ; Line:Line0|_AddrY[0]                           ; oSRAM_A[12]                                                                                                                                                                                  ; iClk50                                         ; --                                             ; 0            ;
; Worst-case tpd                                                ; N/A       ; None                              ; 13.873 ns                        ; ioSRAM_IO[8]                                   ; ioGPIO1[1]                                                                                                                                                                                   ; --                                             ; --                                             ; 0            ;
; Worst-case th                                                 ; N/A       ; None                              ; -5.523 ns                        ; ioGPIO0[1]                                     ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 ; --                                             ; iClk50                                         ; 0            ;
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1' ; -0.352 ns ; 100.00 MHz ( period = 10.000 ns ) ; 96.60 MHz ( period = 10.352 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 1111         ;
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0' ; 59.665 ns ; 16.00 MHz ( period = 62.500 ns )  ; 352.73 MHz ( period = 2.835 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 16.00 MHz ( period = 62.500 ns )  ; N/A                              ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; ComCtrl:ComCtrl0|_FullPersistent               ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                  ;           ;                                   ;                                  ;                                                ;                                                                                                                                                                                              ;                                                ;                                                ; 1111         ;
+---------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                 ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 16.0 MHz         ; 0.000 ns      ; 0.000 ns     ; iClk50   ; 8                     ; 25                  ; -2.358 ns ;              ;
; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iClk50   ; 2                     ; 1                   ; -2.358 ns ;              ;
; iClk50                                         ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                             ;
+-----------+---------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                        ; To                                          ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.665 ns ; 352.73 MHz ( period = 2.835 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.621 ns                ;
; 59.667 ns ; 352.98 MHz ( period = 2.833 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.619 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.689 ns ; 355.75 MHz ( period = 2.811 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.597 ns                ;
; 59.708 ns ; 358.17 MHz ( period = 2.792 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.578 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.798 ns ; 370.10 MHz ( period = 2.702 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.488 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.804 ns ; 370.92 MHz ( period = 2.696 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.482 ns                ;
; 59.812 ns ; 372.02 MHz ( period = 2.688 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.474 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.828 ns ; 374.25 MHz ( period = 2.672 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.458 ns                ;
; 59.882 ns ; 381.97 MHz ( period = 2.618 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.404 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.916 ns ; 387.00 MHz ( period = 2.584 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.370 ns                ;
; 59.920 ns ; 387.60 MHz ( period = 2.580 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.366 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 59.945 ns ; 391.39 MHz ( period = 2.555 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.341 ns                ;
; 60.018 ns ; 402.90 MHz ( period = 2.482 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.268 ns                ;
; 60.043 ns ; 407.00 MHz ( period = 2.457 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.243 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.057 ns ; 409.33 MHz ( period = 2.443 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.229 ns                ;
; 60.071 ns ; 411.69 MHz ( period = 2.429 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.215 ns                ;
; 60.081 ns ; 413.39 MHz ( period = 2.419 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.205 ns                ;
; 60.084 ns ; 413.91 MHz ( period = 2.416 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.202 ns                ;
; 60.105 ns ; 417.54 MHz ( period = 2.395 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.181 ns                ;
; 60.133 ns ; 422.48 MHz ( period = 2.367 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.153 ns                ;
; 60.134 ns ; 422.65 MHz ( period = 2.366 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.152 ns                ;
; 60.175 ns ; 430.11 MHz ( period = 2.325 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.111 ns                ;
; 60.178 ns ; 430.66 MHz ( period = 2.322 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.108 ns                ;
; 60.188 ns ; 432.53 MHz ( period = 2.312 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.098 ns                ;
; 60.196 ns ; 434.03 MHz ( period = 2.304 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.090 ns                ;
; 60.197 ns ; 434.22 MHz ( period = 2.303 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.089 ns                ;
; 60.220 ns ; 438.60 MHz ( period = 2.280 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.066 ns                ;
; 60.237 ns ; 441.89 MHz ( period = 2.263 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.049 ns                ;
; 60.238 ns ; 442.09 MHz ( period = 2.262 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.048 ns                ;
; 60.258 ns ; 446.03 MHz ( period = 2.242 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.028 ns                ;
; 60.258 ns ; 446.03 MHz ( period = 2.242 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.028 ns                ;
; 60.274 ns ; 449.24 MHz ( period = 2.226 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 2.012 ns                ;
; 60.296 ns ; 453.72 MHz ( period = 2.204 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.990 ns                ;
; 60.336 ns ; 462.11 MHz ( period = 2.164 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.950 ns                ;
; 60.342 ns ; 463.39 MHz ( period = 2.158 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.944 ns                ;
; 60.348 ns ; 464.68 MHz ( period = 2.152 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.938 ns                ;
; 60.361 ns ; 467.51 MHz ( period = 2.139 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.925 ns                ;
; 60.387 ns ; 473.26 MHz ( period = 2.113 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.899 ns                ;
; 60.394 ns ; 474.83 MHz ( period = 2.106 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.892 ns                ;
; 60.409 ns ; 478.24 MHz ( period = 2.091 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.877 ns                ;
; 60.483 ns ; 495.79 MHz ( period = 2.017 ns )            ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.803 ns                ;
; 60.555 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.731 ns                ;
; 60.585 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.701 ns                ;
; 60.590 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.696 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.671 ns                ;
; 60.618 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.668 ns                ;
; 60.659 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.627 ns                ;
; 60.714 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.572 ns                ;
; 60.722 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.564 ns                ;
; 60.724 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.562 ns                ;
; 60.735 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.551 ns                ;
; 60.741 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.545 ns                ;
; 60.748 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.538 ns                ;
; 60.750 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.536 ns                ;
; 60.758 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.528 ns                ;
; 60.772 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.514 ns                ;
; 60.773 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.513 ns                ;
; 60.777 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.509 ns                ;
; 60.777 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.509 ns                ;
; 60.785 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.501 ns                ;
; 60.809 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.477 ns                ;
; 60.818 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.468 ns                ;
; 60.818 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.468 ns                ;
; 60.832 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.454 ns                ;
; 60.841 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.445 ns                ;
; 60.848 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.438 ns                ;
; 60.848 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.438 ns                ;
; 60.853 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.433 ns                ;
; 60.866 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.420 ns                ;
; 60.871 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.415 ns                ;
; 60.889 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.397 ns                ;
; 60.889 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.397 ns                ;
; 60.898 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.388 ns                ;
; 60.899 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.387 ns                ;
; 60.914 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.372 ns                ;
; 60.917 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.369 ns                ;
; 60.922 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.364 ns                ;
; 60.927 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.359 ns                ;
; 60.967 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.319 ns                ;
; 60.988 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.298 ns                ;
; 60.990 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.296 ns                ;
; 60.990 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.296 ns                ;
; 60.991 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.295 ns                ;
; 60.992 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.294 ns                ;
; 60.993 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.293 ns                ;
; 60.994 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.292 ns                ;
; 60.998 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.288 ns                ;
; 61.030 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.256 ns                ;
; 61.030 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.256 ns                ;
; 61.031 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.255 ns                ;
; 61.031 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.255 ns                ;
; 61.038 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.248 ns                ;
; 61.048 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.238 ns                ;
; 61.061 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.225 ns                ;
; 61.061 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.225 ns                ;
; 61.062 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.224 ns                ;
; 61.063 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.223 ns                ;
; 61.069 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.217 ns                ;
; 61.174 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.112 ns                ;
; 61.225 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8        ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 1.061 ns                ;
; 61.314 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.972 ns                ;
; 61.416 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.870 ns                ;
; 61.416 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.870 ns                ;
; 61.417 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.869 ns                ;
; 61.417 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.869 ns                ;
; 61.430 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.856 ns                ;
; 61.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.844 ns                ;
; 61.442 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.844 ns                ;
; 61.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.842 ns                ;
; 61.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.842 ns                ;
; 61.444 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.842 ns                ;
; 61.447 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.839 ns                ;
; 61.452 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.834 ns                ;
; 61.555 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.731 ns                ;
; 61.716 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.570 ns                ;
; 61.717 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.569 ns                ;
; 61.727 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.559 ns                ;
; 61.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK         ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 62.500 ns                   ; 62.286 ns                 ; 0.407 ns                ;
+-----------+---------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                           ; To                                                                                                                                   ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.352 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.081 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.728 ns                  ; 10.049 ns               ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.050 ns               ;
; -0.310 ns                               ; 96.99 MHz ( period = 10.310 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 10.048 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 10.042 ns               ;
; -0.303 ns                               ; 97.06 MHz ( period = 10.303 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 10.043 ns               ;
; -0.296 ns                               ; 97.13 MHz ( period = 10.296 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 10.025 ns               ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.728 ns                  ; 9.993 ns                ;
; -0.265 ns                               ; 97.42 MHz ( period = 10.265 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.994 ns                ;
; -0.254 ns                               ; 97.52 MHz ( period = 10.254 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.992 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.725 ns                  ; 9.974 ns                ;
; -0.249 ns                               ; 97.57 MHz ( period = 10.249 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.975 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.739 ns                  ; 9.986 ns                ;
; -0.247 ns                               ; 97.59 MHz ( period = 10.247 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a54~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.987 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.729 ns                  ; 9.962 ns                ;
; -0.233 ns                               ; 97.72 MHz ( period = 10.233 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.728 ns                  ; 9.961 ns                ;
; -0.229 ns                               ; 97.76 MHz ( period = 10.229 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a26~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 9.945 ns                ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 10.005 ns               ;
; -0.223 ns                               ; 97.82 MHz ( period = 10.223 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a81~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 10.006 ns               ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.738 ns                  ; 9.957 ns                ;
; -0.219 ns                               ; 97.86 MHz ( period = 10.219 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.737 ns                  ; 9.956 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_datain_reg1   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.989 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.780 ns                  ; 9.989 ns                ;
; -0.209 ns                               ; 97.95 MHz ( period = 10.209 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a84~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.781 ns                  ; 9.990 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.750 ns                  ; 9.958 ns                ;
; -0.208 ns                               ; 97.96 MHz ( period = 10.208 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a42~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.751 ns                  ; 9.959 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_datain_reg1   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.981 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.778 ns                  ; 9.981 ns                ;
; -0.203 ns                               ; 98.01 MHz ( period = 10.203 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.779 ns                  ; 9.982 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.746 ns                  ; 9.948 ns                ;
; -0.202 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a41~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 9.949 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg11  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg10  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg9   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg8   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg7   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg6   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg5   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg4   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg3   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg2   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg1   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_address_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_datain_reg0    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 9.917 ns                ;
; -0.201 ns                               ; 98.03 MHz ( period = 10.201 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2~porta_we_reg         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.717 ns                  ; 9.918 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg9  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg8  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg7  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg6  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg5  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg4  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg3  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg2  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg1  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_address_reg0  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_datain_reg0   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.740 ns                  ; 9.939 ns                ;
; -0.199 ns                               ; 98.05 MHz ( period = 10.199 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43~porta_we_reg        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.741 ns                  ; 9.940 ns                ;
; -0.193 ns                               ; 98.11 MHz ( period = 10.193 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg11 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.919 ns                ;
; -0.193 ns                               ; 98.11 MHz ( period = 10.193 ns )                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1] ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a69~porta_address_reg10 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.726 ns                  ; 9.919 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                ;                                                                                                                                      ;                                                ;                                                ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                     ;
+---------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                        ; To                                          ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK         ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.543 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.553 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.554 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.715 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.818 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.823 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.826 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.828 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.840 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.853 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.045 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8        ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.061 ns                 ;
; 1.096 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.112 ns                 ;
; 1.097 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.113 ns                 ;
; 1.098 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.114 ns                 ;
; 1.196 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.201 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.207 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.223 ns                 ;
; 1.208 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.209 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.209 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.225 ns                 ;
; 1.212 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.212 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.222 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.238 ns                 ;
; 1.226 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.242 ns                 ;
; 1.227 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.232 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.234 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.239 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.239 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.240 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.244 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.247 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.272 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.276 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.277 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.278 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.294 ns                 ;
; 1.279 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.280 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.280 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.296 ns                 ;
; 1.282 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.298 ns                 ;
; 1.303 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.334 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.343 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.348 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.353 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.356 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.364 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.380 ns                 ;
; 1.365 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.381 ns                 ;
; 1.371 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.387 ns                 ;
; 1.372 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.373 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.381 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.381 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.383 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.399 ns                 ;
; 1.385 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.401 ns                 ;
; 1.399 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.405 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.421 ns                 ;
; 1.417 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.433 ns                 ;
; 1.422 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.438 ns                 ;
; 1.422 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.438 ns                 ;
; 1.426 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.442 ns                 ;
; 1.430 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; 1.438 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.454 ns                 ;
; 1.451 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.452 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.468 ns                 ;
; 1.452 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.468 ns                 ;
; 1.460 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.476 ns                 ;
; 1.461 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.477 ns                 ;
; 1.467 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.483 ns                 ;
; 1.468 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.484 ns                 ;
; 1.485 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.501 ns                 ;
; 1.492 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.508 ns                 ;
; 1.493 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.493 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.497 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.497 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.513 ns                 ;
; 1.498 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.514 ns                 ;
; 1.500 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.516 ns                 ;
; 1.505 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.521 ns                 ;
; 1.512 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.528 ns                 ;
; 1.522 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.538 ns                 ;
; 1.524 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.540 ns                 ;
; 1.529 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Vsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.535 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.551 ns                 ;
; 1.542 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.558 ns                 ;
; 1.556 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.572 ns                 ;
; 1.567 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.583 ns                 ;
; 1.592 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.608 ns                 ;
; 1.611 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.627 ns                 ;
; 1.639 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.652 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.668 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.655 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[8]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.671 ns                 ;
; 1.687 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.703 ns                 ;
; 1.710 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.713 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_Hsync       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.729 ns                 ;
; 1.715 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.731 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.213 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[5]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.229 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.325 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[0]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.341 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.354 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[6]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.370 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.442 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[4]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.458 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.466 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[3]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.482 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.472 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[7]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.488 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.581 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[1]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.597 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[5] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[4] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[3] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[2] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[1] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
; 2.605 ns      ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[0] ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.621 ns                 ;
+---------------+---------------------------------------------+---------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                       ; To                                                                                                                                                                                            ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                           ; ComCtrl:ComCtrl0|_FullPersistent                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|full_dff                         ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|full_dff                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; FrameCtrl:FrameCtrl0|_Face0                                                                                                                ; FrameCtrl:FrameCtrl0|_Face0                                                                                                                                                                   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                   ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_1_dff                   ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_1_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[9]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[9]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[8]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[8]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[7]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[7]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[6]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[6]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[5]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[5]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[4]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[4]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[3]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[3]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[2]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[2]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[1]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[1]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[0]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[0]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|rd_ptr_lsb                       ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|rd_ptr_lsb                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|_Y                                                                                                                        ; ComCtrl:ComCtrl0|_Y                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Line:Line0|_Done                                                                                                                           ; Line:Line0|_Done                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|_Polyline                                                                                                                 ; ComCtrl:ComCtrl0|_Polyline                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ComCtrl:ComCtrl0|_Dot                                                                                                                      ; ComCtrl:ComCtrl0|_Dot                                                                                                                                                                         ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.523 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a                                                                                                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100b                                                                                                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.526 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[8]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100                                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Bounce                                                                                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100                                                                                                     ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Q                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; Flip:Flip0|_Adr[15]                                                                                                                        ; Flip:Flip0|_Adr[15]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.542 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[9] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[9]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.650 ns                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Bounce                                                                                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.657 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100b                                                                                                    ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100                                                                                                                                                        ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.679 ns                                ; ComCtrl:ComCtrl0|_Go                                                                                                                       ; Line:Line0|_WrEn                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.724 ns                                ; ComCtrl:ComCtrl0|_VertexBuf[1][0]                                                                                                          ; Line:Line0|_dx[0]                                                                                                                                                                             ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.727 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_1_dff                   ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.739 ns                                ; ComCtrl:ComCtrl0|_SetColor                                                                                                                 ; ComCtrl:ComCtrl0|_Color[1]                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.755 ns                 ;
; 0.740 ns                                ; ComCtrl:ComCtrl0|_SetColor                                                                                                                 ; ComCtrl:ComCtrl0|_Color[0]                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.756 ns                 ;
; 0.740 ns                                ; ComCtrl:ComCtrl0|_SetColor                                                                                                                 ; ComCtrl:ComCtrl0|_Color[5]                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.756 ns                 ;
; 0.742 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Bounce                                                                                  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Debounce:Debounce0|_Q                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.758 ns                 ;
; 0.791 ns                                ; Flip:Flip0|_Adr[0]                                                                                                                         ; Flip:Flip0|_Adr[0]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.795 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[2]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[2]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.801 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[4]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[4]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[8]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[8]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[6]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[6]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                                             ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                                                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Line:Line0|_X[7]                                                                                                                           ; Line:Line0|_X[7]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; Flip:Flip0|_Adr[1]                                                                                                                         ; Flip:Flip0|_Adr[1]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[4]                                                                                                                         ; Flip:Flip0|_Adr[4]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[7]                                                                                                                         ; Flip:Flip0|_Adr[7]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[2]                                                                                                                         ; Flip:Flip0|_Adr[2]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[9]                                                                                                                         ; Flip:Flip0|_Adr[9]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[11]                                                                                                                        ; Flip:Flip0|_Adr[11]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[14]                                                                                                                        ; Flip:Flip0|_Adr[14]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Flip:Flip0|_Adr[13]                                                                                                                        ; Flip:Flip0|_Adr[13]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Line:Line0|_X[2]                                                                                                                           ; Line:Line0|_X[2]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[2]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[2]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; Line:Line0|_Y[5]                                                                                                                           ; Line:Line0|_AddrY[5]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Line:Line0|_X[5]                                                                                                                           ; Line:Line0|_X[5]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[2]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[3]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[5]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[5]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[0]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[0]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Line:Line0|_X[5]                                                                                                                           ; Line:Line0|_AddrX[5]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.814 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[7] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[7]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.822 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.825 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[2] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[2]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.827 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[5] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[5]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.828 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[0] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[0]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.831 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|rd_ptr_lsb                       ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[0]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.835 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[0]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[0]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[6]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[6]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[3]                                                                                                                         ; Flip:Flip0|_Adr[3]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[8]                                                                                                                         ; Flip:Flip0|_Adr[8]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[10]                                                                                                                        ; Flip:Flip0|_Adr[10]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Flip:Flip0|_Adr[12]                                                                                                                        ; Flip:Flip0|_Adr[12]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[3]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[3]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; Flip:Flip0|_Adr[5]                                                                                                                         ; Flip:Flip0|_Adr[5]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Flip:Flip0|_Adr[6]                                                                                                                         ; Flip:Flip0|_Adr[6]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[9]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.842 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[6]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[7]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; Line:Line0|_X[8]                                                                                                                           ; Line:Line0|_X[8]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.846 ns                                ; Line:Line0|_X[4]                                                                                                                           ; Line:Line0|_X[4]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[1]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[1]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[4]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[4]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[3]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[3]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.849 ns                                ; Line:Line0|_X[1]                                                                                                                           ; Line:Line0|_X[1]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[4]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[5]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; Line:Line0|_X[6]                                                                                                                           ; Line:Line0|_X[6]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[3]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[4]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[1]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[2]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; Line:Line0|_X[3]                                                                                                                           ; Line:Line0|_X[3]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                     ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|wrreq_delaya[1]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; Line:Line0|_X[3]                                                                                                                           ; Line:Line0|_AddrX[3]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.867 ns                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                     ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_1_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.883 ns                 ;
; 0.868 ns                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                     ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.884 ns                 ;
; 0.872 ns                                ; ComCtrl:ComCtrl0|_Flip                                                                                                                     ; ComCtrl:ComCtrl0|_FIFO_Pop                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.887 ns                 ;
; 0.917 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                   ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|empty_dff                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.933 ns                 ;
; 0.938 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[2]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.048 ns                   ; 0.986 ns                 ;
; 0.940 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_address_reg9 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.075 ns                   ; 1.015 ns                 ;
; 0.949 ns                                ; ComCtrl:ComCtrl0|_Go                                                                                                                       ; FrameCtrl:FrameCtrl0|_Face0                                                                                                                                                                   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.949 ns                                ; Line:Line0|_X[0]                                                                                                                           ; Line:Line0|_AddrY[0]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.964 ns                 ;
; 0.955 ns                                ; Line:Line0|_X[1]                                                                                                                           ; Line:Line0|_AddrY[1]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.971 ns                 ;
; 0.956 ns                                ; Line:Line0|_X[1]                                                                                                                           ; Line:Line0|_AddrX[1]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.972 ns                 ;
; 0.957 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.075 ns                   ; 1.032 ns                 ;
; 0.958 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.974 ns                 ;
; 0.959 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg9 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.041 ns                 ;
; 0.959 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.047 ns                 ;
; 0.960 ns                                ; Line:Line0|_X[2]                                                                                                                           ; Line:Line0|_AddrY[2]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.976 ns                 ;
; 0.960 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.042 ns                 ;
; 0.960 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[3]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.042 ns                 ;
; 0.960 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.075 ns                   ; 1.035 ns                 ;
; 0.961 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.977 ns                 ;
; 0.962 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg9 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.050 ns                 ;
; 0.964 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.052 ns                 ;
; 0.965 ns                                ; Line:Line0|_Y[6]                                                                                                                           ; Line:Line0|_AddrX[6]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.980 ns                 ;
; 0.965 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg7 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.047 ns                 ;
; 0.967 ns                                ; Line:Line0|_Y[6]                                                                                                                           ; Line:Line0|_AddrY[6]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.982 ns                 ;
; 0.972 ns                                ; Line:Line0|_Done                                                                                                                           ; Line:Line0|_WrEn                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.012 ns                   ; 0.984 ns                 ;
; 0.973 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[6]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg6 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.012 ns                 ;
; 0.975 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[3]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.063 ns                 ;
; 0.978 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[8] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[8]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.978 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[4] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[4]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.994 ns                 ;
; 0.980 ns                                ; Line:Line0|_X[4]                                                                                                                           ; Line:Line0|_AddrY[4]                                                                                                                                                                          ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.996 ns                 ;
; 0.980 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[3] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[3]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.996 ns                 ;
; 0.985 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[6] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[6]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.990 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[1] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[1]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.006 ns                 ;
; 1.040 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                                             ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                                                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.056 ns                 ;
; 1.041 ns                                ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                     ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|full_dff                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.023 ns                   ; 1.064 ns                 ;
; 1.044 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                                             ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                                                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.060 ns                 ;
; 1.051 ns                                ; ComCtrl:ComCtrl0|_Flip                                                                                                                     ; FrameCtrl:FrameCtrl0|_Face0                                                                                                                                                                   ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.066 ns                 ;
; 1.057 ns                                ; Line:Line0|_Y[7]                                                                                                                           ; Line:Line0|_Y[7]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.073 ns                 ;
; 1.075 ns                                ; Flip:Flip0|_Adr[12]                                                                                                                        ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|address_reg_a[0]                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.091 ns                 ;
; 1.089 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|wrreq_delaya[1]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|wrreq_delaya[0]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.105 ns                 ;
; 1.098 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[7]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.114 ns                 ;
; 1.099 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.106 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_0_dff                   ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_1_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.122 ns                 ;
; 1.114 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[9] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|usedw_is_2_dff                                                                      ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.017 ns                   ; 1.131 ns                 ;
; 1.121 ns                                ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|address_reg_a[1]                        ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|out_address_reg_a[1]                                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.014 ns                   ; 1.135 ns                 ;
; 1.177 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[8]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.055 ns                   ; 1.232 ns                 ;
; 1.178 ns                                ; Flip:Flip0|_Adr[0]                                                                                                                         ; Flip:Flip0|_Adr[1]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.180 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.196 ns                 ;
; 1.183 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[8]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.199 ns                 ;
; 1.184 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[4]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[5]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[8]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[6]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.187 ns                                ; Line:Line0|_X[7]                                                                                                                           ; Line:Line0|_X[8]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.188 ns                                ; Flip:Flip0|_Adr[1]                                                                                                                         ; Flip:Flip0|_Adr[2]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; ComCtrl:ComCtrl0|_SetColor                                                                                                                 ; ComCtrl:ComCtrl0|_Color[3]                                                                                                                                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.202 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[4]                                                                                                                         ; Flip:Flip0|_Adr[5]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[2]                                                                                                                         ; Flip:Flip0|_Adr[3]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[9]                                                                                                                         ; Flip:Flip0|_Adr[10]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[11]                                                                                                                        ; Flip:Flip0|_Adr[12]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[14]                                                                                                                        ; Flip:Flip0|_Adr[15]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Flip:Flip0|_Adr[13]                                                                                                                        ; Flip:Flip0|_Adr[14]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; Line:Line0|_X[2]                                                                                                                           ; Line:Line0|_X[3]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[2]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[3]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.193 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[0]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[1]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.194 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.195 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[0]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.234 ns                 ;
; 1.195 ns                                ; Line:Line0|_Y[0]                                                                                                                           ; Line:Line0|_Y[0]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.196 ns                                ; Line:Line0|_Y[1]                                                                                                                           ; Line:Line0|_Y[1]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[3]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg3 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.048 ns                   ; 1.244 ns                 ;
; 1.197 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[1]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[5]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg5 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.048 ns                   ; 1.245 ns                 ;
; 1.199 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[7] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[8]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.201 ns                                ; Line:Line0|_Y[4]                                                                                                                           ; Line:Line0|_Y[4]                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.202 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[0]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[1]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.039 ns                   ; 1.241 ns                 ;
; 1.205 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[2]                                                                                               ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[3]                                                                                                                                                  ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.206 ns                                ; ComCtrl:ComCtrl0|_Polyline                                                                                                                 ; Line:Line0|_WrEn                                                                                                                                                                              ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 1.221 ns                 ;
; 1.207 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.075 ns                   ; 1.282 ns                 ;
; 1.208 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[2] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[3]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.209 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[8]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~porta_address_reg8 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.048 ns                   ; 1.257 ns                 ;
; 1.210 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[0]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.298 ns                 ;
; 1.211 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[0] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_477:usedw_counter|safe_q[1]                                                    ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.211 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[4]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg4 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.299 ns                 ;
; 1.212 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.294 ns                 ;
; 1.214 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[0]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_address_reg0 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.082 ns                   ; 1.296 ns                 ;
; 1.215 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_address_reg1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.088 ns                   ; 1.303 ns                 ;
; 1.221 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[2]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[0]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[1]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.222 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[2]                  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~porta_address_reg2 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.055 ns                   ; 1.277 ns                 ;
; 1.222 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[5]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|low_addressa[6]                                                                     ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.025 ns                   ; 1.247 ns                 ;
; 1.223 ns                                ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                                             ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                                                                                                ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.223 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[6]    ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[7]                                                       ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[3]                                                                                                                         ; Flip:Flip0|_Adr[4]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[8]                                                                                                                         ; Flip:Flip0|_Adr[9]                                                                                                                                                                            ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[10]                                                                                                                        ; Flip:Flip0|_Adr[11]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; Flip:Flip0|_Adr[12]                                                                                                                        ; Flip:Flip0|_Adr[13]                                                                                                                                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[7]        ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|cntr_o6b:wr_ptr|safe_q[8]                                                           ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                        ;                                                                                                                                                                                               ;                                                ;                                                ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                       ;
+-------+--------------+------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                                                                                                           ; To Clock ;
+-------+--------------+------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.231 ns   ; ioGPIO0[19] ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                                                                       ; iClk50   ;
; N/A   ; None         ; 6.133 ns   ; ioGPIO0[13] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg2 ; iClk50   ;
; N/A   ; None         ; 5.951 ns   ; ioGPIO0[15] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg3 ; iClk50   ;
; N/A   ; None         ; 5.930 ns   ; ioGPIO0[21] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg3 ; iClk50   ;
; N/A   ; None         ; 5.929 ns   ; ioGPIO0[17] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_datain_reg1 ; iClk50   ;
; N/A   ; None         ; 5.921 ns   ; ioGPIO0[19] ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Bounce                                                                                                                                                  ; iClk50   ;
; N/A   ; None         ; 5.909 ns   ; ioGPIO0[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg2 ; iClk50   ;
; N/A   ; None         ; 5.883 ns   ; ioGPIO0[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg1 ; iClk50   ;
; N/A   ; None         ; 5.825 ns   ; ioGPIO0[9]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg0 ; iClk50   ;
; N/A   ; None         ; 5.809 ns   ; ioGPIO0[11] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg1 ; iClk50   ;
; N/A   ; None         ; 5.794 ns   ; ioGPIO0[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_datain_reg0 ; iClk50   ;
; N/A   ; None         ; 5.792 ns   ; ioGPIO0[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 ; iClk50   ;
+-------+--------------+------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                    ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 13.971 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.901 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.830 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.758 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.742 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.697 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.674 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.627 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.556 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.514 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.484 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.436 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.421 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.383 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 13.292 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 13.222 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 13.151 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 13.129 ns  ; Line:Line0|_AddrY[7]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 13.079 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 13.075 ns  ; Line:Line0|_AddrY[7]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 12.787 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.736 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.719 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 12.717 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.680 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.646 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.574 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.559 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.490 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.485 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 12.461 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.434 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.391 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.320 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.312 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.282 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.256 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.248 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.241 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.234 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.217 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.207 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 12.204 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.202 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 12.197 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 12.185 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.178 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.146 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 12.141 ns  ; Line:Line0|_AddrY[7]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.137 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 12.127 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 12.066 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 12.064 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 12.064 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 12.061 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 12.057 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 12.056 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 12.037 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 12.028 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 12.025 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.994 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.984 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.980 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.963 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.954 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 11.950 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.939 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.900 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.887 ns  ; Line:Line0|_AddrY[7]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.870 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.847 ns  ; Line:Line0|_AddrY[6]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.817 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.810 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 11.800 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.790 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.779 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.778 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.729 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.706 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.683 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.669 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.657 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.652 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 11.595 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.595 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.527 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.511 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 11.491 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.438 ns  ; Line:Line0|_AddrY[7]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.437 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                          ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 11.417 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                          ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.409 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.395 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 11.385 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 11.382 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.362 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.355 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.326 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.301 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 11.299 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.293 ns  ; Line:Line0|_AddrY[4]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.262 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.249 ns  ; Line:Line0|_AddrY[0]                                                                                                    ; oSRAM_A[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.213 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.205 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.178 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.092 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 11.073 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.059 ns  ; Line:Line0|_AddrY[5]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.042 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 11.036 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 11.017 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 11.006 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 11.004 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a77        ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 11.004 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.995 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.990 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.958 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.935 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.931 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.926 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|out_address_reg_a[0] ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.915 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.914 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.900 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a68        ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.896 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.880 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.867 ns  ; Line:Line0|_AddrY[1]                                                                                                    ; oSRAM_A[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.851 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a70        ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.847 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.846 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a52        ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.830 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.813 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a28        ; ioGPIO1[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.798 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.796 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.771 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a8         ; ioGPIO1[1]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.771 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.769 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.767 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.765 ns  ; Line:Line0|_AddrY[2]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.742 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.717 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[4]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.714 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.668 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.649 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.636 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                          ; oSRAM_A[12] ; iClk50     ;
; N/A                                     ; None                                                ; 10.633 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a32        ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.565 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.533 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.519 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[8]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.511 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[2]                                                                          ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.499 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.485 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.481 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.475 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a2         ; ioGPIO1[13] ; iClk50     ;
; N/A                                     ; None                                                ; 10.470 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.455 ns  ; Line:Line0|_AddrY[3]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.444 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a86        ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.398 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.394 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a79        ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.386 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.367 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.364 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[4]                                                                            ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 10.359 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                          ; oSRAM_A[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.320 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.313 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a78        ; ioGPIO1[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.308 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a44        ; ioGPIO1[1]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.287 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a59        ; ioGPIO1[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.275 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.269 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 10.254 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a33        ; ioGPIO1[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.236 ns  ; Line:Line0|_AddrX[4]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.203 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a43        ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.194 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a74        ; ioGPIO1[13] ; iClk50     ;
; N/A                                     ; None                                                ; 10.191 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.170 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.152 ns  ; Line:Line0|_AddrX[5]                                                                                                    ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.145 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[6]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.144 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a53        ; ioGPIO1[1]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.133 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a7         ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.122 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a56        ; ioGPIO1[13] ; iClk50     ;
; N/A                                     ; None                                                ; 10.101 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]                                                                          ; oSRAM_A[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.091 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.090 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[5]                                                                          ; oSRAM_A[9]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.089 ns  ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.086 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a27        ; ioGPIO1[17] ; iClk50     ;
; N/A                                     ; None                                                ; 10.075 ns  ; Line:Line0|_AddrX[6]                                                                                                    ; oSRAM_A[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.069 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[7]                                                                          ; oSRAM_A[14] ; iClk50     ;
; N/A                                     ; None                                                ; 10.067 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[5]                                                                            ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 10.042 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a1         ; ioGPIO1[15] ; iClk50     ;
; N/A                                     ; None                                                ; 10.040 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a16        ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.038 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a30        ; ioGPIO1[11] ; iClk50     ;
; N/A                                     ; None                                                ; 10.013 ns  ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a87        ; ioGPIO1[5]  ; iClk50     ;
; N/A                                     ; None                                                ; 10.002 ns  ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt100[6]                                                                            ; oSRAM_A[13] ; iClk50     ;
; N/A                                     ; None                                                ; 9.965 ns   ; FrameCtrl:FrameCtrl0|_Face0                                                                                             ; ioGPIO1[1]  ; iClk50     ;
; N/A                                     ; None                                                ; 9.958 ns   ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|out_address_reg_a[0] ; ioGPIO1[3]  ; iClk50     ;
; N/A                                     ; None                                                ; 9.952 ns   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[3]                                                                          ; oSRAM_A[7]  ; iClk50     ;
; N/A                                     ; None                                                ; 9.949 ns   ; ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[1]                                                                          ; oSRAM_A[6]  ; iClk50     ;
; N/A                                     ; None                                                ; 9.944 ns   ; ComCtrl:ComCtrl0|_Polyline                                                                                              ; oSRAM_A[10] ; iClk50     ;
; N/A                                     ; None                                                ; 9.921 ns   ; FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a73        ; ioGPIO1[15] ; iClk50     ;
; N/A                                     ; None                                                ; 9.894 ns   ; Line:Line0|_AddrX[7]                                                                                                    ; oSRAM_A[9]  ; iClk50     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                         ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+--------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To          ;
+-------+-------------------+-----------------+--------------+-------------+
; N/A   ; None              ; 13.873 ns       ; ioSRAM_IO[8] ; ioGPIO1[1]  ;
; N/A   ; None              ; 13.439 ns       ; ioSRAM_IO[2] ; ioGPIO1[13] ;
; N/A   ; None              ; 13.328 ns       ; ioSRAM_IO[6] ; ioGPIO1[5]  ;
; N/A   ; None              ; 13.078 ns       ; ioSRAM_IO[1] ; ioGPIO1[15] ;
; N/A   ; None              ; 13.063 ns       ; ioSRAM_IO[5] ; ioGPIO1[7]  ;
; N/A   ; None              ; 12.963 ns       ; ioSRAM_IO[0] ; ioGPIO1[17] ;
; N/A   ; None              ; 12.870 ns       ; ioSRAM_IO[7] ; ioGPIO1[3]  ;
; N/A   ; None              ; 12.467 ns       ; ioSRAM_IO[4] ; ioGPIO1[9]  ;
; N/A   ; None              ; 11.976 ns       ; ioSRAM_IO[3] ; ioGPIO1[11] ;
+-------+-------------------+-----------------+--------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                              ;
+---------------+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                                                                                                           ; To Clock ;
+---------------+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -5.523 ns ; ioGPIO0[1]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 ; iClk50   ;
; N/A           ; None        ; -5.525 ns ; ioGPIO0[7]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_datain_reg0 ; iClk50   ;
; N/A           ; None        ; -5.540 ns ; ioGPIO0[11] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg1 ; iClk50   ;
; N/A           ; None        ; -5.556 ns ; ioGPIO0[9]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg0 ; iClk50   ;
; N/A           ; None        ; -5.614 ns ; ioGPIO0[3]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg1 ; iClk50   ;
; N/A           ; None        ; -5.640 ns ; ioGPIO0[5]  ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg2 ; iClk50   ;
; N/A           ; None        ; -5.660 ns ; ioGPIO0[17] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a3~portb_datain_reg1 ; iClk50   ;
; N/A           ; None        ; -5.661 ns ; ioGPIO0[21] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg3 ; iClk50   ;
; N/A           ; None        ; -5.682 ns ; ioGPIO0[15] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg3 ; iClk50   ;
; N/A           ; None        ; -5.691 ns ; ioGPIO0[19] ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Bounce                                                                                                                                                  ; iClk50   ;
; N/A           ; None        ; -5.864 ns ; ioGPIO0[13] ; ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a4~portb_datain_reg2 ; iClk50   ;
; N/A           ; None        ; -6.001 ns ; ioGPIO0[19] ; ComCtrl:ComCtrl0|Debounce:Debounce0|_Q                                                                                                                                                       ; iClk50   ;
+---------------+-------------+-----------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue Nov 20 22:33:50 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8" as buffer
    Info: Detected ripple clock "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 59.665 ns for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" between source register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]" and destination register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]"
    Info: Fmax is 352.73 MHz (period= 2.835 ns)
    Info: + Largest register to register requirement is 62.286 ns
        Info: + Setup relationship between source and destination is 62.500 ns
            Info: + Latch edge is 60.142 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to destination register is 6.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]'
                Info: Total cell delay = 2.111 ns ( 33.27 % )
                Info: Total interconnect delay = 4.235 ns ( 66.73 % )
            Info: - Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to source register is 6.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]'
                Info: Total cell delay = 2.111 ns ( 33.27 % )
                Info: Total interconnect delay = 4.235 ns ( 66.73 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.621 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2]'
        Info: 2: + IC(0.352 ns) + CELL(0.410 ns) = 0.762 ns; Loc. = LCCOMB_X62_Y16_N26; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129'
        Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 1.596 ns; Loc. = LCCOMB_X63_Y16_N14; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131'
        Info: 4: + IC(0.365 ns) + CELL(0.660 ns) = 2.621 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7]'
        Info: Total cell delay = 1.463 ns ( 55.82 % )
        Info: Total interconnect delay = 1.158 ns ( 44.18 % )
Info: Slack time is -352 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" between source register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]" and destination memory "FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg"
    Info: Fmax is 96.6 MHz (period= 10.352 ns)
    Info: + Largest register to memory requirement is 9.729 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.014 ns
            Info: + Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination memory is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.686 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg'
                Info: Total cell delay = 0.661 ns ( 24.61 % )
                Info: Total interconnect delay = 2.025 ns ( 75.39 % )
            Info: - Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to source register is 2.672 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]'
                Info: Total cell delay = 0.537 ns ( 20.10 % )
                Info: Total interconnect delay = 2.135 ns ( 79.90 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 10.081 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0]'
        Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.001 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.553 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140'
        Info: 7: + IC(0.437 ns) + CELL(0.393 ns) = 2.383 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.454 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.864 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132'
        Info: 10: + IC(0.666 ns) + CELL(0.414 ns) = 3.944 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171'
        Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.103 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.174 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.245 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.655 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178'
        Info: 15: + IC(0.979 ns) + CELL(0.150 ns) = 5.784 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 3; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274'
        Info: 16: + IC(0.752 ns) + CELL(0.150 ns) = 6.686 ns; Loc. = LCCOMB_X29_Y19_N10; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47'
        Info: 17: + IC(0.493 ns) + CELL(0.413 ns) = 7.592 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 9; COMB Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3]'
        Info: 18: + IC(2.180 ns) + CELL(0.309 ns) = 10.081 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg'
        Info: Total cell delay = 4.058 ns ( 40.25 % )
        Info: Total interconnect delay = 6.023 ns ( 59.75 % )
Warning: Can't achieve timing requirement Clock Setup: 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1' along 1111 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "iClk50"
Info: Minimum slack time is 391 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" between source register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]" and destination register "ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y16_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to destination register is 6.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
                Info: Total cell delay = 2.111 ns ( 33.27 % )
                Info: Total interconnect delay = 4.235 ns ( 66.73 % )
            Info: - Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0" to source register is 6.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8'
                Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK'
                Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl'
                Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6]'
                Info: Total cell delay = 2.111 ns ( 33.27 % )
                Info: Total interconnect delay = 4.235 ns ( 66.73 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" between source register "ComCtrl:ComCtrl0|_FullPersistent" and destination register "ComCtrl:ComCtrl0|_FullPersistent"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y1_N0; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|_FullPersistent~40'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
                Info: Total cell delay = 0.537 ns ( 20.06 % )
                Info: Total interconnect delay = 2.140 ns ( 79.94 % )
            Info: - Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to source register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0|_FullPersistent'
                Info: Total cell delay = 0.537 ns ( 20.06 % )
                Info: Total interconnect delay = 2.140 ns ( 79.94 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "ComCtrl:ComCtrl0|Debounce:Debounce0|_Q" (data pin = "ioGPIO0[19]", clock pin = "iClk50") is 6.231 ns
    Info: + Longest pin to register delay is 6.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; PIN Node = 'ioGPIO0[19]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 2; COMB Node = 'ioGPIO0[19]~4'
        Info: 3: + IC(5.166 ns) + CELL(0.438 ns) = 6.456 ns; Loc. = LCCOMB_X55_Y28_N12; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.540 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0|Debounce:Debounce0|_Q'
        Info: Total cell delay = 1.374 ns ( 21.01 % )
        Info: Total interconnect delay = 5.166 ns ( 78.99 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "iClk50" and output clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination register is 2.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0|Debounce:Debounce0|_Q'
        Info: Total cell delay = 0.537 ns ( 20.41 % )
        Info: Total interconnect delay = 2.094 ns ( 79.59 % )
Info: tco from clock "iClk50" to destination pin "oSRAM_A[12]" through register "Line:Line0|_AddrY[0]" is 13.971 ns
    Info: + Offset between input clock "iClk50" and output clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to source register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0|_AddrY[0]'
        Info: Total cell delay = 0.537 ns ( 20.21 % )
        Info: Total interconnect delay = 2.120 ns ( 79.79 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 13.422 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0|_AddrY[0]'
        Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 2; COMB Node = 'Line:Line0|Add4~133'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X41_Y19_N2; Fanout = 2; COMB Node = 'Line:Line0|Add4~135'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X41_Y19_N4; Fanout = 2; COMB Node = 'Line:Line0|Add4~137'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.926 ns; Loc. = LCCOMB_X41_Y19_N6; Fanout = 2; COMB Node = 'Line:Line0|Add4~139'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.336 ns; Loc. = LCCOMB_X41_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0|Add4~140'
        Info: 7: + IC(0.433 ns) + CELL(0.393 ns) = 2.162 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0|Add5~129'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.572 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'Line:Line0|Add5~130'
        Info: 9: + IC(0.899 ns) + CELL(0.485 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'Line:Line0|Add6~343'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.027 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'Line:Line0|Add6~345'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.098 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'Line:Line0|Add6~347'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.508 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'Line:Line0|Add6~348'
        Info: 13: + IC(1.518 ns) + CELL(0.420 ns) = 6.446 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513'
        Info: 14: + IC(0.698 ns) + CELL(0.150 ns) = 7.294 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508'
        Info: 15: + IC(3.340 ns) + CELL(2.788 ns) = 13.422 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'oSRAM_A[12]'
        Info: Total cell delay = 6.214 ns ( 46.30 % )
        Info: Total interconnect delay = 7.208 ns ( 53.70 % )
Info: Longest tpd from source pin "ioSRAM_IO[8]" to destination pin "ioGPIO1[1]" is 13.873 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE7; Fanout = 1; PIN Node = 'ioSRAM_IO[8]'
    Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X16_Y0_N1; Fanout = 1; COMB Node = 'ioSRAM_IO[8]~7'
    Info: 3: + IC(5.744 ns) + CELL(0.150 ns) = 6.754 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oQ0[8]~5394'
    Info: 4: + IC(0.997 ns) + CELL(0.438 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0|oQ0[8]~5397'
    Info: 5: + IC(3.032 ns) + CELL(2.652 ns) = 13.873 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ioGPIO1[1]'
    Info: Total cell delay = 4.100 ns ( 29.55 % )
    Info: Total interconnect delay = 9.773 ns ( 70.45 % )
Info: th for memory "ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0" (data pin = "ioGPIO0[1]", clock pin = "iClk50") is -5.523 ns
    Info: + Offset between input clock "iClk50" and output clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1" to destination memory is 2.716 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(0.952 ns) + CELL(0.673 ns) = 2.716 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0'
        Info: Total cell delay = 0.673 ns ( 24.78 % )
        Info: Total interconnect delay = 2.043 ns ( 75.22 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 6.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J22; Fanout = 1; PIN Node = 'ioGPIO0[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y31_N2; Fanout = 1; COMB Node = 'ioGPIO0[1]~22'
        Info: 3: + IC(5.176 ns) + CELL(0.107 ns) = 6.115 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0'
        Info: Total cell delay = 0.939 ns ( 15.36 % )
        Info: Total interconnect delay = 5.176 ns ( 84.64 % )
Error: promoted from Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Error: Quartus II Classic Timing Analyzer was unsuccessful. 1 error, 3 warnings
    Info: Allocated 126 megabytes of memory during processing
    Error: Processing ended: Tue Nov 20 22:33:52 2007
    Error: Elapsed time: 00:00:02


