Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 13 10:07:29 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_control_sets_placed.rpt
| Design       : snake
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              31 |           13 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------+---------------------+------------------+----------------+--------------+
|   Clock Signal  |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------+---------------------+------------------+----------------+--------------+
|  snake_clk_BUFG |                      | S1/prev_PBH_i_2_n_1 |                1 |              1 |         1.00 |
|  S1/eaten3_out  |                      | RST_IBUF            |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  |                      |                     |                2 |              2 |         1.00 |
|  snake_clk_BUFG | S1/xDirSnake         | S1/prev_PBH_i_2_n_1 |                2 |              4 |         2.00 |
|  A0/pixel_clk   | A1/countY[9]_i_1_n_1 | RST_IBUF            |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG  |                      | RST_IBUF            |                6 |             12 |         2.00 |
|  A0/pixel_clk   |                      | RST_IBUF            |                6 |             18 |         3.00 |
|  n_0_575_BUFG   |                      | RST_IBUF            |               11 |             43 |         3.91 |
|  snake_clk_BUFG | A1/frame             | S1/prev_PBH_i_2_n_1 |               18 |             66 |         3.67 |
+-----------------+----------------------+---------------------+------------------+----------------+--------------+


