

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Mon Nov 18 10:54:15 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        blowfish.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.799 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.660 us | 0.660 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         4|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    280|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    128|    -|
|Register         |        -|      -|     224|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     224|    408|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln65_1_fu_307_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln65_fu_280_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_183_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln12_fu_177_p2   |   icmp   |      0|  0|  11|           5|           6|
    |d_fu_260_p2           |    xor   |      0|  0|   8|           8|           8|
    |grp_fu_171_p2         |    xor   |      0|  0|  32|          32|          32|
    |xor_ln14_fu_313_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln19_fu_319_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln60_1_fu_224_p2  |    xor   |      0|  0|  24|          24|          24|
    |xor_ln60_fu_218_p2    |    xor   |      0|  0|  16|          16|          16|
    |xor_ln65_fu_302_p2    |    xor   |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 280|         250|         247|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |P_address0                 |  15|          3|    5|         15|
    |S_address0                 |  15|          3|   10|         30|
    |S_address1                 |  15|          3|   10|         30|
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_return_0                |   9|          2|   32|         64|
    |ap_return_1                |   9|          2|   32|         64|
    |i_0_reg_160                |   9|          2|    5|         10|
    |p_b_read_assign_2_reg_150  |   9|          2|   32|         64|
    |p_tmp_reg_140              |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 128|         26|  159|        348|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln65_reg_395           |  32|   0|   32|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |ap_return_0_preg           |  32|   0|   32|          0|
    |ap_return_1_preg           |  32|   0|   32|          0|
    |c_reg_375                  |   8|   0|    8|          0|
    |d_reg_380                  |   8|   0|    8|          0|
    |i_0_reg_160                |   5|   0|    5|          0|
    |i_reg_350                  |   5|   0|    5|          0|
    |p_b_read_assign_2_reg_150  |  32|   0|   32|          0|
    |p_tmp_1_reg_370            |  32|   0|   32|          0|
    |p_tmp_reg_140              |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 224|   0|  224|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_done      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|left_read    |  in |   32|   ap_none  |    left_read   |    scalar    |
|right_read   |  in |   32|   ap_none  |   right_read   |    scalar    |
|P_address0   | out |    5|  ap_memory |        P       |     array    |
|P_ce0        | out |    1|  ap_memory |        P       |     array    |
|P_q0         |  in |   32|  ap_memory |        P       |     array    |
|P_address1   | out |    5|  ap_memory |        P       |     array    |
|P_ce1        | out |    1|  ap_memory |        P       |     array    |
|P_q1         |  in |   32|  ap_memory |        P       |     array    |
|S_address0   | out |   10|  ap_memory |        S       |     array    |
|S_ce0        | out |    1|  ap_memory |        S       |     array    |
|S_q0         |  in |   32|  ap_memory |        S       |     array    |
|S_address1   | out |   10|  ap_memory |        S       |     array    |
|S_ce1        | out |    1|  ap_memory |        S       |     array    |
|S_q1         |  in |   32|  ap_memory |        S       |     array    |
+-------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [blowfish.cpp:10]   --->   Operation 7 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [blowfish.cpp:10]   --->   Operation 8 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [blowfish.cpp:12]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_tmp = phi i32 [ %left_read_1, %0 ], [ %xor_ln14, %2 ]" [blowfish.cpp:10]   --->   Operation 10 'phi' 'p_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_b_read_assign_2 = phi i32 [ %right_read_1, %0 ], [ %p_tmp_1, %2 ]"   --->   Operation 11 'phi' 'p_b_read_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %i_0, -16" [blowfish.cpp:12]   --->   Operation 13 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [blowfish.cpp:12]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %3, label %2" [blowfish.cpp:12]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i64" [blowfish.cpp:13]   --->   Operation 17 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%P_addr_2 = getelementptr [18 x i32]* %P, i64 0, i64 %zext_ln13" [blowfish.cpp:13]   --->   Operation 18 'getelementptr' 'P_addr_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr_2, align 4" [blowfish.cpp:13]   --->   Operation 19 'load' 'P_load_2' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%P_addr = getelementptr [18 x i32]* %P, i64 0, i64 16" [blowfish.cpp:18]   --->   Operation 20 'getelementptr' 'P_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:18]   --->   Operation 21 'load' 'P_load' <Predicate = (icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%P_addr_1 = getelementptr [18 x i32]* %P, i64 0, i64 17" [blowfish.cpp:19]   --->   Operation 22 'getelementptr' 'P_addr_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_1, align 4" [blowfish.cpp:19]   --->   Operation 23 'load' 'P_load_1' <Predicate = (icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 24 [1/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr_2, align 4" [blowfish.cpp:13]   --->   Operation 24 'load' 'P_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %P_load_2 to i8" [blowfish.cpp:13]   --->   Operation 25 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i32 %p_tmp to i8" [blowfish.cpp:13]   --->   Operation 26 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i32 %p_tmp to i24" [blowfish.cpp:13]   --->   Operation 27 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln13_3 = trunc i32 %P_load_2 to i24" [blowfish.cpp:13]   --->   Operation 28 'trunc' 'trunc_ln13_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln13_4 = trunc i32 %p_tmp to i16" [blowfish.cpp:13]   --->   Operation 29 'trunc' 'trunc_ln13_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln13_5 = trunc i32 %P_load_2 to i16" [blowfish.cpp:13]   --->   Operation 30 'trunc' 'trunc_ln13_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%p_tmp_1 = xor i32 %P_load_2, %p_tmp" [blowfish.cpp:13]   --->   Operation 31 'xor' 'p_tmp_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%xor_ln60 = xor i16 %trunc_ln13_5, %trunc_ln13_4" [blowfish.cpp:60->blowfish.cpp:14]   --->   Operation 32 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.03ns)   --->   "%xor_ln60_1 = xor i24 %trunc_ln13_3, %trunc_ln13_2" [blowfish.cpp:60->blowfish.cpp:14]   --->   Operation 33 'xor' 'xor_ln60_1' <Predicate = true> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%a = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_tmp_1, i32 24, i32 31)" [blowfish.cpp:61->blowfish.cpp:14]   --->   Operation 34 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %xor_ln60_1, i32 16, i32 23)" [blowfish.cpp:62->blowfish.cpp:14]   --->   Operation 35 'partselect' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %xor_ln60, i32 8, i32 15)" [blowfish.cpp:63->blowfish.cpp:14]   --->   Operation 36 'partselect' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%d = xor i8 %trunc_ln13_1, %trunc_ln13" [blowfish.cpp:64->blowfish.cpp:14]   --->   Operation 37 'xor' 'd' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %a to i64" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 38 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%S_addr = getelementptr [1024 x i32]* %S, i64 0, i64 %zext_ln65" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 39 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 40 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %b)" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 42 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 43 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 44 [1/2] (3.25ns)   --->   "%S_load = load i32* %S_addr, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 44 'load' 'S_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%S_load_1 = load i32* %S_addr_1, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 45 'load' 'S_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 46 [1/1] (2.55ns)   --->   "%add_ln65 = add i32 %S_load, %S_load_1" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 46 'add' 'add_ln65' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %c)" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_1" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 48 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 49 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %d)" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr [1024 x i32]* %S, i64 0, i64 %tmp_2" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 51 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 52 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 6.79>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%S_load_2 = load i32* %S_addr_2, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 53 'load' 'S_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%xor_ln65 = xor i32 %S_load_2, %add_ln65" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 54 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%S_load_3 = load i32* %S_addr_3, align 4" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 55 'load' 'S_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 56 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln65_1 = add i32 %S_load_3, %xor_ln65" [blowfish.cpp:65->blowfish.cpp:14]   --->   Operation 56 'add' 'add_ln65_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i32 %p_b_read_assign_2, %add_ln65_1" [blowfish.cpp:14]   --->   Operation 57 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [blowfish.cpp:12]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.31>
ST_6 : Operation 59 [1/2] (2.32ns)   --->   "%P_load = load i32* %P_addr, align 4" [blowfish.cpp:18]   --->   Operation 59 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i32 %P_load, %p_tmp" [blowfish.cpp:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_1, align 4" [blowfish.cpp:19]   --->   Operation 61 'load' 'P_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 62 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i32 %P_load_1, %p_b_read_assign_2" [blowfish.cpp:19]   --->   Operation 62 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln19, 0" [blowfish.cpp:20]   --->   Operation 63 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln18, 1" [blowfish.cpp:20]   --->   Operation 64 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [blowfish.cpp:20]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
right_read_1      (read             ) [ 0111110]
left_read_1       (read             ) [ 0111110]
br_ln12           (br               ) [ 0111110]
p_tmp             (phi              ) [ 0011001]
p_b_read_assign_2 (phi              ) [ 0011111]
i_0               (phi              ) [ 0010000]
icmp_ln12         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln12           (br               ) [ 0000000]
zext_ln13         (zext             ) [ 0000000]
P_addr_2          (getelementptr    ) [ 0001000]
P_addr            (getelementptr    ) [ 0000001]
P_addr_1          (getelementptr    ) [ 0000001]
P_load_2          (load             ) [ 0000000]
trunc_ln13        (trunc            ) [ 0000000]
trunc_ln13_1      (trunc            ) [ 0000000]
trunc_ln13_2      (trunc            ) [ 0000000]
trunc_ln13_3      (trunc            ) [ 0000000]
trunc_ln13_4      (trunc            ) [ 0000000]
trunc_ln13_5      (trunc            ) [ 0000000]
p_tmp_1           (xor              ) [ 0110110]
xor_ln60          (xor              ) [ 0000000]
xor_ln60_1        (xor              ) [ 0000000]
a                 (partselect       ) [ 0000000]
b                 (partselect       ) [ 0000000]
c                 (partselect       ) [ 0000100]
d                 (xor              ) [ 0000100]
zext_ln65         (zext             ) [ 0000000]
S_addr            (getelementptr    ) [ 0000100]
tmp               (bitconcatenate   ) [ 0000000]
S_addr_1          (getelementptr    ) [ 0000100]
S_load            (load             ) [ 0000000]
S_load_1          (load             ) [ 0000000]
add_ln65          (add              ) [ 0000010]
tmp_1             (bitconcatenate   ) [ 0000000]
S_addr_2          (getelementptr    ) [ 0000010]
tmp_2             (bitconcatenate   ) [ 0000000]
S_addr_3          (getelementptr    ) [ 0000010]
S_load_2          (load             ) [ 0000000]
xor_ln65          (xor              ) [ 0000000]
S_load_3          (load             ) [ 0000000]
add_ln65_1        (add              ) [ 0000000]
xor_ln14          (xor              ) [ 0111110]
br_ln12           (br               ) [ 0111110]
P_load            (load             ) [ 0000000]
xor_ln18          (xor              ) [ 0000000]
P_load_1          (load             ) [ 0000000]
xor_ln19          (xor              ) [ 0000000]
mrv               (insertvalue      ) [ 0000000]
mrv_1             (insertvalue      ) [ 0000000]
ret_ln20          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i56.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="right_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="left_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="left_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="P_addr_2_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_2/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="97" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_load_2/2 P_load/2 P_load_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="P_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="P_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="S_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_load/3 S_load_1/3 S_load_2/4 S_load_3/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="S_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="S_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_2/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="S_addr_3_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="64" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_3/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="p_tmp_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_tmp_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_tmp/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_b_read_assign_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_b_read_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_b_read_assign_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_b_read_assign_2/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="1"/>
<pin id="162" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_tmp_1/3 xor_ln18/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln12_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln13_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln13_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln13_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln13_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln13_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_4/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln13_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_5/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln60_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln60_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="24" slack="0"/>
<pin id="226" dir="0" index="1" bw="24" slack="0"/>
<pin id="227" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="a_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="6" slack="0"/>
<pin id="235" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="b_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="c_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="d_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln65_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln65_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="1"/>
<pin id="290" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="1"/>
<pin id="298" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln65_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln65_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln14_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="3"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xor_ln19_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="1"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mrv_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mrv_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="right_read_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_read_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="left_read_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left_read_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="P_addr_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="P_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="P_addr_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_tmp_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="c_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="380" class="1005" name="d_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="385" class="1005" name="S_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="S_addr_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln65_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="400" class="1005" name="S_addr_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="S_addr_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="xor_ln14_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="149"><net_src comp="143" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="159"><net_src comp="153" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="71" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="140" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="164" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="164" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="164" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="197"><net_src comp="71" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="140" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="140" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="71" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="140" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="71" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="206" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="202" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="171" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="224" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="218" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="198" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="194" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="230" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="240" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="284"><net_src comp="106" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="106" pin="7"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="294" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="306"><net_src comp="106" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="106" pin="7"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="150" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="71" pin="7"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="150" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="50" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="171" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="52" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="345"><net_src comp="58" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="353"><net_src comp="183" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="358"><net_src comp="64" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="363"><net_src comp="77" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="368"><net_src comp="86" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="373"><net_src comp="171" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="378"><net_src comp="250" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="383"><net_src comp="260" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="388"><net_src comp="99" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="393"><net_src comp="112" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="398"><net_src comp="280" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="403"><net_src comp="124" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="408"><net_src comp="132" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="413"><net_src comp="313" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="143" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P | {}
	Port: S | {}
 - Input state : 
	Port: Encrypt_SetKey : left_read | {1 }
	Port: Encrypt_SetKey : right_read | {1 }
	Port: Encrypt_SetKey : P | {2 3 6 }
	Port: Encrypt_SetKey : S | {3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln12 : 1
		i : 1
		br_ln12 : 2
		zext_ln13 : 1
		P_addr_2 : 2
		P_load_2 : 3
		P_load : 1
		P_load_1 : 1
	State 3
		trunc_ln13 : 1
		trunc_ln13_3 : 1
		trunc_ln13_5 : 1
		p_tmp_1 : 1
		xor_ln60 : 2
		xor_ln60_1 : 2
		a : 1
		b : 2
		c : 2
		d : 2
		zext_ln65 : 2
		S_addr : 3
		S_load : 4
		tmp : 3
		S_addr_1 : 4
		S_load_1 : 5
	State 4
		add_ln65 : 1
		S_addr_2 : 1
		S_load_2 : 2
		S_addr_3 : 1
		S_load_3 : 2
	State 5
		xor_ln65 : 1
		add_ln65_1 : 1
		xor_ln14 : 2
	State 6
		xor_ln18 : 1
		xor_ln19 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_171       |    0    |    32   |
|          |     xor_ln60_fu_218     |    0    |    16   |
|          |    xor_ln60_1_fu_224    |    0    |    24   |
|    xor   |         d_fu_260        |    0    |    8    |
|          |     xor_ln65_fu_302     |    0    |    32   |
|          |     xor_ln14_fu_313     |    0    |    32   |
|          |     xor_ln19_fu_319     |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |         i_fu_183        |    0    |    15   |
|    add   |     add_ln65_fu_280     |    0    |    39   |
|          |    add_ln65_1_fu_307    |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln12_fu_177    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   | right_read_1_read_fu_52 |    0    |    0    |
|          |  left_read_1_read_fu_58 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln13_fu_189    |    0    |    0    |
|          |     zext_ln65_fu_266    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln13_fu_194    |    0    |    0    |
|          |   trunc_ln13_1_fu_198   |    0    |    0    |
|   trunc  |   trunc_ln13_2_fu_202   |    0    |    0    |
|          |   trunc_ln13_3_fu_206   |    0    |    0    |
|          |   trunc_ln13_4_fu_210   |    0    |    0    |
|          |   trunc_ln13_5_fu_214   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |         a_fu_230        |    0    |    0    |
|partselect|         b_fu_240        |    0    |    0    |
|          |         c_fu_250        |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_271       |    0    |    0    |
|bitconcatenate|       tmp_1_fu_286      |    0    |    0    |
|          |       tmp_2_fu_294      |    0    |    0    |
|----------|-------------------------|---------|---------|
|insertvalue|        mrv_fu_325       |    0    |    0    |
|          |       mrv_1_fu_331      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   280   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     P_addr_1_reg_365    |    5   |
|     P_addr_2_reg_355    |    5   |
|      P_addr_reg_360     |    5   |
|     S_addr_1_reg_390    |   10   |
|     S_addr_2_reg_400    |   10   |
|     S_addr_3_reg_405    |   10   |
|      S_addr_reg_385     |   10   |
|     add_ln65_reg_395    |   32   |
|        c_reg_375        |    8   |
|        d_reg_380        |    8   |
|       i_0_reg_160       |    5   |
|        i_reg_350        |    5   |
|   left_read_1_reg_342   |   32   |
|p_b_read_assign_2_reg_150|   32   |
|     p_tmp_1_reg_370     |   32   |
|      p_tmp_reg_140      |   32   |
|   right_read_1_reg_337  |   32   |
|     xor_ln14_reg_410    |   32   |
+-------------------------+--------+
|          Total          |   305  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_71 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_71 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_106 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_106 |  p2  |   4  |   0  |    0   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  7.3505 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   72   |
|  Register |    -   |   305  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   305  |   352  |
+-----------+--------+--------+--------+
