Classic Timing Analyzer report for PPU_LITE
Fri Sep 19 14:46:23 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'
  8. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages
 14. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Type                                                   ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                            ; To                                                       ; From Clock                              ; To Clock                                ; Failed Paths ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+
; Worst-case tsu                                         ; N/A       ; None                             ; 12.255 ns                        ; MODE                                                                                                                                                            ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF ; --                                      ; MCLK                                    ; 0            ;
; Worst-case tco                                         ; N/A       ; None                             ; 11.833 ns                        ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[12]                                                  ; MCLK                                    ; --                                      ; 0            ;
; Worst-case th                                          ; N/A       ; None                             ; -6.119 ns                        ; A[0]                                                                                                                                                            ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]   ; --                                      ; MCLK                                    ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0' ; 12.075 ns ; 42.94 MHz ( period = 23.288 ns ) ; N/A                              ; RP2C02:inst|PCLK_P3                                                                                                                                             ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1' ; 20.793 ns ; 21.47 MHz ( period = 46.576 ns ) ; 200.40 MHz ( period = 4.990 ns ) ; RP2C02:inst|PCLK_P2                                                                                                                                             ; RP2C02:inst|PCLK_P4                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'  ; 0.860 ns  ; 42.94 MHz ( period = 23.288 ns ) ; N/A                              ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]                                                                                                     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0] ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'  ; 0.865 ns  ; 21.47 MHz ( period = 46.576 ns ) ; N/A                              ; RP2C02:inst|PCLK_N1                                                                                                                                             ; RP2C02:inst|PCLK_N2                                      ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                           ;           ;                                  ;                                  ;                                                                                                                                                                 ;                                                          ;                                         ;                                         ; 0            ;
+--------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                          ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 42.94 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 2                     ; 1                   ; -1.833 ns ;              ;
; PLL:inst1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; MCLK     ; 1                     ; 1                   ; -1.833 ns ;              ;
; MCLK                                    ;                    ; User Pin   ; 21.47 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                       ; To                                                              ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 12.075 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.938 ns               ;
; 12.075 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[0]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.938 ns               ;
; 12.075 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[2]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.938 ns               ;
; 12.533 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.480 ns               ;
; 12.533 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[0]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.480 ns               ;
; 12.533 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[2]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 10.480 ns               ;
; 12.576 ns                               ; 93.35 MHz ( period = 10.712 ns )                    ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 10.465 ns               ;
; 13.036 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.952 ns                ;
; 13.098 ns                               ; 98.14 MHz ( period = 10.190 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.968 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[7]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[4]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[3]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[2]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[1]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.098 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[0]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.887 ns                ;
; 13.190 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.837 ns                ;
; 13.198 ns                               ; 99.11 MHz ( period = 10.090 ns )                    ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 9.843 ns                ;
; 13.232 ns                               ; 99.44 MHz ( period = 10.056 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.834 ns                ;
; 13.322 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.666 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.392 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.635 ns                ;
; 13.494 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.494 ns                ;
; 13.524 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.503 ns                ;
; 13.524 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.503 ns                ;
; 13.524 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.503 ns                ;
; 13.524 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.503 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[7]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[6]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[4]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[3]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[2]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[1]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.556 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT[0]               ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.429 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.566 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.422 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.583 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.405 ns                ;
; 13.635 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.392 ns                ;
; 13.635 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.392 ns                ;
; 13.635 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.392 ns                ;
; 13.635 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.392 ns                ;
; 13.658 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 9.355 ns                ;
; 13.658 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[3]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 9.355 ns                ;
; 13.720 ns                               ; 104.52 MHz ( period = 9.568 ns )                    ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 9.321 ns                ;
; 13.775 ns                               ; 105.12 MHz ( period = 9.513 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.024 ns                 ; 9.249 ns                ;
; 13.780 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.208 ns                ;
; 13.812 ns                               ; 105.53 MHz ( period = 9.476 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.215 ns                ;
; 13.829 ns                               ; 105.72 MHz ( period = 9.459 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.237 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[3]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[4]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[1] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[1]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[0] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[2]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[5]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.837 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[6]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.151 ns                ;
; 13.838 ns                               ; 105.82 MHz ( period = 9.450 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 9.161 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.850 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.177 ns                ;
; 13.854 ns                               ; 106.00 MHz ( period = 9.434 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.212 ns                ;
; 13.890 ns                               ; 106.41 MHz ( period = 9.398 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 9.095 ns                ;
; 13.892 ns                               ; 106.43 MHz ( period = 9.396 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 9.149 ns                ;
; 13.893 ns                               ; 106.44 MHz ( period = 9.395 ns )                    ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 9.148 ns                ;
; 13.914 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT[2]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.074 ns                ;
; 13.916 ns                               ; 106.70 MHz ( period = 9.372 ns )                    ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|CLIPOR           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 9.125 ns                ;
; 13.924 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 9.064 ns                ;
; 13.944 ns                               ; 107.02 MHz ( period = 9.344 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.083 ns                ;
; 13.974 ns                               ; 107.37 MHz ( period = 9.314 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 9.092 ns                ;
; 13.981 ns                               ; 107.45 MHz ( period = 9.307 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[7]   ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.046 ns                ;
; 13.982 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.045 ns                ;
; 13.982 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.045 ns                ;
; 13.982 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.045 ns                ;
; 13.982 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.045 ns                ;
; 14.013 ns                               ; 107.82 MHz ( period = 9.275 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.986 ns                ;
; 14.017 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.010 ns                ;
; 14.017 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 9.010 ns                ;
; 14.021 ns                               ; 107.91 MHz ( period = 9.267 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.024 ns                 ; 9.003 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.024 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.964 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.026 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.962 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.041 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.947 ns                ;
; 14.057 ns                               ; 108.33 MHz ( period = 9.231 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[7]   ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.970 ns                ;
; 14.067 ns                               ; 108.45 MHz ( period = 9.221 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[7]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 8.974 ns                ;
; 14.075 ns                               ; 108.54 MHz ( period = 9.213 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.991 ns                ;
; 14.084 ns                               ; 108.65 MHz ( period = 9.204 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.915 ns                ;
; 14.093 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.934 ns                ;
; 14.093 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.934 ns                ;
; 14.093 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.934 ns                ;
; 14.093 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.934 ns                ;
; 14.102 ns                               ; 108.86 MHz ( period = 9.186 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.964 ns                ;
; 14.116 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[4]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 8.897 ns                ;
; 14.116 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[3]|CNT            ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.013 ns                 ; 8.897 ns                ;
; 14.133 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[5]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.866 ns                ;
; 14.133 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[1]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.866 ns                ;
; 14.133 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[4]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.866 ns                ;
; 14.133 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[0]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.866 ns                ;
; 14.133 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[2]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.866 ns                ;
; 14.134 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[3]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.865 ns                ;
; 14.134 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[7]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.865 ns                ;
; 14.134 ns                               ; None                                                ; RP2C02:inst|PCLK_P4                                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[6]                       ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.865 ns                ;
; 14.136 ns                               ; 109.27 MHz ( period = 9.152 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.985 ns                 ; 8.849 ns                ;
; 14.138 ns                               ; 109.29 MHz ( period = 9.150 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 8.903 ns                ;
; 14.165 ns                               ; 109.61 MHz ( period = 9.123 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[0]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 8.876 ns                ;
; 14.178 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.849 ns                ;
; 14.178 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.849 ns                ;
; 14.186 ns                               ; 109.87 MHz ( period = 9.102 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[7]   ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.841 ns                ;
; 14.190 ns                               ; 109.91 MHz ( period = 9.098 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.837 ns                ;
; 14.217 ns                               ; 110.24 MHz ( period = 9.071 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[2]               ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[5]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.810 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.247 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.741 ns                ;
; 14.256 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.771 ns                ;
; 14.256 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.771 ns                ;
; 14.256 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.771 ns                ;
; 14.256 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.771 ns                ;
; 14.256 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.771 ns                ;
; 14.259 ns                               ; 110.75 MHz ( period = 9.029 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[2]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.740 ns                ;
; 14.274 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.753 ns                ;
; 14.274 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.753 ns                ;
; 14.274 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.753 ns                ;
; 14.274 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.753 ns                ;
; 14.276 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.751 ns                ;
; 14.276 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.751 ns                ;
; 14.288 ns                               ; 111.11 MHz ( period = 9.000 ns )                    ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|OBLATCH[3]               ; RP2C02:inst|OAM:MOD_OAM|OMV_LATCH                               ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.066 ns                 ; 8.778 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[7]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.698 ns                ;
; 14.290 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.737 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[3]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[4]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[1] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[1]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT1[0] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[2]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[5]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.295 ns                               ; None                                                ; RP2C02:inst|PCLK_N2                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|CNT[6]  ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.988 ns                 ; 8.693 ns                ;
; 14.301 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.726 ns                ;
; 14.301 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.726 ns                ;
; 14.301 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.726 ns                ;
; 14.301 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.726 ns                ;
; 14.312 ns                               ; 111.41 MHz ( period = 8.976 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[2]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[1]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 22.999 ns                 ; 8.687 ns                ;
; 14.313 ns                               ; 111.42 MHz ( period = 8.975 ns )                    ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|V[1]     ; RP2C02:inst|OAM:MOD_OAM|OAM_COUNTER:OAMCNT|CNT1[6]              ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.041 ns                 ; 8.728 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[3] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[4] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[2] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[5] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[6] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.333 ns                               ; None                                                ; RP2C02:inst|PCLK_P3                                        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1|CNT1[7] ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.694 ns                ;
; 14.334 ns                               ; 111.68 MHz ( period = 8.954 ns )                    ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|EN ; RP2C02:inst|VID_MUX:MOD_VID_MUX|ZCOLN[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 23.288 ns                   ; 23.027 ns                 ; 8.693 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                                 ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                        ;
+-----------+-----------------------------------------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                ; To                  ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 20.793 ns ; 200.40 MHz ( period = 4.990 ns )              ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 23.288 ns                   ; 23.013 ns                 ; 2.220 ns                ;
; 45.196 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 1.119 ns                ;
; 45.447 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_P3 ; RP2C02:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.868 ns                ;
; 45.457 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_N2 ; RP2C02:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.858 ns                ;
; 45.648 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.667 ns                ;
; 45.657 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_P1 ; RP2C02:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.658 ns                ;
; 45.659 ns ; Restricted to 275.03 MHz ( period = 3.64 ns ) ; RP2C02:inst|PCLK_N1 ; RP2C02:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 46.576 ns                   ; 46.315 ns                 ; 0.656 ns                ;
+-----------+-----------------------------------------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                            ; To                                                              ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.860 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HPOS_IN       ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|O_HPOS        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                       ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.860 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.861 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                         ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[4]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR3[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[5]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR3[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR2[5]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR2[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[0]                       ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|ZPOS[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|W1R[1]                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|BGCLIP                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                         ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|W1R[3]                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|BGE                   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                         ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[5]          ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[5]         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.865 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[5]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.866 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]     ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]     ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS[7]        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR0[5]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[6]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR0[4]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[5]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[3]         ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[0]     ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|ATR[1]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[1]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[1]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[0]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[3]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[7]        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[0]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR0[0]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[4]         ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.868 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]     ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|BGC1[1]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|BGC2[1]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[3]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR3[3]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; RP2C02:inst|VID_MUX:MOD_VID_MUX|OCOLN                           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|STEP3[4]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|ATR[0]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR2[0]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH3                        ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH4                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.870 ns                                ; RP2C02:inst|OAM:MOD_OAM|W4Q2                                    ; RP2C02:inst|OAM:MOD_OAM|W4Q3                                    ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.661 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR2[3]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR2[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH5                        ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH6                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[0]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[0]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[7]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.874 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.874 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[7]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[7]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.880 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[5]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[6]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.671 ns                 ;
; 0.886 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.677 ns                 ;
; 0.889 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.680 ns                 ;
; 0.892 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.683 ns                 ;
; 0.893 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.684 ns                 ;
; 0.893 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[4]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[4]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.684 ns                 ;
; 0.894 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.685 ns                 ;
; 1.031 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|ZH_FF   ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|ZH_FF   ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.032 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR2[5]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR2[6]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[5]         ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|ZH_FF   ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02:inst|VID_MUX:MOD_VID_MUX|R2DB6                           ; RP2C02:inst|VID_MUX:MOD_VID_MUX|R2DB6                           ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; RP2C02:inst|PALETTE:MOD_PALETTE|PIX[5]                          ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|Do[5]                     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.033 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[2]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR3[5]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[6]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                         ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDOUT[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_IN        ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|FTA_OUT       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR3[4]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR3[5]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[3]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[4]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|W1R[6]                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|EMP_G                 ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.035 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|H[3]          ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[3]         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.826 ns                 ;
; 1.036 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[0]        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[2]        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.037 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.828 ns                 ;
; 1.038 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[5]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR0[5]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET2         ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET3         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.039 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[1]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS_IN[2]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A|QS[2]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF   ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5|ZH_FF   ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.040 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[0] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[0]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.041 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS[1]        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[0]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[0]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[1]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[1]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS[5]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR0[2]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR0[2]                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.042 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[1]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[1]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[3]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.042 ns                                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|W1R[2]                ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|OBCLIP                ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.043 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT1[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6|CNT[1]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT1[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0|CNT[1]  ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS_IN[6]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B|QS[6]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VB_FF         ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VB_FF         ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|BGC1[2]                       ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|BGC2[2]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS[5]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS[6]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A|QS_IN[7]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[6]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT[0]  ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3|CNT1[0] ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH1                        ; RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL|LATCH2                        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.046 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[2]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS[2]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A|QS_IN[3]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB          ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|N_HB          ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.047 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[1]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[2]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS[3]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B|QS_IN[4]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS[4]        ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B|QS_IN[5]     ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS_IN[5]     ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A|QS[5]        ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SR1[6]                        ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|FSR1[7]                       ; PLL:inst1|altpll:altpll_component|_clk0 ; PLL:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)             ;                                                                 ;                                         ;                                         ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:inst1|altpll:altpll_component|_clk1'                                                                                                                                                                              ;
+---------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                ; To                  ; From Clock                              ; To Clock                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.865 ns      ; RP2C02:inst|PCLK_N1 ; RP2C02:inst|PCLK_N2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.656 ns                 ;
; 0.867 ns      ; RP2C02:inst|PCLK_P1 ; RP2C02:inst|PCLK_P2 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.876 ns      ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P3 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.667 ns                 ;
; 1.067 ns      ; RP2C02:inst|PCLK_N2 ; RP2C02:inst|PCLK_N1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.077 ns      ; RP2C02:inst|PCLK_P3 ; RP2C02:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 0.868 ns                 ;
; 1.328 ns      ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P1 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 25.731 ns     ; RP2C02:inst|PCLK_P2 ; RP2C02:inst|PCLK_P4 ; PLL:inst1|altpll:altpll_component|_clk1 ; PLL:inst1|altpll:altpll_component|_clk1 ; -23.288 ns                 ; -23.511 ns                 ; 2.220 ns                 ;
+---------------+---------------------+---------------------+-----------------------------------------+-----------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                        ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                                                                              ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 12.255 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A   ; None         ; 12.099 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
; N/A   ; None         ; 12.078 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A   ; None         ; 11.097 ns  ; DENDY     ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 10.512 ns  ; PD_BUS[4] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 10.338 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A   ; None         ; 10.061 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A   ; None         ; 10.002 ns  ; PD_BUS[3] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.959 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.959 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.959 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.959 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.959 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.955 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.955 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.955 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.928 ns   ; PD_BUS[4] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.784 ns   ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A   ; None         ; 9.676 ns   ; PD_BUS[4] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.512 ns   ; PD_BUS[3] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.448 ns   ; PD_BUS[2] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.439 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.439 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.439 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.439 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.439 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.435 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.435 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.435 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 9.427 ns   ; PD_BUS[5] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.369 ns   ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[4]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 9.322 ns   ; PD_BUS[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.263 ns   ; PD_BUS[2] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.228 ns   ; PD_BUS[6] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.212 ns   ; PD_BUS[3] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.099 ns   ; PD_BUS[5] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 9.018 ns   ; PD_BUS[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.918 ns   ; PD_BUS[4] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 8.899 ns   ; MODE      ; RP2C02:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.898 ns   ; MODE      ; RP2C02:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A   ; None         ; 8.815 ns   ; PD_BUS[0] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.814 ns   ; PD_BUS[0] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.814 ns   ; PD_BUS[6] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.801 ns   ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.627 ns   ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[2]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.545 ns   ; PD_BUS[2] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.533 ns   ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.383 ns   ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.369 ns   ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.344 ns   ; PD_BUS[1] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.322 ns   ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[0]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.301 ns   ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[6]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 8.276 ns   ; PD_BUS[7] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.273 ns   ; PD_BUS[7] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 8.100 ns   ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[5]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 8.091 ns   ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[6]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 8.076 ns   ; PALSEL1   ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A   ; None         ; 8.007 ns   ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 8.006 ns   ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[7]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 7.962 ns   ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.775 ns   ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.762 ns   ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[3]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 7.758 ns   ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[4]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.730 ns   ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[3]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.692 ns   ; PD_BUS[2] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.682 ns   ; PD_BUS[3] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.639 ns   ; PALSEL0   ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A   ; None         ; 7.631 ns   ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A   ; None         ; 7.533 ns   ; PD_BUS[6] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.531 ns   ; PD_BUS[6] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.527 ns   ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[7]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.524 ns   ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[2]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 7.496 ns   ; PD_BUS[0] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.491 ns   ; PD_BUS[1] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.438 ns   ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[5]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.429 ns   ; PD_BUS[5] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.428 ns   ; PD_BUS[5] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.365 ns   ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A   ; None         ; 7.340 ns   ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[1]                                                                                                                       ; MCLK     ;
; N/A   ; None         ; 7.337 ns   ; PD_BUS[7] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.336 ns   ; PD_BUS[7] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A   ; None         ; 7.322 ns   ; PD_BUS[0] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A   ; None         ; 7.282 ns   ; A[2]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 7.263 ns   ; A[1]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A   ; None         ; 7.166 ns   ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[1]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 7.002 ns   ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A   ; None         ; 6.980 ns   ; DB[6]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.960 ns   ; DB[7]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.912 ns   ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[0]                                                                                                                        ; MCLK     ;
; N/A   ; None         ; 6.731 ns   ; DB[4]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.635 ns   ; DB[5]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.595 ns   ; DB[1]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.537 ns   ; DB[0]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.308 ns   ; DB[2]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.235 ns   ; DB[3]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A   ; None         ; 6.171 ns   ; A[0]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                            ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.833 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[12]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.670 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[13]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.526 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[4]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.371 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[15]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.365 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[14]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.315 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[6]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.259 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[5]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.197 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[16]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.183 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[7]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.180 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[17]   ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.137 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[3]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.124 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[2]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 11.097 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[0]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.914 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[1]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.456 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[10]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.377 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[11]   ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.165 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[8]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg1 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg2 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg3 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg4 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg5 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 10.083 ns  ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; RGB[9]    ; MCLK       ;
; N/A                                     ; None                                                ; 9.929 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.760 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.479 ns   ; RP2C02:inst|PCLK_P3                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 9.443 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 9.369 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[8]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.303 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[10]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 9.295 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 9.091 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 9.091 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 9.078 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 9.066 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 9.021 ns   ; RP2C02:inst|PCLK_N2                                                                                                                                             ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.984 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.809 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[0] ; MCLK       ;
; N/A                                     ; None                                                ; 8.807 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[9]                                                                                                                          ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.714 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.677 ns   ; RP2C02:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q5                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.671 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 8.671 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 8.666 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 8.632 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.629 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[4]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.614 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 8.605 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[3] ; MCLK       ;
; N/A                                     ; None                                                ; 8.605 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[4] ; MCLK       ;
; N/A                                     ; None                                                ; 8.592 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[2] ; MCLK       ;
; N/A                                     ; None                                                ; 8.560 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[12]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.556 ns   ; RP2C02:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|BLNK_LATCH                                                                                              ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.465 ns   ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 8.462 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.391 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[11]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.380 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.296 ns   ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.277 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[7]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.262 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.243 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.222 ns   ; RP2C02:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|R7_Q3                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.218 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[6]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.213 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hn[0]                                                                                                         ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.211 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[5]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.206 ns   ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; nRD       ; MCLK       ;
; N/A                                     ; None                                                ; 8.185 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[6] ; MCLK       ;
; N/A                                     ; None                                                ; 8.185 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[5] ; MCLK       ;
; N/A                                     ; None                                                ; 8.180 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[1] ; MCLK       ;
; N/A                                     ; None                                                ; 8.180 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[1]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.161 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[0]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.136 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[6]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.129 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[5]     ; MCLK       ;
; N/A                                     ; None                                                ; 8.128 ns   ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|Hnn[0]                                                                                                        ; PD_BUS[7] ; MCLK       ;
; N/A                                     ; None                                                ; 8.074 ns   ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PAD[13]                                                                                                                         ; nWR       ; MCLK       ;
; N/A                                     ; None                                                ; 8.051 ns   ; RP2C02:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL|W7_Q5                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.037 ns   ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|OBE                                                                                                                   ; ALE       ; MCLK       ;
; N/A                                     ; None                                                ; 8.025 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R7                                                                                                              ; DB[2]     ; MCLK       ;
; N/A                                     ; None                                                ; 7.933 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R4                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 7.851 ns   ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|R2                                                                                                              ; DB[3]     ; MCLK       ;
; N/A                                     ; None                                                ; 7.831 ns   ; RP2C02:inst|REG2000_2001:MOD_REG2000_2001|BGE                                                                                                                   ; PD_BUS[0] ; MCLK       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                 ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From      ; To                                                                                                                                                              ; To Clock ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -6.119 ns  ; A[0]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -6.183 ns  ; DB[3]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.256 ns  ; DB[2]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.485 ns  ; DB[0]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.543 ns  ; DB[1]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.583 ns  ; DB[5]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.679 ns  ; DB[4]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.860 ns  ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[0]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -6.908 ns  ; DB[7]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.928 ns  ; DB[6]     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -6.950 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|RnWR                                                                                                            ; MCLK     ;
; N/A           ; None        ; -7.114 ns  ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[1]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -7.211 ns  ; A[1]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[1]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -7.230 ns  ; A[2]      ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[2]                                                                                                          ; MCLK     ;
; N/A           ; None        ; -7.270 ns  ; PD_BUS[0] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.284 ns  ; PD_BUS[7] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[7]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.285 ns  ; PD_BUS[7] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.288 ns  ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[1]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.313 ns  ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[0]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.376 ns  ; PD_BUS[5] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[5]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.377 ns  ; PD_BUS[5] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.386 ns  ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[5]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.439 ns  ; PD_BUS[1] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[1]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.444 ns  ; PD_BUS[0] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[0]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.472 ns  ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[2]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -7.475 ns  ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[7]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.479 ns  ; PD_BUS[6] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[6]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.481 ns  ; PD_BUS[6] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -7.491 ns  ; PALSEL0   ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg6 ; MCLK     ;
; N/A           ; None        ; -7.579 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|nDBER                                                                                                           ; MCLK     ;
; N/A           ; None        ; -7.630 ns  ; PD_BUS[3] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[3]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.640 ns  ; PD_BUS[2] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[2]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -7.678 ns  ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[3]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.706 ns  ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[4]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -7.710 ns  ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[3]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -7.723 ns  ; PD_BUS[1] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[1]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.910 ns  ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[2]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -7.928 ns  ; PALSEL1   ; RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg7 ; MCLK     ;
; N/A           ; None        ; -7.954 ns  ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[7]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -7.955 ns  ; PD_BUS[7] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[7]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.039 ns  ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[6]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -8.048 ns  ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[5]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -8.221 ns  ; PD_BUS[7] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.224 ns  ; PD_BUS[7] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.249 ns  ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[6]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.270 ns  ; PD_BUS[0] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[0]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.292 ns  ; PD_BUS[1] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.317 ns  ; PD_BUS[3] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[3]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.331 ns  ; PD_BUS[5] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[5]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.481 ns  ; PD_BUS[6] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[6]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.493 ns  ; PD_BUS[2] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.575 ns  ; PD_BUS[2] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDNN[2]                                                                                                                       ; MCLK     ;
; N/A           ; None        ; -8.749 ns  ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB|QS_IN[4]                                                                                                     ; MCLK     ;
; N/A           ; None        ; -8.762 ns  ; PD_BUS[0] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[0]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.762 ns  ; PD_BUS[6] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.763 ns  ; PD_BUS[0] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[7]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -8.846 ns  ; MODE      ; RP2C02:inst|PCLK_N1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.847 ns  ; MODE      ; RP2C02:inst|PCLK_P1                                                                                                                                             ; MCLK     ;
; N/A           ; None        ; -8.866 ns  ; PD_BUS[4] ; RP2C02:inst|PAR_GEN:MOD_PAR_GEN|PDIN[4]                                                                                                                         ; MCLK     ;
; N/A           ; None        ; -8.966 ns  ; PD_BUS[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[6]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.047 ns  ; PD_BUS[5] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.160 ns  ; PD_BUS[3] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.176 ns  ; PD_BUS[6] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.211 ns  ; PD_BUS[2] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[2]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.270 ns  ; PD_BUS[1] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[1]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.317 ns  ; PD_BUS[4] ; RP2C02:inst|BG_COLOR:MOD_BG_COLOR|PDN[4]                                                                                                                        ; MCLK     ;
; N/A           ; None        ; -9.375 ns  ; PD_BUS[5] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.383 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.383 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.383 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.387 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.387 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.387 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.387 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.387 ns  ; R_W       ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.396 ns  ; PD_BUS[2] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[5]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.460 ns  ; PD_BUS[3] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.624 ns  ; PD_BUS[4] ; RP2C02:inst|READBUSMUX:MOD_READBUSMUX|PD_R[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.708 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF                                                                                                        ; MCLK     ;
; N/A           ; None        ; -9.732 ns  ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|HC                                                                                                            ; MCLK     ;
; N/A           ; None        ; -9.876 ns  ; PD_BUS[4] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[4]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -9.903 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[3]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.903 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[5]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.903 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[7]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.907 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[0]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.907 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[1]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.907 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[2]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.907 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[4]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.907 ns  ; N_DBE     ; RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|DBIN[6]                                                                                                         ; MCLK     ;
; N/A           ; None        ; -9.950 ns  ; PD_BUS[3] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -10.004 ns ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSYNC_FF                                                                                                      ; MCLK     ;
; N/A           ; None        ; -10.009 ns ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -10.125 ns ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN                                                                                                      ; MCLK     ;
; N/A           ; None        ; -10.460 ns ; PD_BUS[4] ; RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|PD_LATCH[3]                                                                                                                   ; MCLK     ;
; N/A           ; None        ; -11.045 ns ; DENDY     ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|VSET1                                                                                                         ; MCLK     ;
; N/A           ; None        ; -11.907 ns ; MODE      ; RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|BLNK_FF                                                                                                       ; MCLK     ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 19 14:46:23 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PPU_LITE -c PPU_LITE --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 12.075 ns for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02:inst|PCLK_P3" and destination register "RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT"
    Info: + Largest register to register requirement is 23.013 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 44.743 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 21.455 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.014 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X9_Y11_N8; Fanout = 9; REG Node = 'RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT'
                Info: Total cell delay = 0.711 ns ( 30.86 % )
                Info: Total interconnect delay = 1.593 ns ( 69.14 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X16_Y7_N0; Fanout = 12; REG Node = 'RP2C02:inst|PCLK_P3'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 10.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N0; Fanout = 12; REG Node = 'RP2C02:inst|PCLK_P3'
        Info: 2: + IC(2.146 ns) + CELL(0.590 ns) = 2.736 ns; Loc. = LC_X9_Y9_N4; Fanout = 537; COMB Node = 'RP2C02:inst|PCLK~0'
        Info: 3: + IC(3.135 ns) + CELL(0.442 ns) = 6.313 ns; Loc. = LC_X9_Y11_N5; Fanout = 1; COMB Node = 'RP2C02:inst|PAR_GEN:MOD_PAR_GEN|TVSTEP~0'
        Info: 4: + IC(1.149 ns) + CELL(0.292 ns) = 7.754 ns; Loc. = LC_X9_Y11_N2; Fanout = 5; COMB Node = 'RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[3]|always0~2'
        Info: 5: + IC(2.317 ns) + CELL(0.867 ns) = 10.938 ns; Loc. = LC_X9_Y11_N8; Fanout = 9; REG Node = 'RP2C02:inst|PAR_GEN:MOD_PAR_GEN|COUNTER:TVCNT[1]|CNT'
        Info: Total cell delay = 2.191 ns ( 20.03 % )
        Info: Total interconnect delay = 8.747 ns ( 79.97 % )
Info: Slack time is 20.793 ns for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02:inst|PCLK_P2" and destination register "RP2C02:inst|PCLK_P4"
    Info: Fmax is 200.4 MHz (period= 4.99 ns)
    Info: + Largest register to register requirement is 23.013 ns
        Info: + Setup relationship between source and destination is 23.288 ns
            Info: + Latch edge is 21.455 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with inverted offset of 21.455 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.014 ns
            Info: + Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X9_Y9_N4; Fanout = 11; REG Node = 'RP2C02:inst|PCLK_P4'
                Info: Total cell delay = 0.711 ns ( 30.86 % )
                Info: Total interconnect delay = 1.593 ns ( 69.14 % )
            Info: - Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X16_Y7_N4; Fanout = 3; REG Node = 'RP2C02:inst|PCLK_P2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 2.220 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N4; Fanout = 3; REG Node = 'RP2C02:inst|PCLK_P2'
        Info: 2: + IC(2.105 ns) + CELL(0.115 ns) = 2.220 ns; Loc. = LC_X9_Y9_N4; Fanout = 11; REG Node = 'RP2C02:inst|PCLK_P4'
        Info: Total cell delay = 0.115 ns ( 5.18 % )
        Info: Total interconnect delay = 2.105 ns ( 94.82 % )
Info: No valid register-to-register data paths exist for clock "MCLK"
Info: Minimum slack time is 860 ps for clock "PLL:inst1|altpll:altpll_component|_clk0" between source register "RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]" and destination register "RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]"
    Info: + Shortest register to register delay is 0.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N2; Fanout = 1; REG Node = 'RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]'
        Info: 2: + IC(0.536 ns) + CELL(0.115 ns) = 0.651 ns; Loc. = LC_X22_Y10_N1; Fanout = 1; REG Node = 'RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]'
        Info: Total cell delay = 0.115 ns ( 17.67 % )
        Info: Total interconnect delay = 0.536 ns ( 82.33 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk0" is 23.288 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X22_Y10_N1; Fanout = 1; REG Node = 'RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS[0]'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X22_Y10_N2; Fanout = 1; REG Node = 'RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B|QS_IN[0]'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 865 ps for clock "PLL:inst1|altpll:altpll_component|_clk1" between source register "RP2C02:inst|PCLK_N1" and destination register "RP2C02:inst|PCLK_N2"
    Info: + Shortest register to register delay is 0.656 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y7_N9; Fanout = 1; REG Node = 'RP2C02:inst|PCLK_N1'
        Info: 2: + IC(0.541 ns) + CELL(0.115 ns) = 0.656 ns; Loc. = LC_X16_Y7_N6; Fanout = 12; REG Node = 'RP2C02:inst|PCLK_N2'
        Info: Total cell delay = 0.115 ns ( 17.53 % )
        Info: Total interconnect delay = 0.541 ns ( 82.47 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.833 ns
                Info: Clock period of Destination clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.833 ns
                Info: Clock period of Source clock "PLL:inst1|altpll:altpll_component|_clk1" is 46.576 ns with  offset of -1.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to destination register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X16_Y7_N6; Fanout = 12; REG Node = 'RP2C02:inst|PCLK_N2'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
            Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk1" to source register is 2.318 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 6; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X16_Y7_N9; Fanout = 1; REG Node = 'RP2C02:inst|PCLK_N1'
                Info: Total cell delay = 0.711 ns ( 30.67 % )
                Info: Total interconnect delay = 1.607 ns ( 69.33 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF" (data pin = "MODE", clock pin = "MCLK") is 12.255 ns
    Info: + Longest pin to register delay is 12.689 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_55; Fanout = 12; PIN Node = 'MODE'
        Info: 2: + IC(7.793 ns) + CELL(0.590 ns) = 9.852 ns; Loc. = LC_X5_Y10_N7; Fanout = 3; COMB Node = 'RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|RESCL_IN~4'
        Info: 3: + IC(1.235 ns) + CELL(0.590 ns) = 11.677 ns; Loc. = LC_X5_Y11_N5; Fanout = 1; COMB Node = 'RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF~0'
        Info: 4: + IC(0.405 ns) + CELL(0.607 ns) = 12.689 ns; Loc. = LC_X5_Y11_N6; Fanout = 2; REG Node = 'RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 3.256 ns ( 25.66 % )
        Info: Total interconnect delay = 9.433 ns ( 74.34 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: - Shortest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.304 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.593 ns) + CELL(0.711 ns) = 2.304 ns; Loc. = LC_X5_Y11_N6; Fanout = 2; REG Node = 'RP2C02:inst|TIMING_GENERATOR:MOD_TIMING_GENERATOR|PEN_FF'
        Info: Total cell delay = 0.711 ns ( 30.86 % )
        Info: Total interconnect delay = 1.593 ns ( 69.14 % )
Info: tco from clock "MCLK" to destination pin "RGB[12]" through memory "RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0" is 11.833 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to source memory is 2.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.568 ns) + CELL(0.722 ns) = 2.290 ns; Loc. = M4K_X13_Y2; Fanout = 18; MEM Node = 'RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0'
        Info: Total cell delay = 0.722 ns ( 31.53 % )
        Info: Total interconnect delay = 1.568 ns ( 68.47 % )
    Info: + Micro clock to output delay of source is 0.650 ns
    Info: + Longest memory to pin delay is 10.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y2; Fanout = 18; MEM Node = 'RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|ram_block1a17~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y2; Fanout = 1; MEM Node = 'RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_oc51:auto_generated|q_a[12]'
        Info: 3: + IC(1.019 ns) + CELL(0.442 ns) = 5.769 ns; Loc. = LC_X15_Y2_N1; Fanout = 1; COMB Node = 'RP2C02:inst|PALETTE:MOD_PALETTE|RGB[12]'
        Info: 4: + IC(2.833 ns) + CELL(2.124 ns) = 10.726 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'RGB[12]'
        Info: Total cell delay = 6.874 ns ( 64.09 % )
        Info: Total interconnect delay = 3.852 ns ( 35.91 % )
Info: th for register "RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]" (data pin = "A[0]", clock pin = "MCLK") is -6.119 ns
    Info: + Offset between input clock "MCLK" and output clock "PLL:inst1|altpll:altpll_component|_clk0" is -1.833 ns
    Info: + Longest clock path from clock "PLL:inst1|altpll:altpll_component|_clk0" to destination register is 2.318 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1076; CLK Node = 'PLL:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.607 ns) + CELL(0.711 ns) = 2.318 ns; Loc. = LC_X26_Y13_N2; Fanout = 12; REG Node = 'RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]'
        Info: Total cell delay = 0.711 ns ( 30.67 % )
        Info: Total interconnect delay = 1.607 ns ( 69.33 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.619 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'A[0]'
        Info: 2: + IC(5.029 ns) + CELL(0.115 ns) = 6.619 ns; Loc. = LC_X26_Y13_N2; Fanout = 12; REG Node = 'RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT|ADR[0]'
        Info: Total cell delay = 1.590 ns ( 24.02 % )
        Info: Total interconnect delay = 5.029 ns ( 75.98 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Generated suppressed messages file D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.tan.smsg
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Fri Sep 19 14:46:23 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in D:/RadioSoft/VIDEO GAME/DENDY/SRC/PPU_LITE/PPU_LITE.tan.smsg.


