// Seed: 2456618197
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  wire id_4;
  assign module_2.id_16 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    output wire id_5,
    input wire id_6,
    input uwire id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input wire id_13,
    output wire id_14
);
  tri id_16;
  ;
  assign id_16 = -1'b0 - -1;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14
  );
  wire id_17;
  wire id_18;
  wire id_19;
  assign id_11 = id_0;
endmodule
