{
  "Top": "black",
  "RtlTop": "black",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4008010",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "black",
    "Version": "1.0",
    "DisplayName": "Black",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/black_mac_muladd_cud.vhd",
      "impl\/vhdl\/black_mac_muladd_dEe.vhd",
      "impl\/vhdl\/black_mul_mul_8nsbkb.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/CvtColor.vhd",
      "impl\/vhdl\/CvtColor_1.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w12_d2_A.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_CvtColoeOg.vhd",
      "impl\/vhdl\/start_for_CvtColofYi.vhd",
      "impl\/vhdl\/start_for_Mat2AXIg8j.vhd",
      "impl\/vhdl\/black.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/black_mac_muladd_cud.v",
      "impl\/verilog\/black_mac_muladd_dEe.v",
      "impl\/verilog\/black_mul_mul_8nsbkb.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/CvtColor.v",
      "impl\/verilog\/CvtColor_1.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w12_d2_A.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_CvtColoeOg.v",
      "impl\/verilog\/start_for_CvtColofYi.v",
      "impl\/verilog\/start_for_Mat2AXIg8j.v",
      "impl\/verilog\/black.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "INPUT_STREAM OUTPUT_STREAM",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    }
  },
  "RtlPorts": {
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "INPUT_STREAM_V_data_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_keep_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_strb_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_user_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_last_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_id_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_dest_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "OUTPUT_STREAM_V_data_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_keep_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_strb_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_user_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_last_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_id_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_dest_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "black",
      "Instances": [
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "CvtColor_1",
          "InstanceName": "CvtColor_1_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "CvtColor",
          "InstanceName": "CvtColor_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "2",
          "LUT": "29",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "4014003",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4014003",
          "PipelineII": "3 ~ 4014003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "4014000",
            "Latency": "0 ~ 4014000",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "2007",
            "PipelineDepth": "7 ~ 2007",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "2001",
                "Latency": "1 ~ 2001",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "345",
          "LUT": "547",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "CvtColor_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "4012001",
          "PipelineIIMin": "1",
          "PipelineIIMax": "4012001",
          "PipelineII": "1 ~ 4012001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "4012000",
            "Latency": "0 ~ 4012000",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "2006",
            "PipelineDepth": "3 ~ 2006",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "2003",
                "Latency": "0 ~ 2003",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "241",
          "LUT": "258"
        }
      },
      "CvtColor": {
        "Latency": {
          "LatencyBest": "4006001",
          "LatencyAvg": "4006001",
          "LatencyWorst": "4006001",
          "PipelineII": "4006001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.268"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "2000",
            "Latency": "4006000",
            "PipelineII": "",
            "PipelineDepth": "2003",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "2000",
                "Latency": "2000",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "42",
          "LUT": "176",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "4008001",
          "LatencyAvg": "4008001",
          "LatencyWorst": "4008001",
          "PipelineII": "4008001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "2000",
            "Latency": "4008000",
            "PipelineII": "",
            "PipelineDepth": "2004",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "2000",
                "Latency": "2001",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "121",
          "LUT": "359",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "black": {
        "Latency": {
          "LatencyBest": "4008010",
          "LatencyAvg": "",
          "LatencyWorst": "4014004",
          "PipelineIIMin": "4008002",
          "PipelineIIMax": "4014004",
          "PipelineII": "4008002 ~ 4014004",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.400"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "806",
          "LUT": "1607"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-23 20:17:28 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
