$date
	Sun Apr  7 18:37:02 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module testalu $end
$var wire 4 ! alu_operation [3:0] $end
$var wire 64 " input_data1 [63:0] $end
$var wire 64 # input_data2 [63:0] $end
$var wire 1 $ zero $end
$var reg 64 % alu_result [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
b100 #
b11 "
b0 !
$end
#10
b110 %
0$
b10 !
b11 #
#20
b0 %
1$
b110 !
b101 #
b101 "
#30
b111 %
0$
b1 !
b100 #
b11 "
#40
b0 %
1$
b1000 !
b11 #
#50
