{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611179066715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611179066715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 18:44:26 2021 " "Processing started: Wed Jan 20 18:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611179066715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179066715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_8bits -c ula_8bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_8bits -c ula_8bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179066715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611179067061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611179067062 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement ula_8bits.vhd(31) " "VHDL syntax error at ula_8bits.vhd(31) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076184 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(31) " "VHDL syntax error at ula_8bits.vhd(31) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076184 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(105) " "VHDL syntax error at ula_8bits.vhd(105) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 105 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076185 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(106) " "VHDL syntax error at ula_8bits.vhd(106) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076185 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(179) " "VHDL syntax error at ula_8bits.vhd(179) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 179 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076185 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(180) " "VHDL syntax error at ula_8bits.vhd(180) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(190) " "VHDL syntax error at ula_8bits.vhd(190) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 190 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(191) " "VHDL syntax error at ula_8bits.vhd(191) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 191 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(201) " "VHDL syntax error at ula_8bits.vhd(201) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 201 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(202) " "VHDL syntax error at ula_8bits.vhd(202) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 202 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(212) " "VHDL syntax error at ula_8bits.vhd(212) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 212 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(213) " "VHDL syntax error at ula_8bits.vhd(213) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 213 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(223) " "VHDL syntax error at ula_8bits.vhd(223) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 223 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(224) " "VHDL syntax error at ula_8bits.vhd(224) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 224 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(234) " "VHDL syntax error at ula_8bits.vhd(234) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 234 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" ula_8bits.vhd(235) " "VHDL syntax error at ula_8bits.vhd(235) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 235 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" ula_8bits.vhd(245) " "VHDL syntax error at ula_8bits.vhd(245) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "ula_8bits.vhd" "" { Text "C:/Users/dayan/OneDrive/Documentos/RISC-V/VHDL/ula_8bits/ula_8bits.vhd" 245 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bits.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ula_8bits.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076186 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611179076331 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 20 18:44:36 2021 " "Processing ended: Wed Jan 20 18:44:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611179076331 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611179076331 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611179076331 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611179076331 ""}
