{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 16:18:24 2020 " "Info: Processing started: Sat Mar 28 16:18:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU " "Warning: Ignored assignments for entity \"CPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_Controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Controller-fsm_SFHDL " "Info: Found design unit 1: CPU_Controller-fsm_SFHDL" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Info: Found entity 1: CPU_Controller" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Incrementer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC_Incrementer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Incrementer-fsm_SFHDL " "Info: Found design unit 1: PC_Incrementer-fsm_SFHDL" {  } { { "PC_Incrementer.vhd" "" { Text "D:/altera/quartus/CPU/CPU/PC_Incrementer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PC_Incrementer " "Info: Found entity 1: PC_Incrementer" {  } { { "PC_Incrementer.vhd" "" { Text "D:/altera/quartus/CPU/CPU/PC_Incrementer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Program_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-fsm_SFHDL " "Info: Found design unit 1: Program_Counter-fsm_SFHDL" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Info: Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Instruction_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_ROM-fsm_SFHDL " "Info: Found design unit 1: Instruction_ROM-fsm_SFHDL" {  } { { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_ROM " "Info: Found entity 1: Instruction_ROM" {  } { { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Instruction_Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Register-fsm_SFHDL " "Info: Found design unit 1: Instruction_Register-fsm_SFHDL" {  } { { "Instruction_Register.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_Register.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Info: Found entity 1: Instruction_Register" {  } { { "Instruction_Register.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_Register.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterA.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterA-fsm_SFHDL " "Info: Found design unit 1: RegisterA-fsm_SFHDL" {  } { { "RegisterA.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterA.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RegisterA " "Info: Found entity 1: RegisterA" {  } { { "RegisterA.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fsm_SFHDL " "Info: Found design unit 1: ALU-fsm_SFHDL" {  } { { "ALU.vhd" "" { Text "D:/altera/quartus/CPU/CPU/ALU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/altera/quartus/CPU/CPU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterB.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RegisterB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterB-fsm_SFHDL " "Info: Found design unit 1: RegisterB-fsm_SFHDL" {  } { { "RegisterB.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterB.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RegisterB " "Info: Found entity 1: RegisterB" {  } { { "RegisterB.vhd" "" { Text "D:/altera/quartus/CPU/CPU/RegisterB.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "instr\[15..0\] " "Warning: Pin \"instr\[15..0\]\" is missing source" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "addr_inc\[7..0\] " "Warning: Pin \"addr_inc\[7..0\]\" is missing source" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Controller CPU_Controller:inst " "Info: Elaborating entity \"CPU_Controller\" for hierarchy \"CPU_Controller:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -8 120 320 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "dff16.tdf 1 1 " "Warning: Using design file dff16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff16 " "Info: Found entity 1: dff16" {  } { { "dff16.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff16.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff16 dff16:inst12 " "Info: Elaborating entity \"dff16\" for hierarchy \"dff16:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 744 688 832 840 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff16:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff16:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.tdf" "lpm_ff_component" { Text "D:/altera/quartus/CPU/CPU/dff16.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dff16:inst12\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff16:inst12\|lpm_ff:lpm_ff_component\"" {  } { { "dff16.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff16.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff16:inst12\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff16:inst12\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "dff16.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff16.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "dff8.tdf 1 1 " "Warning: Using design file dff8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff8 " "Info: Found entity 1: dff8" {  } { { "dff8.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff8 dff8:inst9 " "Info: Elaborating entity \"dff8\" for hierarchy \"dff8:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 760 152 296 856 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff dff8:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"dff8:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "dff8.tdf" "lpm_ff_component" { Text "D:/altera/quartus/CPU/CPU/dff8.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "dff8:inst9\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"dff8:inst9\|lpm_ff:lpm_ff_component\"" {  } { { "dff8.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff8.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dff8:inst9\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"dff8:inst9\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "dff8.tdf" "" { Text "D:/altera/quartus/CPU/CPU/dff8.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterA RegisterA:inst5 " "Info: Elaborating entity \"RegisterA\" for hierarchy \"RegisterA:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -8 664 880 152 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 16 1176 1328 176 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterB RegisterB:inst7 " "Info: Elaborating entity \"RegisterB\" for hierarchy \"RegisterB:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 168 664 880 328 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:inst2 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 592 120 304 720 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Incrementer PC_Incrementer:inst1 " "Info: Elaborating entity \"PC_Incrementer\" for hierarchy \"PC_Incrementer:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 128 320 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_ROM Instruction_ROM:inst3 " "Info: Elaborating entity \"Instruction_ROM\" for hierarchy \"Instruction_ROM:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 672 848 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Register Instruction_Register:inst4 " "Info: Elaborating entity \"Instruction_Register\" for hierarchy \"Instruction_Register:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 672 848 696 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[15\] GND " "Warning (13410): Pin \"instr_dff_16\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[14\] GND " "Warning (13410): Pin \"instr_dff_16\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[13\] GND " "Warning (13410): Pin \"instr_dff_16\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[12\] GND " "Warning (13410): Pin \"instr_dff_16\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[11\] GND " "Warning (13410): Pin \"instr_dff_16\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[10\] GND " "Warning (13410): Pin \"instr_dff_16\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[9\] GND " "Warning (13410): Pin \"instr_dff_16\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[8\] GND " "Warning (13410): Pin \"instr_dff_16\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[7\] GND " "Warning (13410): Pin \"instr_dff_16\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[6\] GND " "Warning (13410): Pin \"instr_dff_16\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[5\] GND " "Warning (13410): Pin \"instr_dff_16\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[4\] GND " "Warning (13410): Pin \"instr_dff_16\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[3\] GND " "Warning (13410): Pin \"instr_dff_16\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[2\] GND " "Warning (13410): Pin \"instr_dff_16\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[1\] GND " "Warning (13410): Pin \"instr_dff_16\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_dff_16\[0\] GND " "Warning (13410): Pin \"instr_dff_16\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[15\] GND " "Warning (13410): Pin \"instr\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[14\] GND " "Warning (13410): Pin \"instr\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[13\] GND " "Warning (13410): Pin \"instr\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[12\] GND " "Warning (13410): Pin \"instr\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[11\] GND " "Warning (13410): Pin \"instr\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[10\] GND " "Warning (13410): Pin \"instr\[10\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[9\] GND " "Warning (13410): Pin \"instr\[9\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[8\] GND " "Warning (13410): Pin \"instr\[8\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[7\] GND " "Warning (13410): Pin \"instr\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[6\] GND " "Warning (13410): Pin \"instr\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[5\] GND " "Warning (13410): Pin \"instr\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[4\] GND " "Warning (13410): Pin \"instr\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[3\] GND " "Warning (13410): Pin \"instr\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[2\] GND " "Warning (13410): Pin \"instr\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[1\] GND " "Warning (13410): Pin \"instr\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr\[0\] GND " "Warning (13410): Pin \"instr\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[7\] GND " "Warning (13410): Pin \"reg_A_out\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[6\] GND " "Warning (13410): Pin \"reg_A_out\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[5\] GND " "Warning (13410): Pin \"reg_A_out\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[4\] GND " "Warning (13410): Pin \"reg_A_out\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[3\] GND " "Warning (13410): Pin \"reg_A_out\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[2\] GND " "Warning (13410): Pin \"reg_A_out\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[1\] GND " "Warning (13410): Pin \"reg_A_out\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A_out\[0\] GND " "Warning (13410): Pin \"reg_A_out\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_regA\[0\] GND " "Warning (13410): Pin \"func_regA\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 176 1616 1792 192 "func_regA\[2..0\]" "" } { 112 320 472 124 "func_regA\[2..0\]" "" } { 56 600 676 72 "func_regA\[2..0\]" "" } { 176 1488 1616 188 "func_regA\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[7\] GND " "Warning (13410): Pin \"reg_A1\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[6\] GND " "Warning (13410): Pin \"reg_A1\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[5\] GND " "Warning (13410): Pin \"reg_A1\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[4\] GND " "Warning (13410): Pin \"reg_A1\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[3\] GND " "Warning (13410): Pin \"reg_A1\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[2\] GND " "Warning (13410): Pin \"reg_A1\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[1\] GND " "Warning (13410): Pin \"reg_A1\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A1\[0\] GND " "Warning (13410): Pin \"reg_A1\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[7\] GND " "Warning (13410): Pin \"reg_A2\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[6\] GND " "Warning (13410): Pin \"reg_A2\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[5\] GND " "Warning (13410): Pin \"reg_A2\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[4\] GND " "Warning (13410): Pin \"reg_A2\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[3\] GND " "Warning (13410): Pin \"reg_A2\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[2\] GND " "Warning (13410): Pin \"reg_A2\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[1\] GND " "Warning (13410): Pin \"reg_A2\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_A2\[0\] GND " "Warning (13410): Pin \"reg_A2\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_alu\[3\] VCC " "Warning (13410): Pin \"func_alu\[3\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_alu\[2\] GND " "Warning (13410): Pin \"func_alu\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_alu\[1\] GND " "Warning (13410): Pin \"func_alu\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_alu\[0\] VCC " "Warning (13410): Pin \"func_alu\[0\]\" is stuck at VCC" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[7\] GND " "Warning (13410): Pin \"reg_B_out\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[6\] GND " "Warning (13410): Pin \"reg_B_out\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[5\] GND " "Warning (13410): Pin \"reg_B_out\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[4\] GND " "Warning (13410): Pin \"reg_B_out\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[3\] GND " "Warning (13410): Pin \"reg_B_out\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[2\] GND " "Warning (13410): Pin \"reg_B_out\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[1\] GND " "Warning (13410): Pin \"reg_B_out\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B_out\[0\] GND " "Warning (13410): Pin \"reg_B_out\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_regB\[0\] GND " "Warning (13410): Pin \"func_regB\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 200 1616 1792 216 "func_regB\[2..0\]" "" } { 128 320 470 140 "func_regB\[2..0\]" "" } { 240 536 664 252 "func_regB\[2..0\]" "" } { 200 1488 1616 212 "func_regB\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[7\] GND " "Warning (13410): Pin \"reg_B1\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[6\] GND " "Warning (13410): Pin \"reg_B1\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[5\] GND " "Warning (13410): Pin \"reg_B1\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[4\] GND " "Warning (13410): Pin \"reg_B1\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[3\] GND " "Warning (13410): Pin \"reg_B1\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[2\] GND " "Warning (13410): Pin \"reg_B1\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[1\] GND " "Warning (13410): Pin \"reg_B1\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B1\[0\] GND " "Warning (13410): Pin \"reg_B1\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[7\] GND " "Warning (13410): Pin \"reg_B2\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[6\] GND " "Warning (13410): Pin \"reg_B2\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[5\] GND " "Warning (13410): Pin \"reg_B2\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[4\] GND " "Warning (13410): Pin \"reg_B2\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[3\] GND " "Warning (13410): Pin \"reg_B2\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[2\] GND " "Warning (13410): Pin \"reg_B2\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[1\] GND " "Warning (13410): Pin \"reg_B2\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "reg_B2\[0\] GND " "Warning (13410): Pin \"reg_B2\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[7\] GND " "Warning (13410): Pin \"addr_inc\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[6\] GND " "Warning (13410): Pin \"addr_inc\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[5\] GND " "Warning (13410): Pin \"addr_inc\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[4\] GND " "Warning (13410): Pin \"addr_inc\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[3\] GND " "Warning (13410): Pin \"addr_inc\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[2\] GND " "Warning (13410): Pin \"addr_inc\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[1\] GND " "Warning (13410): Pin \"addr_inc\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_inc\[0\] GND " "Warning (13410): Pin \"addr_inc\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[7\] GND " "Warning (13410): Pin \"addr_pc_incr\[7\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[6\] GND " "Warning (13410): Pin \"addr_pc_incr\[6\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[5\] GND " "Warning (13410): Pin \"addr_pc_incr\[5\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[4\] GND " "Warning (13410): Pin \"addr_pc_incr\[4\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[3\] GND " "Warning (13410): Pin \"addr_pc_incr\[3\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[2\] GND " "Warning (13410): Pin \"addr_pc_incr\[2\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[1\] GND " "Warning (13410): Pin \"addr_pc_incr\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "addr_pc_incr\[0\] GND " "Warning (13410): Pin \"addr_pc_incr\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_pc_incr\[1\] GND " "Warning (13410): Pin \"func_pc_incr\[1\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "func_pc_incr\[0\] GND " "Warning (13410): Pin \"func_pc_incr\[0\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_rom\[15\] GND " "Warning (13410): Pin \"instr_rom\[15\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_rom\[14\] GND " "Warning (13410): Pin \"instr_rom\[14\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_rom\[13\] GND " "Warning (13410): Pin \"instr_rom\[13\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_rom\[12\] GND " "Warning (13410): Pin \"instr_rom\[12\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "instr_rom\[11\] GND " "Warning (13410): Pin \"instr_rom\[11\]\" is stuck at GND" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"dff8:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"dff8:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"dff8:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Info: Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Info: Implemented 137 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Info: Implemented 66 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 16:18:29 2020 " "Info: Processing ended: Sat Mar 28 16:18:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 16:18:30 2020 " "Info: Processing started: Sat Mar 28 16:18:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP2C8F256C8 " "Info: Selected device EP2C8F256C8 for design \"CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Info: Device EP2C5F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Info: Device EP2C5F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Info: Device EP2C5AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Info: Device EP2C8F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Info: Device EP2C8AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Info: Device EP2C15AF256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Info: Device EP2C15AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Info: Device EP2C20F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Info: Device EP2C20F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Info: Device EP2C20AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "141 141 " "Warning: No exact pin location assignment(s) for 141 pins of 141 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "im_read " "Info: Pin im_read not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { im_read } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 120 1616 1792 136 "im_read" "" } { 96 320 434 108 "im_read" "" } { 456 592 672 472 "im_read" "" } { 112 1560 1616 128 "im_read" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { im_read } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[15\] " "Info: Pin instr_dff_16\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[14\] " "Info: Pin instr_dff_16\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[13\] " "Info: Pin instr_dff_16\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[12\] " "Info: Pin instr_dff_16\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[11\] " "Info: Pin instr_dff_16\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[10\] " "Info: Pin instr_dff_16\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[10] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[9\] " "Info: Pin instr_dff_16\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[9] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[8\] " "Info: Pin instr_dff_16\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[8] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[7\] " "Info: Pin instr_dff_16\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[6\] " "Info: Pin instr_dff_16\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[5\] " "Info: Pin instr_dff_16\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[4\] " "Info: Pin instr_dff_16\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[3\] " "Info: Pin instr_dff_16\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[2\] " "Info: Pin instr_dff_16\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[1\] " "Info: Pin instr_dff_16\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_dff_16\[0\] " "Info: Pin instr_dff_16\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Info: Pin instr\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Info: Pin instr\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Info: Pin instr\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Info: Pin instr\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Info: Pin instr\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Info: Pin instr\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[10] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Info: Pin instr\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[9] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Info: Pin instr\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[8] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Info: Pin instr\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Info: Pin instr\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Info: Pin instr\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Info: Pin instr\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Info: Pin instr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Info: Pin instr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Info: Pin instr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Info: Pin instr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[7\] " "Info: Pin reg_A_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[6\] " "Info: Pin reg_A_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[5\] " "Info: Pin reg_A_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[4\] " "Info: Pin reg_A_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[3\] " "Info: Pin reg_A_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[2\] " "Info: Pin reg_A_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[1\] " "Info: Pin reg_A_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A_out\[0\] " "Info: Pin reg_A_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regA\[2\] " "Info: Pin func_regA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regA[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 176 1616 1792 192 "func_regA\[2..0\]" "" } { 112 320 472 124 "func_regA\[2..0\]" "" } { 56 600 676 72 "func_regA\[2..0\]" "" } { 176 1488 1616 188 "func_regA\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regA\[1\] " "Info: Pin func_regA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regA[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 176 1616 1792 192 "func_regA\[2..0\]" "" } { 112 320 472 124 "func_regA\[2..0\]" "" } { 56 600 676 72 "func_regA\[2..0\]" "" } { 176 1488 1616 188 "func_regA\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regA\[0\] " "Info: Pin func_regA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regA[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 176 1616 1792 192 "func_regA\[2..0\]" "" } { 112 320 472 124 "func_regA\[2..0\]" "" } { 56 600 676 72 "func_regA\[2..0\]" "" } { 176 1488 1616 188 "func_regA\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[7\] " "Info: Pin reg_A1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[6\] " "Info: Pin reg_A1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[5\] " "Info: Pin reg_A1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[4\] " "Info: Pin reg_A1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[3\] " "Info: Pin reg_A1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[2\] " "Info: Pin reg_A1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[1\] " "Info: Pin reg_A1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A1\[0\] " "Info: Pin reg_A1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[7\] " "Info: Pin reg_A2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[6\] " "Info: Pin reg_A2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[5\] " "Info: Pin reg_A2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[4\] " "Info: Pin reg_A2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[3\] " "Info: Pin reg_A2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[2\] " "Info: Pin reg_A2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[1\] " "Info: Pin reg_A2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_A2\[0\] " "Info: Pin reg_A2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_alu\[3\] " "Info: Pin func_alu\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_alu\[2\] " "Info: Pin func_alu\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_alu\[1\] " "Info: Pin func_alu\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_alu\[0\] " "Info: Pin func_alu\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[7\] " "Info: Pin reg_B_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[6\] " "Info: Pin reg_B_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[5\] " "Info: Pin reg_B_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[4\] " "Info: Pin reg_B_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[3\] " "Info: Pin reg_B_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[2\] " "Info: Pin reg_B_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[1\] " "Info: Pin reg_B_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B_out\[0\] " "Info: Pin reg_B_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regB\[2\] " "Info: Pin func_regB\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regB[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 200 1616 1792 216 "func_regB\[2..0\]" "" } { 128 320 470 140 "func_regB\[2..0\]" "" } { 240 536 664 252 "func_regB\[2..0\]" "" } { 200 1488 1616 212 "func_regB\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regB\[1\] " "Info: Pin func_regB\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regB[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 200 1616 1792 216 "func_regB\[2..0\]" "" } { 128 320 470 140 "func_regB\[2..0\]" "" } { 240 536 664 252 "func_regB\[2..0\]" "" } { 200 1488 1616 212 "func_regB\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_regB\[0\] " "Info: Pin func_regB\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regB[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 200 1616 1792 216 "func_regB\[2..0\]" "" } { 128 320 470 140 "func_regB\[2..0\]" "" } { 240 536 664 252 "func_regB\[2..0\]" "" } { 200 1488 1616 212 "func_regB\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[7\] " "Info: Pin reg_B1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[6\] " "Info: Pin reg_B1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[5\] " "Info: Pin reg_B1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[4\] " "Info: Pin reg_B1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[3\] " "Info: Pin reg_B1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[2\] " "Info: Pin reg_B1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[1\] " "Info: Pin reg_B1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B1\[0\] " "Info: Pin reg_B1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[7\] " "Info: Pin reg_B2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[6\] " "Info: Pin reg_B2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[5\] " "Info: Pin reg_B2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[4\] " "Info: Pin reg_B2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[3\] " "Info: Pin reg_B2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[2\] " "Info: Pin reg_B2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[1\] " "Info: Pin reg_B2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_B2\[0\] " "Info: Pin reg_B2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[7\] " "Info: Pin addr_inc\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[6\] " "Info: Pin addr_inc\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[5\] " "Info: Pin addr_inc\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[4\] " "Info: Pin addr_inc\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[3\] " "Info: Pin addr_inc\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[2\] " "Info: Pin addr_inc\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[1\] " "Info: Pin addr_inc\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_inc\[0\] " "Info: Pin addr_inc\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[7\] " "Info: Pin addr_pc\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[6\] " "Info: Pin addr_pc\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[5\] " "Info: Pin addr_pc\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[4\] " "Info: Pin addr_pc\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[3\] " "Info: Pin addr_pc\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[2\] " "Info: Pin addr_pc\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[1\] " "Info: Pin addr_pc\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc\[0\] " "Info: Pin addr_pc\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 408 1616 1792 424 "addr_pc\[7..0\]" "" } { 456 40 136 472 "addr_pc\[7..0\]" "" } { 608 304 376 624 "addr_pc\[7..0\]" "" } { 440 592 672 456 "addr_pc\[7..0\]" "" } { 408 1472 1616 420 "addr_pc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[7\] " "Info: Pin addr_pc_incr\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[6\] " "Info: Pin addr_pc_incr\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[5\] " "Info: Pin addr_pc_incr\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[4\] " "Info: Pin addr_pc_incr\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[3\] " "Info: Pin addr_pc_incr\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[2\] " "Info: Pin addr_pc_incr\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[1\] " "Info: Pin addr_pc_incr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr_pc_incr\[0\] " "Info: Pin addr_pc_incr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_pc_incr\[1\] " "Info: Pin func_pc_incr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc_incr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc_incr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_pc_incr\[0\] " "Info: Pin func_pc_incr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc_incr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc_incr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_pc\[1\] " "Info: Pin func_pc\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 224 1616 1792 240 "func_pc\[1..0\]" "" } { 64 320 462 76 "func_pc\[1..0\]" "" } { 664 8 120 676 "func_pc\[1..0\]" "" } { 224 1496 1616 236 "func_pc\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_pc\[0\] " "Info: Pin func_pc\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 224 1616 1792 240 "func_pc\[1..0\]" "" } { 64 320 462 76 "func_pc\[1..0\]" "" } { 664 8 120 676 "func_pc\[1..0\]" "" } { 224 1496 1616 236 "func_pc\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_instr\[1\] " "Info: Pin func_instr\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_instr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 296 1616 1792 312 "func_instr\[1..0\]" "" } { 32 320 469 44 "func_instr\[1..0\]" "" } { 632 592 675 648 "func_instr\[1..0\]" "" } { 296 1488 1616 308 "func_instr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_instr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "func_instr\[0\] " "Info: Pin func_instr\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_instr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 296 1616 1792 312 "func_instr\[1..0\]" "" } { 32 320 469 44 "func_instr\[1..0\]" "" } { 632 592 675 648 "func_instr\[1..0\]" "" } { 296 1488 1616 308 "func_instr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_instr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[15\] " "Info: Pin instr_rom\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[14\] " "Info: Pin instr_rom\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[13\] " "Info: Pin instr_rom\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[12\] " "Info: Pin instr_rom\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[11\] " "Info: Pin instr_rom\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[10\] " "Info: Pin instr_rom\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[10] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[9\] " "Info: Pin instr_rom\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[9] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[8\] " "Info: Pin instr_rom\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[8] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[7\] " "Info: Pin instr_rom\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[6\] " "Info: Pin instr_rom\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[5\] " "Info: Pin instr_rom\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[4\] " "Info: Pin instr_rom\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[3\] " "Info: Pin instr_rom\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[2\] " "Info: Pin instr_rom\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[1\] " "Info: Pin instr_rom\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_rom\[0\] " "Info: Pin instr_rom\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "master_res " "Info: Pin master_res not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { master_res } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 80 1552 1720 96 "master_res" "" } { 56 56 120 72 "master_res" "" } { 72 1720 1783 88 "master_res" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_res } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 48 1552 1720 64 "reset" "" } { 40 56 120 56 "reset" "" } { 296 80 128 312 "reset" "" } { 515 200 216 552 "reset" "" } { 552 128 216 564 "reset" "" } { 835 216 232 872 "reset" "" } { 872 144 232 884 "reset" "" } { 640 64 120 656 "reset" "" } { 40 616 664 56 "reset" "" } { 216 616 664 232 "reset" "" } { 848 648 768 864 "reset" "" } { 424 592 672 440 "reset" "" } { 616 592 672 632 "reset" "" } { 40 1720 1768 56 "reset" "" } { 323 1248 1264 360 "reset" "" } { 360 1176 1264 372 "reset" "" } { 539 1256 1272 576 "reset" "" } { 576 1184 1272 588 "reset" "" } { 64 1096 1176 80 "reset" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_ena " "Info: Pin clk_ena not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk_ena } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 16 1552 1720 32 "clk_ena" "" } { 24 56 120 40 "clk_ena" "" } { 280 80 128 296 "clk_ena" "" } { 488 40 136 504 "clk_ena" "" } { 808 56 152 824 "clk_ena" "" } { 624 64 120 640 "clk_ena" "" } { 24 616 664 40 "clk_ena" "" } { 200 616 664 216 "clk_ena" "" } { 792 640 688 808 "clk_ena" "" } { 408 592 672 424 "clk_ena" "" } { 600 592 672 616 "clk_ena" "" } { 8 1720 1765 24 "clk_ena" "" } { 296 1088 1184 312 "clk_ena" "" } { 512 1096 1192 528 "clk_ena" "" } { 48 1096 1176 64 "clk_ena" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_ena } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 48 1552 1720 64 "reset" "" } { 40 56 120 56 "reset" "" } { 296 80 128 312 "reset" "" } { 515 200 216 552 "reset" "" } { 552 128 216 564 "reset" "" } { 835 216 232 872 "reset" "" } { 872 144 232 884 "reset" "" } { 640 64 120 656 "reset" "" } { 40 616 664 56 "reset" "" } { 216 616 664 232 "reset" "" } { 848 648 768 864 "reset" "" } { 424 592 672 440 "reset" "" } { 616 592 672 632 "reset" "" } { 40 1720 1768 56 "reset" "" } { 323 1248 1264 360 "reset" "" } { 360 1176 1264 372 "reset" "" } { 539 1256 1272 576 "reset" "" } { 576 1184 1272 588 "reset" "" } { 64 1096 1176 80 "reset" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "139 unused 3.3V 2 137 0 " "Info: Number of I/O pins in group: 139 (unused VREF, 3.3V VCCIO, 2 input, 137 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 46 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.721 ns register register " "Info: Estimated most critical path is register to register delay of 4.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Program_Counter:inst2\|PC_value\[0\] 1 REG LAB_X22_Y14 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y14; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.621 ns) 1.269 ns Program_Counter:inst2\|Add0~109 2 COMB LAB_X22_Y14 2 " "Info: 2: + IC(0.648 ns) + CELL(0.621 ns) = 1.269 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~109'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.355 ns Program_Counter:inst2\|Add0~111 3 COMB LAB_X22_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.355 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~111'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.441 ns Program_Counter:inst2\|Add0~113 4 COMB LAB_X22_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.441 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~113'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.527 ns Program_Counter:inst2\|Add0~115 5 COMB LAB_X22_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.527 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~115'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.613 ns Program_Counter:inst2\|Add0~117 6 COMB LAB_X22_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.613 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~117'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.699 ns Program_Counter:inst2\|Add0~119 7 COMB LAB_X22_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.699 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~119'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~119 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.785 ns Program_Counter:inst2\|Add0~121 8 COMB LAB_X22_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.785 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~121'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~119 Program_Counter:inst2|Add0~121 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.871 ns Program_Counter:inst2\|Add0~123 9 COMB LAB_X22_Y14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.871 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'Program_Counter:inst2\|Add0~123'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~121 Program_Counter:inst2|Add0~123 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.377 ns Program_Counter:inst2\|Add0~124 10 COMB LAB_X22_Y14 8 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 2.377 ns; Loc. = LAB_X22_Y14; Fanout = 8; COMB Node = 'Program_Counter:inst2\|Add0~124'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Program_Counter:inst2|Add0~123 Program_Counter:inst2|Add0~124 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.624 ns) 3.495 ns Program_Counter:inst2\|Mux7~23 11 COMB LAB_X21_Y14 1 " "Info: 11: + IC(0.494 ns) + CELL(0.624 ns) = 3.495 ns; Loc. = LAB_X21_Y14; Fanout = 1; COMB Node = 'Program_Counter:inst2\|Mux7~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Program_Counter:inst2|Add0~124 Program_Counter:inst2|Mux7~23 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 4.613 ns Program_Counter:inst2\|Mux7~24 12 COMB LAB_X22_Y14 1 " "Info: 12: + IC(0.912 ns) + CELL(0.206 ns) = 4.613 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'Program_Counter:inst2\|Mux7~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { Program_Counter:inst2|Mux7~23 Program_Counter:inst2|Mux7~24 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.721 ns Program_Counter:inst2\|PC_value\[0\] 13 REG LAB_X22_Y14 20 " "Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 4.721 ns; Loc. = LAB_X22_Y14; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Program_Counter:inst2|Mux7~24 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.667 ns ( 56.49 % ) " "Info: Total cell delay = 2.667 ns ( 56.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.054 ns ( 43.51 % ) " "Info: Total interconnect delay = 2.054 ns ( 43.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.721 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~119 Program_Counter:inst2|Add0~121 Program_Counter:inst2|Add0~123 Program_Counter:inst2|Add0~124 Program_Counter:inst2|Mux7~23 Program_Counter:inst2|Mux7~24 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "137 " "Warning: Found 137 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "im_read 0 " "Info: Pin \"im_read\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[15\] 0 " "Info: Pin \"instr_dff_16\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[14\] 0 " "Info: Pin \"instr_dff_16\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[13\] 0 " "Info: Pin \"instr_dff_16\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[12\] 0 " "Info: Pin \"instr_dff_16\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[11\] 0 " "Info: Pin \"instr_dff_16\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[10\] 0 " "Info: Pin \"instr_dff_16\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[9\] 0 " "Info: Pin \"instr_dff_16\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[8\] 0 " "Info: Pin \"instr_dff_16\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[7\] 0 " "Info: Pin \"instr_dff_16\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[6\] 0 " "Info: Pin \"instr_dff_16\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[5\] 0 " "Info: Pin \"instr_dff_16\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[4\] 0 " "Info: Pin \"instr_dff_16\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[3\] 0 " "Info: Pin \"instr_dff_16\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[2\] 0 " "Info: Pin \"instr_dff_16\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[1\] 0 " "Info: Pin \"instr_dff_16\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_dff_16\[0\] 0 " "Info: Pin \"instr_dff_16\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[15\] 0 " "Info: Pin \"instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[14\] 0 " "Info: Pin \"instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[13\] 0 " "Info: Pin \"instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[12\] 0 " "Info: Pin \"instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[11\] 0 " "Info: Pin \"instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[10\] 0 " "Info: Pin \"instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[9\] 0 " "Info: Pin \"instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[8\] 0 " "Info: Pin \"instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Info: Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Info: Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Info: Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Info: Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Info: Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Info: Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Info: Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Info: Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[7\] 0 " "Info: Pin \"reg_A_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[6\] 0 " "Info: Pin \"reg_A_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[5\] 0 " "Info: Pin \"reg_A_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[4\] 0 " "Info: Pin \"reg_A_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[3\] 0 " "Info: Pin \"reg_A_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[2\] 0 " "Info: Pin \"reg_A_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[1\] 0 " "Info: Pin \"reg_A_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A_out\[0\] 0 " "Info: Pin \"reg_A_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regA\[2\] 0 " "Info: Pin \"func_regA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regA\[1\] 0 " "Info: Pin \"func_regA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regA\[0\] 0 " "Info: Pin \"func_regA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[7\] 0 " "Info: Pin \"reg_A1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[6\] 0 " "Info: Pin \"reg_A1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[5\] 0 " "Info: Pin \"reg_A1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[4\] 0 " "Info: Pin \"reg_A1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[3\] 0 " "Info: Pin \"reg_A1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[2\] 0 " "Info: Pin \"reg_A1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[1\] 0 " "Info: Pin \"reg_A1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A1\[0\] 0 " "Info: Pin \"reg_A1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[7\] 0 " "Info: Pin \"reg_A2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[6\] 0 " "Info: Pin \"reg_A2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[5\] 0 " "Info: Pin \"reg_A2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[4\] 0 " "Info: Pin \"reg_A2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[3\] 0 " "Info: Pin \"reg_A2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[2\] 0 " "Info: Pin \"reg_A2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[1\] 0 " "Info: Pin \"reg_A2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_A2\[0\] 0 " "Info: Pin \"reg_A2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_alu\[3\] 0 " "Info: Pin \"func_alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_alu\[2\] 0 " "Info: Pin \"func_alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_alu\[1\] 0 " "Info: Pin \"func_alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_alu\[0\] 0 " "Info: Pin \"func_alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[7\] 0 " "Info: Pin \"reg_B_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[6\] 0 " "Info: Pin \"reg_B_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[5\] 0 " "Info: Pin \"reg_B_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[4\] 0 " "Info: Pin \"reg_B_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[3\] 0 " "Info: Pin \"reg_B_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[2\] 0 " "Info: Pin \"reg_B_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[1\] 0 " "Info: Pin \"reg_B_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B_out\[0\] 0 " "Info: Pin \"reg_B_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regB\[2\] 0 " "Info: Pin \"func_regB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regB\[1\] 0 " "Info: Pin \"func_regB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_regB\[0\] 0 " "Info: Pin \"func_regB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[7\] 0 " "Info: Pin \"reg_B1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[6\] 0 " "Info: Pin \"reg_B1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[5\] 0 " "Info: Pin \"reg_B1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[4\] 0 " "Info: Pin \"reg_B1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[3\] 0 " "Info: Pin \"reg_B1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[2\] 0 " "Info: Pin \"reg_B1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[1\] 0 " "Info: Pin \"reg_B1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B1\[0\] 0 " "Info: Pin \"reg_B1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[7\] 0 " "Info: Pin \"reg_B2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[6\] 0 " "Info: Pin \"reg_B2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[5\] 0 " "Info: Pin \"reg_B2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[4\] 0 " "Info: Pin \"reg_B2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[3\] 0 " "Info: Pin \"reg_B2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[2\] 0 " "Info: Pin \"reg_B2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[1\] 0 " "Info: Pin \"reg_B2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_B2\[0\] 0 " "Info: Pin \"reg_B2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[7\] 0 " "Info: Pin \"addr_inc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[6\] 0 " "Info: Pin \"addr_inc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[5\] 0 " "Info: Pin \"addr_inc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[4\] 0 " "Info: Pin \"addr_inc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[3\] 0 " "Info: Pin \"addr_inc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[2\] 0 " "Info: Pin \"addr_inc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[1\] 0 " "Info: Pin \"addr_inc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_inc\[0\] 0 " "Info: Pin \"addr_inc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[7\] 0 " "Info: Pin \"addr_pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[6\] 0 " "Info: Pin \"addr_pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[5\] 0 " "Info: Pin \"addr_pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[4\] 0 " "Info: Pin \"addr_pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[3\] 0 " "Info: Pin \"addr_pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[2\] 0 " "Info: Pin \"addr_pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[1\] 0 " "Info: Pin \"addr_pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc\[0\] 0 " "Info: Pin \"addr_pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[7\] 0 " "Info: Pin \"addr_pc_incr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[6\] 0 " "Info: Pin \"addr_pc_incr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[5\] 0 " "Info: Pin \"addr_pc_incr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[4\] 0 " "Info: Pin \"addr_pc_incr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[3\] 0 " "Info: Pin \"addr_pc_incr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[2\] 0 " "Info: Pin \"addr_pc_incr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[1\] 0 " "Info: Pin \"addr_pc_incr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_pc_incr\[0\] 0 " "Info: Pin \"addr_pc_incr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_pc_incr\[1\] 0 " "Info: Pin \"func_pc_incr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_pc_incr\[0\] 0 " "Info: Pin \"func_pc_incr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_pc\[1\] 0 " "Info: Pin \"func_pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_pc\[0\] 0 " "Info: Pin \"func_pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_instr\[1\] 0 " "Info: Pin \"func_instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "func_instr\[0\] 0 " "Info: Pin \"func_instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[15\] 0 " "Info: Pin \"instr_rom\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[14\] 0 " "Info: Pin \"instr_rom\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[13\] 0 " "Info: Pin \"instr_rom\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[12\] 0 " "Info: Pin \"instr_rom\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[11\] 0 " "Info: Pin \"instr_rom\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[10\] 0 " "Info: Pin \"instr_rom\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[9\] 0 " "Info: Pin \"instr_rom\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[8\] 0 " "Info: Pin \"instr_rom\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[7\] 0 " "Info: Pin \"instr_rom\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[6\] 0 " "Info: Pin \"instr_rom\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[5\] 0 " "Info: Pin \"instr_rom\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[4\] 0 " "Info: Pin \"instr_rom\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[3\] 0 " "Info: Pin \"instr_rom\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[2\] 0 " "Info: Pin \"instr_rom\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[1\] 0 " "Info: Pin \"instr_rom\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr_rom\[0\] 0 " "Info: Pin \"instr_rom\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "109 " "Warning: Following 109 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[15\] GND " "Info: Pin instr_dff_16\[15\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[14\] GND " "Info: Pin instr_dff_16\[14\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[13\] GND " "Info: Pin instr_dff_16\[13\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[12\] GND " "Info: Pin instr_dff_16\[12\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[11\] GND " "Info: Pin instr_dff_16\[11\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[10\] GND " "Info: Pin instr_dff_16\[10\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[10] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[9\] GND " "Info: Pin instr_dff_16\[9\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[9] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[8\] GND " "Info: Pin instr_dff_16\[8\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[8] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[7\] GND " "Info: Pin instr_dff_16\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[6\] GND " "Info: Pin instr_dff_16\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[5\] GND " "Info: Pin instr_dff_16\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[4\] GND " "Info: Pin instr_dff_16\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[3\] GND " "Info: Pin instr_dff_16\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[2\] GND " "Info: Pin instr_dff_16\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[1\] GND " "Info: Pin instr_dff_16\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_dff_16\[0\] GND " "Info: Pin instr_dff_16\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_dff_16[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 344 1616 1803 360 "instr_dff_16\[15..0\]" "" } { 72 32 124 88 "instr_dff_16\[15..0\]" "" } { 768 832 960 784 "instr_dff_16\[15..0\]" "" } { 344 1456 1616 356 "instr_dff_16\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_dff_16[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[15\] GND " "Info: Pin instr\[15\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[14\] GND " "Info: Pin instr\[14\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[13\] GND " "Info: Pin instr\[13\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[12\] GND " "Info: Pin instr\[12\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[11\] GND " "Info: Pin instr\[11\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[10\] GND " "Info: Pin instr\[10\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[10] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[9\] GND " "Info: Pin instr\[9\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[9] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[8\] GND " "Info: Pin instr\[8\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[8] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[7\] GND " "Info: Pin instr\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[6\] GND " "Info: Pin instr\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[5\] GND " "Info: Pin instr\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[4\] GND " "Info: Pin instr\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[3\] GND " "Info: Pin instr\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[2\] GND " "Info: Pin instr\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[1\] GND " "Info: Pin instr\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr\[0\] GND " "Info: Pin instr\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 472 1616 1792 488 "instr\[15..0\]" "" } { 760 576 688 776 "instr\[15..0\]" "" } { 472 1488 1616 484 "instr\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[7\] GND " "Info: Pin reg_A_out\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[6\] GND " "Info: Pin reg_A_out\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[5\] GND " "Info: Pin reg_A_out\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[4\] GND " "Info: Pin reg_A_out\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[3\] GND " "Info: Pin reg_A_out\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[2\] GND " "Info: Pin reg_A_out\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[1\] GND " "Info: Pin reg_A_out\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A_out\[0\] GND " "Info: Pin reg_A_out\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A_out[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 664 1616 1792 680 "reg_A_out\[7..0\]" "" } { 776 56 152 792 "reg_A_out\[7..0\]" "" } { 8 880 981 24 "reg_A_out\[7..0\]" "" } { 96 1096 1179 112 "reg_A_out\[7..0\]" "" } { 664 1464 1616 676 "reg_A_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_regA\[0\] GND " "Info: Pin func_regA\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regA[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 176 1616 1792 192 "func_regA\[2..0\]" "" } { 112 320 472 124 "func_regA\[2..0\]" "" } { 56 600 676 72 "func_regA\[2..0\]" "" } { 176 1488 1616 188 "func_regA\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[7\] GND " "Info: Pin reg_A1\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[6\] GND " "Info: Pin reg_A1\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[5\] GND " "Info: Pin reg_A1\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[4\] GND " "Info: Pin reg_A1\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[3\] GND " "Info: Pin reg_A1\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[2\] GND " "Info: Pin reg_A1\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[1\] GND " "Info: Pin reg_A1\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A1\[0\] GND " "Info: Pin reg_A1\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A1[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 536 1616 1792 552 "reg_A1\[7..0\]" "" } { 144 320 459 156 "reg_A1\[7..0\]" "" } { 80 552 664 92 "reg_A1\[7..0\]" "" } { 536 1480 1616 548 "reg_A1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[7\] GND " "Info: Pin reg_A2\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[6\] GND " "Info: Pin reg_A2\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[5\] GND " "Info: Pin reg_A2\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[4\] GND " "Info: Pin reg_A2\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[3\] GND " "Info: Pin reg_A2\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[2\] GND " "Info: Pin reg_A2\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[1\] GND " "Info: Pin reg_A2\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_A2\[0\] GND " "Info: Pin reg_A2\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_A2[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 600 1616 1792 616 "reg_A2\[7..0\]" "" } { 472 1128 1192 496 "reg_A2\[7..0\]" "" } { 32 1328 1396 48 "reg_A2\[7..0\]" "" } { 600 1480 1616 612 "reg_A2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_alu\[3\] VCC " "Info: Pin func_alu\[3\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_alu\[2\] GND " "Info: Pin func_alu\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_alu\[1\] GND " "Info: Pin func_alu\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_alu\[0\] VCC " "Info: Pin func_alu\[0\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_alu[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 272 1616 1792 288 "func_alu\[3..0\]" "" } { 16 320 464 28 "func_alu\[3..0\]" "" } { 272 1496 1616 284 "func_alu\[3..0\]" "" } { 80 1096 1176 96 "func_alu\[3..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_alu[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[7\] GND " "Info: Pin reg_B_out\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[6\] GND " "Info: Pin reg_B_out\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[5\] GND " "Info: Pin reg_B_out\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[4\] GND " "Info: Pin reg_B_out\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[3\] GND " "Info: Pin reg_B_out\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[2\] GND " "Info: Pin reg_B_out\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[1\] GND " "Info: Pin reg_B_out\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B_out\[0\] GND " "Info: Pin reg_B_out\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B_out[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 696 1616 1792 712 "reg_B_out\[7..0\]" "" } { 184 880 996 200 "reg_B_out\[7..0\]" "" } { 112 1096 1179 128 "reg_B_out\[7..0\]" "" } { 696 1464 1616 708 "reg_B_out\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_regB\[0\] GND " "Info: Pin func_regB\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_regB[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 200 1616 1792 216 "func_regB\[2..0\]" "" } { 128 320 470 140 "func_regB\[2..0\]" "" } { 240 536 664 252 "func_regB\[2..0\]" "" } { 200 1488 1616 212 "func_regB\[2..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_regB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[7\] GND " "Info: Pin reg_B1\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[6\] GND " "Info: Pin reg_B1\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[5\] GND " "Info: Pin reg_B1\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[4\] GND " "Info: Pin reg_B1\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[3\] GND " "Info: Pin reg_B1\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[2\] GND " "Info: Pin reg_B1\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[1\] GND " "Info: Pin reg_B1\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B1\[0\] GND " "Info: Pin reg_B1\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B1[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 568 1616 1792 584 "reg_B1\[7..0\]" "" } { 160 320 458 172 "reg_B1\[7..0\]" "" } { 256 550 664 268 "reg_B1\[7..0\]" "" } { 568 1480 1616 580 "reg_B1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[7\] GND " "Info: Pin reg_B2\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[6\] GND " "Info: Pin reg_B2\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[5\] GND " "Info: Pin reg_B2\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[4\] GND " "Info: Pin reg_B2\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[3\] GND " "Info: Pin reg_B2\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[2\] GND " "Info: Pin reg_B2\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[1\] GND " "Info: Pin reg_B2\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_B2\[0\] GND " "Info: Pin reg_B2\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { reg_B2[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 632 1616 1792 648 "reg_B2\[7..0\]" "" } { 256 1120 1184 280 "reg_B2\[7..0\]" "" } { 48 1328 1396 64 "reg_B2\[7..0\]" "" } { 632 1478 1616 644 "reg_B2\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_B2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[7\] GND " "Info: Pin addr_inc\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[6\] GND " "Info: Pin addr_inc\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[5\] GND " "Info: Pin addr_inc\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[4\] GND " "Info: Pin addr_inc\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[3\] GND " "Info: Pin addr_inc\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[2\] GND " "Info: Pin addr_inc\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[1\] GND " "Info: Pin addr_inc\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_inc\[0\] GND " "Info: Pin addr_inc\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_inc[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 504 1616 1792 520 "addr_inc\[7..0\]" "" } { 336 16 128 348 "addr_inc\[7..0\]" "" } { 504 1472 1616 516 "addr_inc\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_inc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[7\] GND " "Info: Pin addr_pc_incr\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[7] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[6\] GND " "Info: Pin addr_pc_incr\[6\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[6] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[5\] GND " "Info: Pin addr_pc_incr\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[5] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[4\] GND " "Info: Pin addr_pc_incr\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[4] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[3\] GND " "Info: Pin addr_pc_incr\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[3] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[2\] GND " "Info: Pin addr_pc_incr\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[2] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[1\] GND " "Info: Pin addr_pc_incr\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "addr_pc_incr\[0\] GND " "Info: Pin addr_pc_incr\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { addr_pc_incr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 376 1616 1799 392 "addr_pc_incr\[7..0\]" "" } { 272 320 473 284 "addr_pc_incr\[7..0\]" "" } { 680 8 120 692 "addr_pc_incr\[7..0\]" "" } { 376 1456 1616 388 "addr_pc_incr\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_pc_incr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_pc_incr\[1\] GND " "Info: Pin func_pc_incr\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc_incr[1] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc_incr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "func_pc_incr\[0\] GND " "Info: Pin func_pc_incr\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { func_pc_incr[0] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 248 1616 1800 264 "func_pc_incr\[1..0\]" "" } { 48 320 487 60 "func_pc_incr\[1..0\]" "" } { 320 0 128 332 "func_pc_incr\[1..0\]" "" } { 248 1480 1616 260 "func_pc_incr\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { func_pc_incr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_rom\[15\] GND " "Info: Pin instr_rom\[15\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[15] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_rom\[14\] GND " "Info: Pin instr_rom\[14\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[14] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_rom\[13\] GND " "Info: Pin instr_rom\[13\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[13] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_rom\[12\] GND " "Info: Pin instr_rom\[12\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[12] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "instr_rom\[11\] GND " "Info: Pin instr_rom\[11\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { instr_rom[11] } } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr_rom[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 16:18:34 2020 " "Info: Processing ended: Sat Mar 28 16:18:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 16:18:35 2020 " "Info: Processing started: Sat Mar 28 16:18:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 16:18:36 2020 " "Info: Processing ended: Sat Mar 28 16:18:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 16:18:38 2020 " "Info: Processing started: Sat Mar 28 16:18:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Program_Counter:inst2\|PC_value\[0\] register Program_Counter:inst2\|PC_value\[5\] 219.01 MHz 4.566 ns Internal " "Info: Clock \"clk\" has Internal fmax of 219.01 MHz between source register \"Program_Counter:inst2\|PC_value\[0\]\" and destination register \"Program_Counter:inst2\|PC_value\[5\]\" (period= 4.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.303 ns + Longest register register " "Info: + Longest register to register delay is 4.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Program_Counter:inst2\|PC_value\[0\] 1 REG LCFF_X22_Y14_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.596 ns) 1.062 ns Program_Counter:inst2\|Add0~109 2 COMB LCCOMB_X22_Y14_N4 2 " "Info: 2: + IC(0.466 ns) + CELL(0.596 ns) = 1.062 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~109'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.148 ns Program_Counter:inst2\|Add0~111 3 COMB LCCOMB_X22_Y14_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.148 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~111'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.234 ns Program_Counter:inst2\|Add0~113 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.234 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~113'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.320 ns Program_Counter:inst2\|Add0~115 5 COMB LCCOMB_X22_Y14_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.320 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~115'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.406 ns Program_Counter:inst2\|Add0~117 6 COMB LCCOMB_X22_Y14_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.406 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~117'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.912 ns Program_Counter:inst2\|Add0~118 7 COMB LCCOMB_X22_Y14_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.912 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~118'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 2.875 ns Program_Counter:inst2\|Equal0~58 8 COMB LCCOMB_X22_Y14_N28 8 " "Info: 8: + IC(0.374 ns) + CELL(0.589 ns) = 2.875 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 8; COMB Node = 'Program_Counter:inst2\|Equal0~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 4.195 ns Program_Counter:inst2\|Mux2~24 9 COMB LCCOMB_X23_Y14_N24 1 " "Info: 9: + IC(0.696 ns) + CELL(0.624 ns) = 4.195 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 1; COMB Node = 'Program_Counter:inst2\|Mux2~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.303 ns Program_Counter:inst2\|PC_value\[5\] 10 REG LCFF_X23_Y14_N25 4 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 4.303 ns; Loc. = LCFF_X23_Y14_N25; Fanout = 4; REG Node = 'Program_Counter:inst2\|PC_value\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 64.30 % ) " "Info: Total cell delay = 2.767 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 35.70 % ) " "Info: Total interconnect delay = 1.536 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { Program_Counter:inst2|PC_value[0] {} Program_Counter:inst2|Add0~109 {} Program_Counter:inst2|Add0~111 {} Program_Counter:inst2|Add0~113 {} Program_Counter:inst2|Add0~115 {} Program_Counter:inst2|Add0~117 {} Program_Counter:inst2|Add0~118 {} Program_Counter:inst2|Equal0~58 {} Program_Counter:inst2|Mux2~24 {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.696ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.794 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns Program_Counter:inst2\|PC_value\[5\] 3 REG LCFF_X23_Y14_N25 4 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N25; Fanout = 4; REG Node = 'Program_Counter:inst2\|PC_value\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.793 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.793 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.51 % ) " "Info: Total cell delay = 1.746 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { Program_Counter:inst2|PC_value[0] {} Program_Counter:inst2|Add0~109 {} Program_Counter:inst2|Add0~111 {} Program_Counter:inst2|Add0~113 {} Program_Counter:inst2|Add0~115 {} Program_Counter:inst2|Add0~117 {} Program_Counter:inst2|Add0~118 {} Program_Counter:inst2|Equal0~58 {} Program_Counter:inst2|Mux2~24 {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.696ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.624ns 0.108ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Program_Counter:inst2\|PC_value\[0\] clk_ena clk 1.931 ns register " "Info: tsu for register \"Program_Counter:inst2\|PC_value\[0\]\" (data pin = \"clk_ena\", clock pin = \"clk\") is 1.931 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.764 ns + Longest pin register " "Info: + Longest pin to register delay is 4.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_ena 1 PIN PIN_J15 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J15; Fanout = 4; PIN Node = 'clk_ena'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_ena } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 16 1552 1720 32 "clk_ena" "" } { 24 56 120 40 "clk_ena" "" } { 280 80 128 296 "clk_ena" "" } { 488 40 136 504 "clk_ena" "" } { 808 56 152 824 "clk_ena" "" } { 624 64 120 640 "clk_ena" "" } { 24 616 664 40 "clk_ena" "" } { 200 616 664 216 "clk_ena" "" } { 792 640 688 808 "clk_ena" "" } { 408 592 672 424 "clk_ena" "" } { 600 592 672 616 "clk_ena" "" } { 8 1720 1765 24 "clk_ena" "" } { 296 1088 1184 312 "clk_ena" "" } { 512 1096 1192 528 "clk_ena" "" } { 48 1096 1176 64 "clk_ena" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.647 ns) 3.287 ns Program_Counter:inst2\|PC_value\[7\]~96 2 COMB LCCOMB_X23_Y14_N26 8 " "Info: 2: + IC(1.560 ns) + CELL(0.647 ns) = 3.287 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 8; COMB Node = 'Program_Counter:inst2\|PC_value\[7\]~96'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.855 ns) 4.764 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.622 ns) + CELL(0.855 ns) = 4.764 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.582 ns ( 54.20 % ) " "Info: Total cell delay = 2.582 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.182 ns ( 45.80 % ) " "Info: Total interconnect delay = 2.182 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.764 ns" { clk_ena {} clk_ena~combout {} Program_Counter:inst2|PC_value[7]~96 {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 1.560ns 0.622ns } { 0.000ns 1.080ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.793 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.51 % ) " "Info: Total cell delay = 1.746 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.764 ns" { clk_ena {} clk_ena~combout {} Program_Counter:inst2|PC_value[7]~96 {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 1.560ns 0.622ns } { 0.000ns 1.080ns 0.647ns 0.855ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk instr_rom\[4\] CPU_Controller:inst\|CPU_state\[1\] 11.986 ns register " "Info: tco from clock \"clk\" to destination pin \"instr_rom\[4\]\" through register \"CPU_Controller:inst\|CPU_state\[1\]\" is 11.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.888 ns + Longest register pin " "Info: + Longest register to pin delay is 8.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Controller:inst\|CPU_state\[1\] 1 REG LCFF_X23_Y14_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.535 ns) 1.374 ns CPU_Controller:inst\|Mux83~270 2 COMB LCCOMB_X23_Y14_N22 2 " "Info: 2: + IC(0.839 ns) + CELL(0.535 ns) = 1.374 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'CPU_Controller:inst\|Mux83~270'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 1.985 ns Instruction_ROM:inst3\|instr_out\[7\]~672 3 COMB LCCOMB_X23_Y14_N6 11 " "Info: 3: + IC(0.405 ns) + CELL(0.206 ns) = 1.985 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 11; COMB Node = 'Instruction_ROM:inst3\|instr_out\[7\]~672'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.624 ns) 4.407 ns Instruction_ROM:inst3\|instr_out\[4\]~682 4 COMB LCCOMB_X33_Y14_N10 1 " "Info: 4: + IC(1.798 ns) + CELL(0.624 ns) = 4.407 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'Instruction_ROM:inst3\|instr_out\[4\]~682'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(3.216 ns) 8.888 ns instr_rom\[4\] 5 PIN PIN_A14 0 " "Info: 5: + IC(1.265 ns) + CELL(3.216 ns) = 8.888 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'instr_rom\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.581 ns ( 51.54 % ) " "Info: Total cell delay = 4.581 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 48.46 % ) " "Info: Total interconnect delay = 4.307 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.888 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.888 ns" { CPU_Controller:inst|CPU_state[1] {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.839ns 0.405ns 1.798ns 1.265ns } { 0.000ns 0.535ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.888 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.888 ns" { CPU_Controller:inst|CPU_state[1] {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.839ns 0.405ns 1.798ns 1.265ns } { 0.000ns 0.535ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "master_res instr_rom\[4\] 10.389 ns Longest " "Info: Longest tpd from source pin \"master_res\" to destination pin \"instr_rom\[4\]\" is 10.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns master_res 1 PIN PIN_J16 10 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 10; PIN Node = 'master_res'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_res } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 80 1552 1720 96 "master_res" "" } { 56 56 120 72 "master_res" "" } { 72 1720 1783 88 "master_res" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.202 ns) 2.875 ns CPU_Controller:inst\|Mux83~270 2 COMB LCCOMB_X23_Y14_N22 2 " "Info: 2: + IC(1.593 ns) + CELL(0.202 ns) = 2.875 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'CPU_Controller:inst\|Mux83~270'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { master_res CPU_Controller:inst|Mux83~270 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 3.486 ns Instruction_ROM:inst3\|instr_out\[7\]~672 3 COMB LCCOMB_X23_Y14_N6 11 " "Info: 3: + IC(0.405 ns) + CELL(0.206 ns) = 3.486 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 11; COMB Node = 'Instruction_ROM:inst3\|instr_out\[7\]~672'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.624 ns) 5.908 ns Instruction_ROM:inst3\|instr_out\[4\]~682 4 COMB LCCOMB_X33_Y14_N10 1 " "Info: 4: + IC(1.798 ns) + CELL(0.624 ns) = 5.908 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'Instruction_ROM:inst3\|instr_out\[4\]~682'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(3.216 ns) 10.389 ns instr_rom\[4\] 5 PIN PIN_A14 0 " "Info: 5: + IC(1.265 ns) + CELL(3.216 ns) = 10.389 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'instr_rom\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.328 ns ( 51.29 % ) " "Info: Total cell delay = 5.328 ns ( 51.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 48.71 % ) " "Info: Total interconnect delay = 5.061 ns ( 48.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.389 ns" { master_res CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.389 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.000ns 1.593ns 0.405ns 1.798ns 1.265ns } { 0.000ns 1.080ns 0.202ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CPU_Controller:inst\|CPU_state\[1\] master_res clk 0.106 ns register " "Info: th for register \"CPU_Controller:inst\|CPU_state\[1\]\" (data pin = \"master_res\", clock pin = \"clk\") is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.994 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns master_res 1 PIN PIN_J16 10 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 10; PIN Node = 'master_res'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_res } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 80 1552 1720 96 "master_res" "" } { 56 56 120 72 "master_res" "" } { 72 1720 1783 88 "master_res" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.202 ns) 2.886 ns CPU_Controller:inst\|Mux81~313 2 COMB LCCOMB_X23_Y14_N4 1 " "Info: 2: + IC(1.604 ns) + CELL(0.202 ns) = 2.886 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 1; COMB Node = 'CPU_Controller:inst\|Mux81~313'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { master_res CPU_Controller:inst|Mux81~313 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.994 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.994 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 46.43 % ) " "Info: Total cell delay = 1.390 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 53.57 % ) " "Info: Total interconnect delay = 1.604 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { master_res CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux81~313 {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 1.604ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { master_res CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux81~313 {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 1.604ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 16:18:38 2020 " "Info: Processing ended: Sat Mar 28 16:18:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Info: Quartus II Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
