// Seed: 740499283
module module_0 (
    inout  wand  id_0,
    output wor   id_1,
    input  uwire id_2
    , id_8,
    output wire  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output wand  id_6
);
  integer id_9;
  always @(*) begin
    wait (1);
  end
  always @(posedge id_9)
    if (1) begin
      id_3 = 1;
      assert (id_8 || id_5);
    end
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    inout wire id_1,
    output supply0 id_2
    , id_4
);
  module_0(
      id_1, id_2, id_0, id_2, id_1, id_1, id_2
  );
  wire id_5;
  wire id_6;
endmodule
