module Mod_N_counter_tb;
parameter n = 10;
parameter width = 3;
reg clk;
reg rst;
wire [width-1:0] counter;
Mod_N_counter uut (
.clk(clk),
.rst(rst),
.counter(counter)
);
always #5 clk = ~clk;
initial begin
clk = 0;
rst=0;
#100;
rst = 1;
#100;
$finish;
end
endmodule

