#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x159804170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x159804310 .scope module, "scheduler" "scheduler" 3 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 32 "next_pc";
    .port_info 19 /OUTPUT 32 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x15a008200 .param/l "CU_WIDTH" 0 3 25, +C4<00000000000000000000000000000100>;
P_0x15a008240 .param/l "DECODE" 1 3 68, C4<0010>;
P_0x15a008280 .param/l "DONE" 1 3 73, C4<0111>;
P_0x15a0082c0 .param/l "EXECUTE" 1 3 71, C4<0101>;
P_0x15a008300 .param/l "FETCH" 1 3 67, C4<0001>;
P_0x15a008340 .param/l "FT_DONE" 1 3 79, C4<11>;
P_0x15a008380 .param/l "FT_IDLE" 1 3 76, C4<00>;
P_0x15a0083c0 .param/l "FT_REQ" 1 3 77, C4<01>;
P_0x15a008400 .param/l "FT_WAIT" 1 3 78, C4<10>;
P_0x15a008440 .param/l "IDLE" 1 3 66, C4<0000>;
P_0x15a008480 .param/l "LSU_DONE" 1 3 85, C4<11>;
P_0x15a0084c0 .param/l "LSU_IDLE" 1 3 82, C4<00>;
P_0x15a008500 .param/l "LSU_REQ" 1 3 83, C4<01>;
P_0x15a008540 .param/l "LSU_WAIT" 1 3 84, C4<10>;
P_0x15a008580 .param/l "PC_ADDR_WIDTH" 0 3 24, +C4<00000000000000000000000000001000>;
P_0x15a0085c0 .param/l "REQ" 1 3 69, C4<0011>;
P_0x15a008600 .param/l "WAIT" 1 3 70, C4<0100>;
P_0x15a008640 .param/l "WRITEBACK" 1 3 72, C4<0110>;
v0x159815380_0 .array/port v0x159815380, 0;
L_0x159815410 .functor BUFZ 8, v0x159815380_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x159815380_1 .array/port v0x159815380, 1;
L_0x159804a70 .functor BUFZ 8, v0x159815380_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x159815380_2 .array/port v0x159815380, 2;
L_0x159816ac0 .functor BUFZ 8, v0x159815380_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x159815380_3 .array/port v0x159815380, 3;
L_0x159816b70 .functor BUFZ 8, v0x159815380_3, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x159816c20 .functor BUFZ 4, v0x1598151f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x159816cd0 .functor BUFZ 1, v0x159814fc0_0, C4<0>, C4<0>, C4<0>;
L_0x159816d80 .functor BUFZ 1, v0x1598163e0_0, C4<0>, C4<0>, C4<0>;
L_0x159816e70 .functor BUFZ 1, v0x1598162a0_0, C4<0>, C4<0>, C4<0>;
L_0x159816f00 .functor BUFZ 1, v0x159815f10_0, C4<0>, C4<0>, C4<0>;
L_0x159817000 .functor BUFZ 1, v0x159815dd0_0, C4<0>, C4<0>, C4<0>;
o0x150008010 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x159804dd0_0 .net "alu_func", 3 0, o0x150008010;  0 drivers
o0x150008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x159814e90_0 .net "clk", 0 0, o0x150008040;  0 drivers
v0x159814f30_0 .net "cu_complete", 0 0, L_0x159816cd0;  1 drivers
v0x159814fc0_0 .var "cu_complete_reg", 0 0;
o0x1500080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815060_0 .net "cu_enable", 0 0, o0x1500080d0;  0 drivers
v0x159815140_0 .net "cu_state", 3 0, L_0x159816c20;  1 drivers
v0x1598151f0_0 .var "cu_state_reg", 3 0;
v0x1598152a0 .array "curr_pc", 0 3;
v0x1598152a0_0 .net v0x1598152a0 0, 7 0, L_0x159815410; 1 drivers
v0x1598152a0_1 .net v0x1598152a0 1, 7 0, L_0x159804a70; 1 drivers
v0x1598152a0_2 .net v0x1598152a0 2, 7 0, L_0x159816ac0; 1 drivers
v0x1598152a0_3 .net v0x1598152a0 3, 7 0, L_0x159816b70; 1 drivers
v0x159815380 .array "curr_pc_reg", 0 3, 7 0;
o0x1500082e0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x159815500_0 .net "fetch_state", 1 0, o0x1500082e0;  0 drivers
v0x1598155b0_0 .var/i "ii", 31 0;
o0x150008340 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159815660_0 .net "imm", 7 0, o0x150008340;  0 drivers
o0x150008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815710_0 .net "is_alu", 0 0, o0x150008370;  0 drivers
o0x1500083a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1598157b0_0 .net "is_branch", 0 0, o0x1500083a0;  0 drivers
o0x1500083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815850_0 .net "is_const", 0 0, o0x1500083d0;  0 drivers
o0x150008400 .functor BUFZ 1, C4<z>; HiZ drive
v0x1598158f0_0 .net "is_jr", 0 0, o0x150008400;  0 drivers
o0x150008430 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815990_0 .net "is_load", 0 0, o0x150008430;  0 drivers
o0x150008460 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815b20_0 .net "is_nop", 0 0, o0x150008460;  0 drivers
o0x150008490 .functor BUFZ 1, C4<z>; HiZ drive
v0x159815bb0_0 .net "is_store", 0 0, o0x150008490;  0 drivers
o0x1500084c0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x159815c40 .array "lsu_state", 0 3;
v0x159815c40_0 .net v0x159815c40 0, 1 0, o0x1500084c0; 0 drivers
o0x1500084f0 .functor BUFZ 2, C4<zz>; HiZ drive
v0x159815c40_1 .net v0x159815c40 1, 1 0, o0x1500084f0; 0 drivers
o0x150008520 .functor BUFZ 2, C4<zz>; HiZ drive
v0x159815c40_2 .net v0x159815c40 2, 1 0, o0x150008520; 0 drivers
o0x150008550 .functor BUFZ 2, C4<zz>; HiZ drive
v0x159815c40_3 .net v0x159815c40 3, 1 0, o0x150008550; 0 drivers
v0x159815d30_0 .net "mem_ren", 0 0, L_0x159817000;  1 drivers
v0x159815dd0_0 .var "mem_ren_reg", 0 0;
v0x159815e70_0 .net "mem_wen", 0 0, L_0x159816f00;  1 drivers
v0x159815f10_0 .var "mem_wen_reg", 0 0;
o0x150008640 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159815fb0 .array "next_pc", 0 3;
v0x159815fb0_0 .net v0x159815fb0 0, 7 0, o0x150008640; 0 drivers
o0x150008670 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159815fb0_1 .net v0x159815fb0 1, 7 0, o0x150008670; 0 drivers
o0x1500086a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159815fb0_2 .net v0x159815fb0 2, 7 0, o0x1500086a0; 0 drivers
o0x1500086d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159815fb0_3 .net v0x159815fb0 3, 7 0, o0x1500086d0; 0 drivers
o0x150008700 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1598160b0_0 .net "rd", 3 0, o0x150008700;  0 drivers
o0x150008730 .functor BUFZ 1, C4<z>; HiZ drive
v0x159816160_0 .net "reset", 0 0, o0x150008730;  0 drivers
v0x159816200_0 .net "rf_ren", 0 0, L_0x159816e70;  1 drivers
v0x1598162a0_0 .var "rf_ren_reg", 0 0;
v0x159816340_0 .net "rf_wen", 0 0, L_0x159816d80;  1 drivers
v0x1598163e0_0 .var "rf_wen_reg", 0 0;
o0x150008820 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x159816480_0 .net "rimm", 3 0, o0x150008820;  0 drivers
o0x150008850 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x159816530_0 .net "rs1", 3 0, o0x150008850;  0 drivers
o0x150008880 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x159815a40_0 .net "rs2", 3 0, o0x150008880;  0 drivers
v0x1598167c0_0 .var "wait_check", 0 0;
E_0x159804d90 .event posedge, v0x159814e90_0;
    .scope S_0x159804310;
T_0 ;
    %wait E_0x159804d90;
    %load/vec4 v0x159816160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1598155b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1598155b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159815380, 0, 4;
    %load/vec4 v0x1598155b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159814fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598162a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598163e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159815dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159815f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598167c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1598151f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x159815060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x1598155b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.15, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1598155b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159815380, 0, 4;
    %load/vec4 v0x1598155b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159814fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598162a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598163e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159815dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x159815f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1598167c0_0, 0;
T_0.12 ;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x159815500_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
T_0.16 ;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %load/vec4 v0x159815990_0;
    %load/vec4 v0x159815bb0_0;
    %or;
    %load/vec4 v0x159815710_0;
    %or;
    %load/vec4 v0x1598157b0_0;
    %or;
    %assign/vec4 v0x1598162a0_0, 0;
    %load/vec4 v0x159815990_0;
    %load/vec4 v0x159815710_0;
    %or;
    %load/vec4 v0x159815850_0;
    %or;
    %assign/vec4 v0x1598163e0_0, 0;
    %load/vec4 v0x159815990_0;
    %assign/vec4 v0x159815dd0_0, 0;
    %load/vec4 v0x159815bb0_0;
    %assign/vec4 v0x159815f10_0, 0;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
T_0.18 ;
    %load/vec4 v0x1598155b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.19, 5;
    %ix/getv/s 4, v0x1598155b0_0;
    %load/vec4a v0x159815c40, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_0.22, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x1598155b0_0;
    %load/vec4a v0x159815c40, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_0.22;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1598167c0_0, 0, 1;
T_0.20 ;
    %load/vec4 v0x1598155b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
    %jmp T_0.18;
T_0.19 ;
    %load/vec4 v0x1598167c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
T_0.23 ;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1598158f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x159814fc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
T_0.27 ;
    %load/vec4 v0x1598155b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.28, 5;
    %ix/getv/s 4, v0x1598155b0_0;
    %load/vec4a v0x159815fb0, 4;
    %ix/getv/s 3, v0x1598155b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159815380, 0, 4;
    %load/vec4 v0x1598155b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1598155b0_0, 0, 32;
    %jmp T_0.27;
T_0.28 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1598151f0_0, 0;
T_0.26 ;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "scheduler.v";
