OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via1 :"
  	EOLENCLOSURE 0.34 0.06 ;"
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via2 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via3 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via4 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 60 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef
[INFO ODB-0225]     Created 229 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 24404
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.240, 5.040).
[INFO IFP-0001] Added 291 rows of 2631 site GF018hv5v_green_sc9 with height 1.
[INFO RSZ-0026] Removed 1176 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1ohm
 voltage 1v
 current 1mA
 power 1uW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 45.11

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _47887_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47887_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47887_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.21    0.40    0.40 ^ _47887_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dcnt[0] (net)
                  0.21    0.00    0.40 ^ _47738_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.08    0.06    0.46 v _47738_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _00521_ (net)
                  0.08    0.00    0.46 v _47887_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47887_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: _48215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
   300    4.05    0.00    0.00   12.00 v ld (in)
                                         ld (net)
                  0.00    0.00   12.00 v _24166_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    88    1.07    3.94    2.40   14.40 ^ _24166_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _05693_ (net)
                  3.94    0.00   14.40 ^ _27528_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.75   -0.13   14.28 v _27528_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _18781_ (net)
                  0.75    0.00   14.28 v _27529_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.43   14.70 v _27529_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18782_ (net)
                  0.09    0.00   14.70 v _27532_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.06   14.76 ^ _27532_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00312_ (net)
                  0.09    0.00   14.76 ^ _48215_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 14.76   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _48215_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13   59.87   library setup time
                                 59.87   data required time
-----------------------------------------------------------------------------
                                 59.87   data required time
                                -14.76   data arrival time
-----------------------------------------------------------------------------
                                 45.11   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: _48215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
   300    4.05    0.00    0.00   12.00 v ld (in)
                                         ld (net)
                  0.00    0.00   12.00 v _24166_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    88    1.07    3.94    2.40   14.40 ^ _24166_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _05693_ (net)
                  3.94    0.00   14.40 ^ _27528_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.75   -0.13   14.28 v _27528_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _18781_ (net)
                  0.75    0.00   14.28 v _27529_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.09    0.43   14.70 v _27529_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _18782_ (net)
                  0.09    0.00   14.70 v _27532_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.06   14.76 ^ _27532_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00312_ (net)
                  0.09    0.00   14.76 ^ _48215_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 14.76   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _48215_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13   59.87   library setup time
                                 59.87   data required time
-----------------------------------------------------------------------------
                                 59.87   data required time
                                -14.76   data arrival time
-----------------------------------------------------------------------------
                                 45.11   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.54e-02   6.24e-03   1.56e-07   2.16e-02   5.7%
Combinational          1.95e-01   1.66e-01   4.10e-06   3.61e-01  94.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.11e-01   1.72e-01   4.25e-06   3.82e-01 100.0%
                          55.1%      44.9%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 718662 u^2 33% utilization.

Elapsed time: 0:01.83[h:]min:sec. CPU time: user 1.75 sys 0.07 (99%). Peak memory: 192876KB.
