// Seed: 4056407517
module module_0;
  assign id_0 = id_0;
  logic id_1 = 1;
  assign id_1 = 1;
  logic id_2;
  logic id_3 = id_2;
  logic id_4;
  logic id_5;
  always @(posedge id_3 or negedge 1) id_1 = id_0[1];
  logic id_6;
endmodule
