<h1 align="center">Hi, I'm Ata ğŸ‘‹</h1>

<p align="center">
  <b>Industrial & Computer Engineering Student @ MEF University</b><br>
  Production Systems Â· Embedded Systems Â· FPGA Â· IoT Â· Python Â· C/C++
</p>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&pause=1000&center=true&vCenter=true&width=500&lines=Industrial+%26+Computer+Engineering+Student;FPGA+%7C+Embedded+Systems+%7C+IoT;Always+building+something+%F0%9F%94%A7" alt="Typing SVG"/>
</p>

---

### ğŸ§‘â€ğŸ’» About Me

- ğŸ“ Dual major in **Industrial Engineering** and **Computer Engineering** at MEF University
- ğŸ­ Interned at **Coca-Cola Ä°Ã§ecek** and **Horoz Demir** as Production Engineer
- ğŸ”¬ Working on my **senior thesis** â€” Digital Twin development for flexible job shop scheduling using CP-SAT optimization
- ğŸ”Œ Currently learning **FPGA development** with Sipeed Tang Nano 9K (Gowin EDA, Verilog)
- âš¡ Passionate about **microcontrollers**, **embedded systems**, and **electronics circuit design**
- ğŸŒ± Always building something with ESP32, ESP8266 or whatever I can get my hands on

---

### ğŸ› ï¸ Tech Stack

<p align="left">
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white"/>
  <img src="https://img.shields.io/badge/Verilog-orange?style=for-the-badge&logo=intel&logoColor=white"/>
  <img src="https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white"/>
  <img src="https://img.shields.io/badge/Production_Systems-FF6B35?style=for-the-badge&logo=siemens&logoColor=white"/>
</p>

<p align="left">
  <img src="https://img.shields.io/badge/ESP32-E7352C?style=for-the-badge&logo=espressif&logoColor=white"/>
  <img src="https://img.shields.io/badge/ESP8266-E7352C?style=for-the-badge&logo=espressif&logoColor=white"/>
  <img src="https://img.shields.io/badge/FPGA-Tang_Nano_9K-blueviolet?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Django-092E20?style=for-the-badge&logo=django&logoColor=white"/>
  <img src="https://img.shields.io/badge/MQTT-660066?style=for-the-badge&logo=eclipsemosquitto&logoColor=white"/>
  <img src="https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white"/>
  <img src="https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white"/>
  <img src="https://img.shields.io/badge/VS_Code-007ACC?style=for-the-badge&logo=visual-studio-code&logoColor=white"/>
</p>

---

### ğŸš€ Current Projects

| Project | Description | Status |
|---------|-------------|--------|
| [Basic-FPGA-Projects](https://github.com/atagokmir/Basic-FPGA-Projects) | Verilog examples on Tang Nano 9K | ğŸ”¨ Active |
| Senior Thesis | Digital Twin for flexible job shop scheduling | ğŸ”¨ Active |
| 8-bit CPU | Custom multi-cycle CPU in Verilog | ğŸ”œ Planned |

---

### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://streak-stats.demolab.com?user=atagokmir&theme=tokyonight&hide_border=true" alt="GitHub Streak"/>
</p>

<p align="center">
  <img src="https://ghchart.rshah.org/atagokmir" alt="GitHub Contribution Chart"/>
</p>

---

### ğŸ“¬ Contact

<p align="left">
  <a href="mailto:atagomir@hotmail.com">
    <img src="https://img.shields.io/badge/Email-atagomir@hotmail.com-D14836?style=for-the-badge&logo=gmail&logoColor=white"/>
  </a>
  &nbsp;
  <a href="mailto:cetinela@mef.edu.tr">
    <img src="https://img.shields.io/badge/MEF-cetinela@mef.edu.tr-003087?style=for-the-badge&logo=academia&logoColor=white"/>
  </a>
  &nbsp;
  <a href="https://www.linkedin.com/in/ata-gÃ¶kmir-Ã§etinel-9749a022b">
    <img src="https://img.shields.io/badge/LinkedIn-Ata_GÃ¶kmir_Ã‡etinel-0077B5?style=for-the-badge&logo=linkedin&logoColor=white"/>
  </a>
</p>

<p align="left">
  <img src="https://visitor-badge.laobi.icu/badge?page_id=atagokmir.atagokmir" alt="Visitor Count"/>
</p>
