m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C
vI2C_MASTER
Z0 !s110 1591537780
!i10b 1
!s100 eD_EK04gGKa9eM5I4VWoU1
IZGnn5KJ0`hc7BZ3?bT_Q^2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog
w1591537723
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_top.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_top.v
L0 9
Z3 OP;L;10.4a;61
r1
!s85 0
31
Z4 !s108 1591537780.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_top.v|
!s101 -O0
!i113 1
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@i2@c_@m@a@s@t@e@r
vI2C_MASTER_UC
!s110 1591365937
!i10b 1
!s100 `C=:`2HLdB_>Nk1Jn=l[93
Iem1>Jcl?agjbJRAAI:B`I1
R1
R2
w1591365926
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_uc.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_uc.v
L0 9
R3
r1
!s85 0
31
!s108 1591365937.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_uc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_master_uc.v|
!s101 -O0
!i113 1
R5
n@i2@c_@m@a@s@t@e@r_@u@c
vI2C_SHIFT_REGISTER
!s110 1588630462
!i10b 1
!s100 jV6kZQjni]:g_?0>ko?=R0
IHTci_O2USfajO8PG9^ZJl3
R1
R2
w1588629877
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v
L0 1
R3
r1
!s85 0
31
!s108 1588630462.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_shift_register.v|
!s101 -O0
!i113 1
R5
n@i2@c_@s@h@i@f@t_@r@e@g@i@s@t@e@r
vI2C_SLAVE
R0
!i10b 1
!s100 e2LSQQF>?3JYj83hWEhfL3
IBACoQndcXAQhh>h^HH_0o0
R1
R2
w1591485078
Z6 8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_top.v
Z7 FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_top.v
L0 1
R3
r1
!s85 0
31
R4
Z8 !s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_top.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_top.v|
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e
vI2C_SLAVE_ADDRESS_MATCH
!s110 1591285135
!i10b 1
!s100 bP5Bz]hSmlI^<g`m8dg5h3
IWK<Uh89mB4e]>=SWGhXD=1
R1
R2
w1591285122
Z10 8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v
Z11 FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v
Z12 L0 10
R3
r1
!s85 0
31
!s108 1591285135.000000
Z13 !s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_memory.v|
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e_@a@d@d@r@e@s@s_@m@a@t@c@h
vI2C_SLAVE_ADDRESS_UC
!s110 1591477598
!i10b 1
!s100 CUcZPf4Ya:a?2`;cS4N3A0
I1`LBa?eY4DUM>kRh^3LhL0
R1
R2
w1591477596
Z15 8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v
Z16 FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v
L0 9
R3
r1
!s85 0
31
!s108 1591477598.000000
Z17 !s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v|
Z18 !s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/src/i2c_slave_uc.v|
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e_@a@d@d@r@e@s@s_@u@c
vI2C_SLAVE_MEMORY
R0
!i10b 1
!s100 XlN97<g8dRFzldR81=_dn2
Io63liNUJdaBG8IzaDL7Q83
R1
R2
w1591482116
R10
R11
R12
R3
r1
!s85 0
31
R4
R13
R14
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e_@m@e@m@o@r@y
vI2C_SLAVE_TOP
!s110 1591366061
!i10b 1
!s100 FGYRa@K8I8@@n0=;1BXfg2
I;]WQMHM?DI:Z[H9_5DT4m1
R1
R2
w1591306739
R6
R7
L0 1
R3
r1
!s85 0
31
!s108 1591366061.000000
R8
R9
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e_@t@o@p
vI2C_SLAVE_UC
R0
!i10b 1
!s100 l;jC8DVXa7jP>1j568V6a2
ImE[Vlz[BJN20^ZC5f5n]50
R1
R2
w1591485762
R15
R16
L0 7
R3
r1
!s85 0
31
R4
R17
R18
!s101 -O0
!i113 1
R5
n@i2@c_@s@l@a@v@e_@u@c
vtestbench
R0
!i10b 1
!s100 Kd^TTZ0@nUPRU_OaCBo[A1
IMUzF2GaWz5c]jP?HhfDUK0
R1
R2
w1591484714
Z19 8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_master_and_slave.v
Z20 FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_master_and_slave.v
L0 4
R3
r1
!s85 0
31
R4
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_master_and_slave.v|
Z21 !s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_master_and_slave.v|
!s101 -O0
!i113 1
R5
vtestbench_FULL
Z22 !s110 1591478879
!i10b 1
!s100 Wc]cEZjHNYIaliQU8FaI41
IGGoTFQBkdI>OOlD`6i21L3
R1
R2
w1591445428
R19
R20
L0 4
R3
r1
!s85 0
31
!s108 1591478879.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_master_and_slave.v|
R21
!s101 -O0
!i113 1
R5
ntestbench_@f@u@l@l
vtestbench_slave
R22
!i10b 1
!s100 >aJmRUCB9Gc_g;0UL2H3@0
I=iX84Sn`Ro;oOYC<<2OM11
R1
R2
w1591308594
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave.v
L0 4
R3
r1
!s85 0
31
Z23 !s108 1591478878.000000
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave.v|
!s101 -O0
!i113 1
R5
vtestslavememory
!s110 1591478878
!i10b 1
!s100 6f;;[dP8Lo:`XkLlXWjRQ1
ISf:_GdaBjc[]3N4aRcEdI2
R1
R2
w1591441404
8D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v
FD:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v
L0 4
R3
r1
!s85 0
31
R23
!s107 D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/Albert/Documents/Estudio/Semestre 8/DSSD/I2C_Verilog/tb/i2c_test_slave_memory.v|
!s101 -O0
!i113 1
R5
