```verilog
module top_module (
    input clk,
    input reset,        // Synchronous active-high reset
    output reg [3:0] q
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0000; // Reset counter to 0
        end else begin
            if (q == 4'b1001) begin
                q <= 4'b0000; // Wrap around back to 0 when reaching 9
            end else begin
                q <= q + 1'b1; // Increment counter
            end
        end
    end

endmodule
```