\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc6\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a57d79b775521160e059702e4cc51485f}{F\+TF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a909c111c9326cdbe1fece2b064287da0}{D\+M\+A\+M\+U\+Xb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a03619805f4fe6486ca4d31071c0898e9}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_aeec2979617afc81542117353d82504a4}{F\+L\+E\+X\+C\+A\+N0}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a6b3c5cc89fcae3f4f5a8d0b32a8a4061}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a88550342c71bae6083d01f6c24ab41a5}{R\+N\+GA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a332537810094b768c0d95c5af36ea626}{R\+E\+S\+E\+R\+V\+E\+D2}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a2b083995477885b0363c3b4192821a27}{S\+P\+I0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acb175da00befcd5fd2fe73d3511f17b5}{S\+P\+I1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acd49edf5c77f501f530083b84bf9bb6d}{R\+E\+S\+E\+R\+V\+E\+D3}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab42e6f95f446ad8be4909b794d00be6b}{I2S}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4f79ef583b80a0f8380550992534eeb6}{R\+E\+S\+E\+R\+V\+E\+D4}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_af197a98b10a40c69949d3f2051199d57}{C\+RC}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a56037be772f54170b1971ccc0a982b4f}{R\+E\+S\+E\+R\+V\+E\+D5}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4bdd01c77bcfd9e51047a156840950f3}{U\+S\+B\+D\+C\+Db}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a01984546506d60ec12ecceec5da2c8c6}{P\+DB}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a0b6d903ca742efa385d76098eee3f1ed}{P\+I\+Tb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a1c940def22c9d8f349da2fe03828b2cb}{F\+T\+M0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ae14b878401538b629b9e7b651ddbfc8b}{F\+T\+M1b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a7b105b4117de7cda7656f56b7096941d}{F\+T\+M2b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab6804b85138e070d0888566a16adb787}{A\+D\+C0b}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4b7b2972da382ab70d4042b239a86a76}{R\+E\+S\+E\+R\+V\+E\+D6}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_abf4c7e9cf704fa7d885844bbe9b1fbbd}{R\+T\+Cb}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a89df8e5bfba180ab3d93817310a32bb0}{R\+E\+S\+E\+R\+V\+E\+D7}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a5af59729239b0cc61ec37a01c65be942}{D\+A\+C0b}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!A\+D\+C0b@{A\+D\+C0b}}
\index{A\+D\+C0b@{A\+D\+C0b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+D\+C0b}{ADC0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+A\+D\+C0b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab6804b85138e070d0888566a16adb787}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab6804b85138e070d0888566a16adb787}
\mbox{[}27\mbox{]} A\+D\+C0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!C\+RC@{C\+RC}}
\index{C\+RC@{C\+RC}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+RC}{CRC}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+C\+RC}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_af197a98b10a40c69949d3f2051199d57}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_af197a98b10a40c69949d3f2051199d57}
\mbox{[}18\mbox{]} C\+RC Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!D\+A\+C0b@{D\+A\+C0b}}
\index{D\+A\+C0b@{D\+A\+C0b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+A\+C0b}{DAC0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+D\+A\+C0b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a5af59729239b0cc61ec37a01c65be942}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a5af59729239b0cc61ec37a01c65be942}
\mbox{[}31\mbox{]} D\+A\+C0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!D\+M\+A\+M\+U\+Xb@{D\+M\+A\+M\+U\+Xb}}
\index{D\+M\+A\+M\+U\+Xb@{D\+M\+A\+M\+U\+Xb}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+M\+A\+M\+U\+Xb}{DMAMUXb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+D\+M\+A\+M\+U\+Xb}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a909c111c9326cdbe1fece2b064287da0}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a909c111c9326cdbe1fece2b064287da0}
\mbox{[}1\mbox{]} D\+MA Mux Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!F\+L\+E\+X\+C\+A\+N0@{F\+L\+E\+X\+C\+A\+N0}}
\index{F\+L\+E\+X\+C\+A\+N0@{F\+L\+E\+X\+C\+A\+N0}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+L\+E\+X\+C\+A\+N0}{FLEXCAN0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+F\+L\+E\+X\+C\+A\+N0}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_aeec2979617afc81542117353d82504a4}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_aeec2979617afc81542117353d82504a4}
\mbox{[}4\mbox{]} Flex\+C\+A\+N0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!F\+TF@{F\+TF}}
\index{F\+TF@{F\+TF}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+TF}{FTF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+F\+TF}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a57d79b775521160e059702e4cc51485f}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a57d79b775521160e059702e4cc51485f}
\mbox{[}0\mbox{]} Flash Memory Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!F\+T\+M0b@{F\+T\+M0b}}
\index{F\+T\+M0b@{F\+T\+M0b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M0b}{FTM0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+F\+T\+M0b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a1c940def22c9d8f349da2fe03828b2cb}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a1c940def22c9d8f349da2fe03828b2cb}
\mbox{[}24\mbox{]} F\+T\+M0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!F\+T\+M1b@{F\+T\+M1b}}
\index{F\+T\+M1b@{F\+T\+M1b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M1b}{FTM1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+F\+T\+M1b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ae14b878401538b629b9e7b651ddbfc8b}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ae14b878401538b629b9e7b651ddbfc8b}
\mbox{[}25\mbox{]} F\+T\+M1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!F\+T\+M2b@{F\+T\+M2b}}
\index{F\+T\+M2b@{F\+T\+M2b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+T\+M2b}{FTM2b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+F\+T\+M2b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a7b105b4117de7cda7656f56b7096941d}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a7b105b4117de7cda7656f56b7096941d}
\mbox{[}26\mbox{]} F\+T\+M2 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!I2S@{I2S}}
\index{I2S@{I2S}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I2S}{I2S}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+I2S}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab42e6f95f446ad8be4909b794d00be6b}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_ab42e6f95f446ad8be4909b794d00be6b}
\mbox{[}15\mbox{]} I2S Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!P\+DB@{P\+DB}}
\index{P\+DB@{P\+DB}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+DB}{PDB}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+P\+DB}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a01984546506d60ec12ecceec5da2c8c6}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a01984546506d60ec12ecceec5da2c8c6}
\mbox{[}22\mbox{]} P\+DB Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!P\+I\+Tb@{P\+I\+Tb}}
\index{P\+I\+Tb@{P\+I\+Tb}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+I\+Tb}{PITb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+P\+I\+Tb}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a0b6d903ca742efa385d76098eee3f1ed}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a0b6d903ca742efa385d76098eee3f1ed}
\mbox{[}23\mbox{]} P\+IT Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a03619805f4fe6486ca4d31071c0898e9}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a03619805f4fe6486ca4d31071c0898e9}
\mbox{[}3\+:2\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a6b3c5cc89fcae3f4f5a8d0b32a8a4061}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a6b3c5cc89fcae3f4f5a8d0b32a8a4061}
\mbox{[}8\+:5\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a332537810094b768c0d95c5af36ea626}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a332537810094b768c0d95c5af36ea626}
\mbox{[}11\+:10\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acd49edf5c77f501f530083b84bf9bb6d}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acd49edf5c77f501f530083b84bf9bb6d}
\mbox{[}14\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4f79ef583b80a0f8380550992534eeb6}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4f79ef583b80a0f8380550992534eeb6}
\mbox{[}17\+:16\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a56037be772f54170b1971ccc0a982b4f}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a56037be772f54170b1971ccc0a982b4f}
\mbox{[}20\+:19\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4b7b2972da382ab70d4042b239a86a76}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4b7b2972da382ab70d4042b239a86a76}
\mbox{[}28\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a89df8e5bfba180ab3d93817310a32bb0}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a89df8e5bfba180ab3d93817310a32bb0}
\mbox{[}30\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+N\+GA@{R\+N\+GA}}
\index{R\+N\+GA@{R\+N\+GA}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+N\+GA}{RNGA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+N\+GA}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a88550342c71bae6083d01f6c24ab41a5}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a88550342c71bae6083d01f6c24ab41a5}
\mbox{[}9\mbox{]} R\+N\+GA Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!R\+T\+Cb@{R\+T\+Cb}}
\index{R\+T\+Cb@{R\+T\+Cb}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+T\+Cb}{RTCb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+R\+T\+Cb}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_abf4c7e9cf704fa7d885844bbe9b1fbbd}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_abf4c7e9cf704fa7d885844bbe9b1fbbd}
\mbox{[}29\mbox{]} R\+TC Access Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!S\+P\+I0b@{S\+P\+I0b}}
\index{S\+P\+I0b@{S\+P\+I0b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+P\+I0b}{SPI0b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+S\+P\+I0b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a2b083995477885b0363c3b4192821a27}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a2b083995477885b0363c3b4192821a27}
\mbox{[}12\mbox{]} S\+P\+I0 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!S\+P\+I1b@{S\+P\+I1b}}
\index{S\+P\+I1b@{S\+P\+I1b}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+P\+I1b}{SPI1b}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+S\+P\+I1b}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acb175da00befcd5fd2fe73d3511f17b5}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_acb175da00befcd5fd2fe73d3511f17b5}
\mbox{[}13\mbox{]} S\+P\+I1 Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}!U\+S\+B\+D\+C\+Db@{U\+S\+B\+D\+C\+Db}}
\index{U\+S\+B\+D\+C\+Db@{U\+S\+B\+D\+C\+Db}!\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+B\+D\+C\+Db}{USBDCDb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc6\+::\+\_\+hw\+\_\+sim\+\_\+scgc6\+\_\+bitfields\+::\+U\+S\+B\+D\+C\+Db}\hypertarget{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4bdd01c77bcfd9e51047a156840950f3}{}\label{struct__hw__sim__scgc6_1_1__hw__sim__scgc6__bitfields_a4bdd01c77bcfd9e51047a156840950f3}
\mbox{[}21\mbox{]} U\+SB D\+CD Clock Gate Control 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
