##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BLDCClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. BLDCClock:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (BLDCClock:R vs. BLDCClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: BLDCClock      | Frequency: 52.59 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK      | Frequency: 71.06 MHz  | Target: 72.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO          | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK   | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 72.00 MHz  | 
Clock: UART_IntClock  | Frequency: 53.43 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BLDCClock      BLDCClock      41666.7          22652       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      BLDCClock      13888.9          -184        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  13888.9          3113        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.30278e+007     13009060    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
M1PWMs(0)_PAD    24140         BLDCClock:R       
M1PWMs(1)_PAD    23378         BLDCClock:R       
M1PWMs(2)_PAD    24302         BLDCClock:R       
M1nReset(0)_PAD  29028         BLDCClock:R       
M1nReset(1)_PAD  28151         BLDCClock:R       
M1nReset(2)_PAD  31972         BLDCClock:R       
Tx_1(0)_PAD      32316         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BLDCClock
***************************************
Clock: BLDCClock
Frequency: 52.59 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_53\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14775
-------------------------------------   ----- 
End-of-path arrival time (ps)           14775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_53\/q                                           macrocell53      875    875  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/main_0         macrocell14     4111   4986  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/q              macrocell14     2345   7331  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   7443  14775  22652  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 71.06 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                               controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/main_0               macrocell16     3143   4578   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/q                    macrocell16     2345   6923   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2910   9833   -184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 53.43 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13009060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4330
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023448

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14387
-------------------------------------   ----- 
End-of-path arrival time (ps)           14387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell27      875    875  13009060  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8244   9119  13009060  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      2345  11464  13009060  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2923  14387  13009060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3113p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2430
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11459

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         710    710   3113  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell6      3058   3768   3113  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      2345   6113   3113  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2233   8346   3113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. BLDCClock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                               controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/main_0               macrocell16     3143   4578   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/q                    macrocell16     2345   6923   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2910   9833   -184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13009060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4330
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023448

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14387
-------------------------------------   ----- 
End-of-path arrival time (ps)           14387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell27      875    875  13009060  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8244   9119  13009060  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      2345  11464  13009060  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2923  14387  13009060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (BLDCClock:R vs. BLDCClock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_53\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14775
-------------------------------------   ----- 
End-of-path arrival time (ps)           14775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_53\/q                                           macrocell53      875    875  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/main_0         macrocell14     4111   4986  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/q              macrocell14     2345   7331  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   7443  14775  22652  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : -184p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                               controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/main_0               macrocell16     3143   4578   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:reload\/q                    macrocell16     2345   6923   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell7   2910   9833   -184  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                                controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:reload\/main_0               macrocell9      3150   4585    402  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:reload\/q                    macrocell9      2345   6930    402  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2317   9247    402  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     10929

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                 controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell5   4394   5829   1510  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   3590   9419   1510  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0   9419   1510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3113p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2430
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11459

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                        synccell         710    710   3113  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell6      3058   3768   3113  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      2345   6113   3113  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2233   8346   3113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 3816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                 controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell6   4398   5833   3816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 3820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                      9649

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                 controlcell4    1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell5   4394   5829   3820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : Net_1704_1/main_0
Capture Clock  : Net_1704_1/clock_0
Path slack     : 4496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435   -184  RISE       1
Net_1704_1/main_0                  macrocell42    5501   6936   4496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : Net_1704_2/main_0
Capture Clock  : Net_1704_2/clock_0
Path slack     : 4505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435   -184  RISE       1
Net_1704_2/main_0                  macrocell41    5492   6927   4505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_0
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 4505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0           controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_0  macrocell44    5492   6927   4505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : Net_1704_0/main_6
Capture Clock  : Net_1704_0/clock_0
Path slack     : 4767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out    synccell       710    710   4767  RISE       1
Net_1704_0/main_6  macrocell43   5955   6665   4767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_6
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 4767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out                             synccell       710    710   4767  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_6  macrocell46   5955   6665   4767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : Net_1704_0/main_5
Capture Clock  : Net_1704_0/clock_0
Path slack     : 5515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out    synccell       710    710   5515  RISE       1
Net_1704_0/main_5  macrocell43   5207   5917   5515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_5
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 5515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out                             synccell       710    710   5515  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_5  macrocell46   5207   5917   5515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_0
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 5597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0           controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_0  macrocell45    4400   5835   5597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : Net_1704_1/main_4
Capture Clock  : Net_1704_1/clock_0
Path slack     : 5938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out    synccell       710    710   5938  RISE       1
Net_1704_1/main_4  macrocell42   4784   5494   5938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : Net_1704_2/main_4
Capture Clock  : Net_1704_2/clock_0
Path slack     : 5952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out    synccell       710    710   5938  RISE       1
Net_1704_2/main_4  macrocell41   4770   5480   5952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_4
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 5952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out                             synccell       710    710   5938  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_4  macrocell44   4770   5480   5952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : Net_1704_0/main_0
Capture Clock  : Net_1704_0/clock_0
Path slack     : 5962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435   -184  RISE       1
Net_1704_0/main_0                  macrocell43    4035   5470   5962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_0
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 5962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0           controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_0  macrocell46    4035   5470   5962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : Net_1704_1/main_2
Capture Clock  : Net_1704_1/clock_0
Path slack     : 5965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1  controlcell4   1435   1435   5965  RISE       1
Net_1704_1/main_2                  macrocell42    4032   5467   5965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : Net_1704_2/main_2
Capture Clock  : Net_1704_2/clock_0
Path slack     : 5976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1  controlcell4   1435   1435   5965  RISE       1
Net_1704_2/main_2                  macrocell41    4021   5456   5976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_2
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 5976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1           controlcell4   1435   1435   5965  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_2  macrocell44    4021   5456   5976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_4
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 6171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out                             synccell       710    710   5938  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_4  macrocell45   4550   5260   6171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : \BLDCMotor_1:HallSensorHead:now_0\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:now_0\/clock_0
Path slack     : 6171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5260
-------------------------------------   ---- 
End-of-path arrival time (ps)           5260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out                            synccell       710    710   5938  RISE       1
\BLDCMotor_1:HallSensorHead:now_0\/main_0  macrocell49   4550   5260   6171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_0\/clock_0                 macrocell49         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_6
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 6433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out                             synccell       710    710   4767  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_6  macrocell45   4289   4999   6433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : Net_1704_0/main_4
Capture Clock  : Net_1704_0/clock_0
Path slack     : 6935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out    synccell       710    710   5938  RISE       1
Net_1704_0/main_4  macrocell43   3787   4497   6935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(0)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_4
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 6935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(0)_SYNC/out                             synccell       710    710   5938  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_4  macrocell46   3787   4497   6935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_5
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 7025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out                             synccell       710    710   5515  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_5  macrocell45   3696   4406   7025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_2
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 7067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1           controlcell4   1435   1435   5965  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_2  macrocell45    2930   4365   7067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : Net_1704_0/main_2
Capture Clock  : Net_1704_0/clock_0
Path slack     : 7090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1  controlcell4   1435   1435   5965  RISE       1
Net_1704_0/main_2                  macrocell43    2907   4342   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_1
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_2
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 7090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_1           controlcell4   1435   1435   5965  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_2  macrocell46    2907   4342   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : Net_1704_2/main_6
Capture Clock  : Net_1704_2/clock_0
Path slack     : 7155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out    synccell       710    710   4767  RISE       1
Net_1704_2/main_6  macrocell41   3567   4277   7155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_6
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 7155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out                             synccell       710    710   4767  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_6  macrocell44   3567   4277   7155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : Net_1704_1/main_6
Capture Clock  : Net_1704_1/clock_0
Path slack     : 7165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out    synccell       710    710   4767  RISE       1
Net_1704_1/main_6  macrocell42   3557   4267   7165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 7528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0              controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/reset  statusicell4   4926   6361   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 7656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell       710    710   3113  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell31   3066   3776   7656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 7656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell       710    710   3113  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell34   3066   3776   7656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 7656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       710    710   3113  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell39   3066   3776   7656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 7834p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           3598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       710    710   3113  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell37   2888   3598   7834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 7834p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           3598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       710    710   3113  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell38   2888   3598   7834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 7834p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#938 vs. UART_IntClock:R#2)   13889
- Setup time                                             -2457
------------------------------------------------------   ----- 
End-of-path required time (ps)                           11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3598
-------------------------------------   ---- 
End-of-path arrival time (ps)           3598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out             synccell       710    710   3113  RISE       1
\UART:BUART:rx_last\/main_0  macrocell40   2888   3598   7834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : Net_1704_1/main_5
Capture Clock  : Net_1704_1/clock_0
Path slack     : 7894p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out    synccell       710    710   5515  RISE       1
Net_1704_1/main_5  macrocell42   2828   3538   7894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : Net_1704_2/main_5
Capture Clock  : Net_1704_2/clock_0
Path slack     : 7915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out    synccell       710    710   5515  RISE       1
Net_1704_2/main_5  macrocell41   2807   3517   7915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_5
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 7915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out                             synccell       710    710   5515  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_5  macrocell44   2807   3517   7915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(1)_SYNC/out
Path End       : \BLDCMotor_1:HallSensorHead:now_1\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:now_1\/clock_0
Path slack     : 7915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(1)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(1)_SYNC/out                            synccell       710    710   5515  RISE       1
\BLDCMotor_1:HallSensorHead:now_1\/main_0  macrocell48   2807   3517   7915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_1\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1H(2)_SYNC/out
Path End       : \BLDCMotor_1:HallSensorHead:now_2\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:now_2\/clock_0
Path slack     : 8074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3358
-------------------------------------   ---- 
End-of-path arrival time (ps)           3358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1H(2)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
M1H(2)_SYNC/out                            synccell       710    710   4767  RISE       1
\BLDCMotor_1:HallSensorHead:now_2\/main_0  macrocell47   2648   3358   8074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1X(0)_SYNC/out
Path End       : \BLDCMotor_1:QEIHead:now_1\/main_0
Capture Clock  : \BLDCMotor_1:QEIHead:now_1\/clock_0
Path slack     : 8388p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           3044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1X(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
M1X(0)_SYNC/out                     synccell       710    710   8388  RISE       1
\BLDCMotor_1:QEIHead:now_1\/main_0  macrocell64   2334   3044   8388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_1\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8401p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5488
-------------------------------------   ---- 
End-of-path arrival time (ps)           5488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                         controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4053   5488   8401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0                          controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   4018   5453   8436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:status_0\/ar_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0
Path slack     : 8436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5453
-------------------------------------   ---- 
End-of-path arrival time (ps)           5453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0       controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/ar_0  macrocell62    4018   5453   8436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : M1Y(0)_SYNC/out
Path End       : \BLDCMotor_1:QEIHead:now_0\/main_0
Capture Clock  : \BLDCMotor_1:QEIHead:now_0\/clock_0
Path slack     : 8477p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2955
-------------------------------------   ---- 
End-of-path arrival time (ps)           2955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
M1Y(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
M1Y(0)_SYNC/out                     synccell       710    710   8477  RISE       1
\BLDCMotor_1:QEIHead:now_0\/main_0  macrocell65   2245   2955   8477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_0\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control:Sync:ctrl_reg\/control_0
Path End       : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#3 vs. BLDCClock:R#2)   13889
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control:Sync:ctrl_reg\/busclk                              controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control:Sync:ctrl_reg\/control_0             controlcell4   1435   1435   -184  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/ar_0  macrocell60    2956   4391   9498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_53\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 22652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14775
-------------------------------------   ----- 
End-of-path arrival time (ps)           14775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_53\/q                                           macrocell53      875    875  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/main_0         macrocell14     4111   4986  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:count_enable\/q              macrocell14     2345   7331  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   7443  14775  22652  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_53\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 23367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14060
-------------------------------------   ----- 
End-of-path arrival time (ps)           14060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_53\/q                                           macrocell53      875    875  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:upcnt_det\/main_0            macrocell13     3250   4125  23367  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:upcnt_det\/q                 macrocell13     2345   6470  23367  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell4   7590  14060  23367  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_686\/q
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_2
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 27384p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10043
-------------------------------------   ----- 
End-of-path arrival time (ps)           10043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_686\/q                                         macrocell68      875    875  27384  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_det\/main_0            macrocell20     4529   5404  27384  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_det\/q                 macrocell20     2345   7749  27384  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_2  datapathcell7   2293  10043  27384  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13649
-------------------------------------   ----- 
End-of-path arrival time (ps)           13649
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  27668  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_3\/main_0           macrocell12     4203   5803  27668  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_3\/q                macrocell12     2345   8148  27668  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    5501  13649  27668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_686\/q
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 27914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9512
-------------------------------------   ---- 
End-of-path arrival time (ps)           9512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_686\/q                                         macrocell68      875    875  27384  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:count_enable\/main_0         macrocell21     3971   4846  27914  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:count_enable\/q              macrocell21     2345   7191  27914  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell7   2322   9512  27914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13216
-------------------------------------   ----- 
End-of-path arrival time (ps)           13216
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell4   1540   1540  26212  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_2\/main_0           macrocell11     6423   7963  28100  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_2\/q                macrocell11     2345  10308  28100  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_2   statusicell3    2908  13216  28100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_0\/q
Path End       : \BLDCMotor_1:Net_54\/main_2
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 29552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_0\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_0\/q  macrocell49    875    875  29552  RISE       1
\BLDCMotor_1:Net_54\/main_2           macrocell54   8783   9658  29552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_2\/q
Path End       : \BLDCMotor_1:Net_53\/main_3
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 29553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_2\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_2\/q  macrocell50    875    875  29553  RISE       1
\BLDCMotor_1:Net_53\/main_3            macrocell53   8782   9657  29553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_0\/q
Path End       : \BLDCMotor_1:Net_53\/main_2
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 29563p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9647
-------------------------------------   ---- 
End-of-path arrival time (ps)           9647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_0\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_0\/q  macrocell49    875    875  29552  RISE       1
\BLDCMotor_1:Net_53\/main_2           macrocell53   8772   9647  29563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_1\/q
Path End       : \BLDCMotor_1:HallSensorHead:last_1\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:last_1\/clock_0
Path slack     : 29706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_1\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_1\/q        macrocell48    875    875  29706  RISE       1
\BLDCMotor_1:HallSensorHead:last_1\/main_0  macrocell51   8629   9504  29706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_1\/clock_0                macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11279
-------------------------------------   ----- 
End-of-path arrival time (ps)           11279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell7   1540   1540  26749  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_2\/main_0           macrocell18     4460   6000  30038  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_2\/q                macrocell18     2345   8345  30038  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_2   statusicell5    2933  11279  30038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_2\/q
Path End       : \BLDCMotor_1:Net_54\/main_3
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 30113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_2\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_2\/q  macrocell50    875    875  29553  RISE       1
\BLDCMotor_1:Net_54\/main_3            macrocell54   8222   9097  30113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_0\/q
Path End       : \BLDCMotor_1:HallSensorHead:last_0\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:last_0\/clock_0
Path slack     : 30254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_0\/clock_0                 macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_0\/q        macrocell49    875    875  29552  RISE       1
\BLDCMotor_1:HallSensorHead:last_0\/main_0  macrocell52   8080   8955  30254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_0\/clock_0                macrocell52         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_1\/q
Path End       : \BLDCMotor_1:Net_53\/main_1
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 30259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_1\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_1\/q  macrocell48    875    875  29706  RISE       1
\BLDCMotor_1:Net_53\/main_1           macrocell53   8076   8951  30259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30616p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_2\/main_1          macrocell15     3585   6035  30616  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_2\/q               macrocell15     2345   8380  30616  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2320  10701  30616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell4   1540   1540  26212  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:overflow_reg_i\/main_0     macrocell55     6975   8515  30694  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:overflow_reg_i\/clock_0  macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_1\/q
Path End       : \BLDCMotor_1:Net_54\/main_1
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 31060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_1\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_1\/q  macrocell48    875    875  29706  RISE       1
\BLDCMotor_1:Net_54\/main_1           macrocell54   7274   8149  31060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_2\/q
Path End       : \BLDCMotor_1:Net_54\/main_0
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 31183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8026
-------------------------------------   ---- 
End-of-path arrival time (ps)           8026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_2\/q  macrocell47    875    875  31183  RISE       1
\BLDCMotor_1:Net_54\/main_0           macrocell54   7151   8026  31183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_2\/q
Path End       : \BLDCMotor_1:Net_53\/main_0
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 31206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_2\/q  macrocell47    875    875  31183  RISE       1
\BLDCMotor_1:Net_53\/main_0           macrocell53   7128   8003  31206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31556p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell7   1600   1600  26143  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_3\/main_0           macrocell19     3504   5104  31556  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_3\/q                macrocell19     2345   7449  31556  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_3   statusicell5    2312   9760  31556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_0\/q
Path End       : \BLDCMotor_1:Net_686\/main_1
Capture Clock  : \BLDCMotor_1:Net_686\/clock_0
Path slack     : 31647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_0\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_0\/q  macrocell65    875    875  31647  RISE       1
\BLDCMotor_1:Net_686\/main_1   macrocell68   6688   7563  31647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q         macrocell60      875    875  30247  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   4561   5436  31991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 32062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2914   5364  32062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 32065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    530    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    530  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   1920   2450  29752  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2912   5362  32065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_0\/q
Path End       : \BLDCMotor_1:QEIHead:last_0\/main_0
Capture Clock  : \BLDCMotor_1:QEIHead:last_0\/clock_0
Path slack     : 32188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7022
-------------------------------------   ---- 
End-of-path arrival time (ps)           7022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_0\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_0\/q        macrocell65    875    875  31647  RISE       1
\BLDCMotor_1:QEIHead:last_0\/main_0  macrocell67   6147   7022  32188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_0\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:prevCompare\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9055
-------------------------------------   ---- 
End-of-path arrival time (ps)           9055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:prevCompare\/clock_0   macrocell57         0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:prevCompare\/q            macrocell57     875    875  32262  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_0\/main_1          macrocell10    2923   3798  32262  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:status_0\/q               macrocell10    2345   6143  32262  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_0  statusicell3   2912   9055  32262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 32320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/f0_comb  datapathcell7   1540   1540  26749  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:overflow_reg_i\/main_0     macrocell70     5349   6889  32320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:overflow_reg_i\/clock_0  macrocell70         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : Net_1704_1/main_1
Capture Clock  : Net_1704_1/clock_0
Path slack     : 32346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6864
-------------------------------------   ---- 
End-of-path arrival time (ps)           6864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q  macrocell63    875    875  32346  RISE       1
Net_1704_1/main_1        macrocell42   5989   6864  32346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q
Path End       : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 32557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q         macrocell60      875    875  30247  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3994   4869  32557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_0\/q
Path End       : \BLDCMotor_1:Net_688\/main_1
Capture Clock  : \BLDCMotor_1:Net_688\/clock_0
Path slack     : 32584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6625
-------------------------------------   ---- 
End-of-path arrival time (ps)           6625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_0\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_0\/q  macrocell65    875    875  31647  RISE       1
\BLDCMotor_1:Net_688\/main_1   macrocell69   5750   6625  32584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_688\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 33407p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  27668  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:underflow_reg_i\/main_0    macrocell56     4203   5803  33407  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                         clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:underflow_reg_i\/clock_0  macrocell56         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:prevCompare\/q
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:prevCompare\/clock_0    macrocell72         0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:prevCompare\/q            macrocell72     875    875  33478  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_0\/main_1          macrocell17    2303   3178  33478  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:status_0\/q               macrocell17    2345   5523  33478  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_0  statusicell5   2315   7839  33478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_1\/q
Path End       : \BLDCMotor_1:Net_686\/main_0
Capture Clock  : \BLDCMotor_1:Net_686\/clock_0
Path slack     : 33614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_1\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_1\/q  macrocell64    875    875  33614  RISE       1
\BLDCMotor_1:Net_686\/main_0   macrocell68   4720   5595  33614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \BLDCMotor_1:Net_194\/main_1
Capture Clock  : \BLDCMotor_1:Net_194\/clock_0
Path slack     : 33649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1060   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   1560   2620  33649  RISE       1
\BLDCMotor_1:Net_194\/main_1                     macrocell63     2941   5561  33649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \BLDCMotor_1:PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 33653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1060   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   1560   2620  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:prevCompare1\/main_0     macrocell61     2937   5557  33653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:prevCompare1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \BLDCMotor_1:PWM:PWMUDB:status_0\/main_1
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0
Path slack     : 33667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1060   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1060  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   1560   2620  33649  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/main_1         macrocell62     2923   5543  33667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_53\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:upcnt_stored\/clock_0
Path slack     : 33672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_53\/q                                    macrocell53    875    875  22652  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:upcnt_stored\/main_0  macrocell58   4663   5538  33672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:upcnt_stored\/clock_0  macrocell58         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell7   1600   1600  26143  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:underflow_reg_i\/main_0    macrocell71     3905   5505  33705  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:underflow_reg_i\/clock_0  macrocell71         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : Net_1704_2/main_1
Capture Clock  : Net_1704_2/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q  macrocell63    875    875  32346  RISE       1
Net_1704_2/main_1        macrocell41   4618   5493  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_1
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 33717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q                     macrocell63    875    875  32346  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_1  macrocell44   4618   5493  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:last_1\/q
Path End       : \BLDCMotor_1:Net_686\/main_2
Capture Clock  : \BLDCMotor_1:Net_686\/clock_0
Path slack     : 33921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_1\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:last_1\/q  macrocell66    875    875  33921  RISE       1
\BLDCMotor_1:Net_686\/main_2    macrocell68   4413   5288  33921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : Net_1704_0/main_1
Capture Clock  : Net_1704_0/clock_0
Path slack     : 33926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q  macrocell63    875    875  32346  RISE       1
Net_1704_0/main_1        macrocell43   4409   5284  33926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_1
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 33926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q                     macrocell63    875    875  32346  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_1  macrocell46   4409   5284  33926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:last_0\/q
Path End       : \BLDCMotor_1:Net_686\/main_3
Capture Clock  : \BLDCMotor_1:Net_686\/clock_0
Path slack     : 34150p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_0\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:last_0\/q  macrocell67    875    875  34150  RISE       1
\BLDCMotor_1:Net_686\/main_3    macrocell68   4184   5059  34150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_1\/q
Path End       : \BLDCMotor_1:Net_688\/main_0
Capture Clock  : \BLDCMotor_1:Net_688\/clock_0
Path slack     : 34190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_1\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_1\/q  macrocell64    875    875  33614  RISE       1
\BLDCMotor_1:Net_688\/main_0   macrocell69   4145   5020  34190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_688\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:last_1\/q
Path End       : \BLDCMotor_1:Net_688\/main_2
Capture Clock  : \BLDCMotor_1:Net_688\/clock_0
Path slack     : 34478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_1\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:last_1\/q  macrocell66    875    875  33921  RISE       1
\BLDCMotor_1:Net_688\/main_2    macrocell69   3856   4731  34478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_688\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:now_2\/q
Path End       : \BLDCMotor_1:HallSensorHead:last_2\/main_0
Capture Clock  : \BLDCMotor_1:HallSensorHead:last_2\/clock_0
Path slack     : 34486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:now_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:now_2\/q        macrocell47    875    875  31183  RISE       1
\BLDCMotor_1:HallSensorHead:last_2\/main_0  macrocell50   3848   4723  34486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_2\/clock_0                macrocell50         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1704_2/q
Path End       : Net_1704_2/main_3
Capture Clock  : Net_1704_2/clock_0
Path slack     : 34527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1704_2/q       macrocell41    875    875  34527  RISE       1
Net_1704_2/main_3  macrocell41   3808   4683  34527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_2/clock_0                                         macrocell41         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1704_0/q
Path End       : Net_1704_0/main_3
Capture Clock  : Net_1704_0/clock_0
Path slack     : 34580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1704_0/q       macrocell43    875    875  34580  RISE       1
Net_1704_0/main_3  macrocell43   3755   4630  34580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_0/clock_0                                         macrocell43         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Divider:resets_mask_2\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_2\/main_3
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_2\/clock_0
Path slack     : 34691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Divider:resets_mask_2\/q       macrocell44    875    875  34691  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/main_3  macrocell44   3644   4519  34691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_2\/clock_0                macrocell44         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:last_0\/q
Path End       : \BLDCMotor_1:Net_688\/main_3
Capture Clock  : \BLDCMotor_1:Net_688\/clock_0
Path slack     : 34702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_0\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:last_0\/q  macrocell67    875    875  34150  RISE       1
\BLDCMotor_1:Net_688\/main_3    macrocell69   3632   4507  34702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_688\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q
Path End       : \BLDCMotor_1:Net_194\/main_0
Capture Clock  : \BLDCMotor_1:Net_194\/clock_0
Path slack     : 34728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0            macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/q  macrocell60    875    875  30247  RISE       1
\BLDCMotor_1:Net_194\/main_0               macrocell63   3607   4482  34728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_686\/q
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_stored\/main_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_stored\/clock_0
Path slack     : 34763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_686\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_686\/q                                  macrocell68    875    875  27384  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_stored\/main_0  macrocell73   3572   4447  34763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:upcnt_stored\/clock_0   macrocell73         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1704_1/q
Path End       : Net_1704_1/main_3
Capture Clock  : Net_1704_1/clock_0
Path slack     : 34856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_1704_1/q       macrocell42    875    875  34856  RISE       1
Net_1704_1/main_3  macrocell42   3479   4354  34856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1704_1/clock_0                                         macrocell42         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell4       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   1600   1600  27668  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4779   6379  34937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:sSTSReg:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 35255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIEncoder:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell7   1600   1600  26143  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5    4461   6061  35255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:sSTSReg:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_688\/q
Path End       : \BLDCMotor_1:QEIEncoder:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \BLDCMotor_1:QEIEncoder:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 35437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_688\/clock_0                              macrocell69         0      0  RISE       1

Data path
pin name                                                  model name   delay     AT  slack  edge  Fanout
--------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_688\/q                                   macrocell69    875    875  28988  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:dwncnt_stored\/main_0  macrocell74   2897   3772  35437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIEncoder:CounterUDB:dwncnt_stored\/clock_0  macrocell74         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_0\/q
Path End       : \BLDCMotor_1:Net_54\/main_5
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_0\/q  macrocell52    875    875  35717  RISE       1
\BLDCMotor_1:Net_54\/main_5            macrocell54   2617   3492  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_0\/q
Path End       : \BLDCMotor_1:Net_53\/main_5
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 35723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_0\/q  macrocell52    875    875  35717  RISE       1
\BLDCMotor_1:Net_53\/main_5            macrocell53   2611   3486  35723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_1\/q
Path End       : \BLDCMotor_1:Net_54\/main_4
Capture Clock  : \BLDCMotor_1:Net_54\/clock_0
Path slack     : 35737p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_1\/q  macrocell51    875    875  35737  RISE       1
\BLDCMotor_1:Net_54\/main_4            macrocell54   2598   3473  35737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:HallSensorHead:last_1\/q
Path End       : \BLDCMotor_1:Net_53\/main_4
Capture Clock  : \BLDCMotor_1:Net_53\/clock_0
Path slack     : 35738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallSensorHead:last_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:HallSensorHead:last_1\/q  macrocell51    875    875  35737  RISE       1
\BLDCMotor_1:Net_53\/main_4            macrocell53   2597   3472  35738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_53\/clock_0                               macrocell53         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Divider:resets_mask_1\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_3
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 35742p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Divider:resets_mask_1\/q       macrocell45    875    875  35742  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_3  macrocell45   2593   3468  35742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_194\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_1\/main_1
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_1\/clock_0
Path slack     : 35749p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_194\/clock_0                              macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_194\/q                     macrocell63    875    875  32346  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/main_1  macrocell45   2586   3461  35749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Net_54\/q
Path End       : \BLDCMotor_1:HallEncoder:CounterUDB:dwncnt_stored\/main_0
Capture Clock  : \BLDCMotor_1:HallEncoder:CounterUDB:dwncnt_stored\/clock_0
Path slack     : 35753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3457
-------------------------------------   ---- 
End-of-path arrival time (ps)           3457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Net_54\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Net_54\/q                                     macrocell54    875    875  24185  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:dwncnt_stored\/main_0  macrocell59   2582   3457  35753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\BLDCMotor_1:HallEncoder:CounterUDB:dwncnt_stored\/clock_0  macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:QEIHead:now_1\/q
Path End       : \BLDCMotor_1:QEIHead:last_1\/main_0
Capture Clock  : \BLDCMotor_1:QEIHead:last_1\/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:now_1\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:QEIHead:now_1\/q        macrocell64    875    875  33614  RISE       1
\BLDCMotor_1:QEIHead:last_1\/main_0  macrocell66   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:QEIHead:last_1\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 36037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk1:ctrlreg\/clock             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  36037  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/main_0      macrocell60    2326   3173  36037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:runmode_enable\/clock_0            macrocell60         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:prevCompare1\/q
Path End       : \BLDCMotor_1:PWM:PWMUDB:status_0\/main_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0
Path slack     : 36037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:prevCompare1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:prevCompare1\/q   macrocell61    875    875  36037  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/main_0  macrocell62   2298   3173  36037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0                  macrocell62         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:Divider:resets_mask_0\/q
Path End       : \BLDCMotor_1:Divider:resets_mask_0\/main_3
Capture Clock  : \BLDCMotor_1:Divider:resets_mask_0\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\BLDCMotor_1:Divider:resets_mask_0\/q       macrocell46    875    875  36041  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/main_3  macrocell46   2293   3168  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:Divider:resets_mask_0\/clock_0                macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BLDCMotor_1:PWM:PWMUDB:status_0\/q
Path End       : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37532p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (BLDCClock:R#1 vs. BLDCClock:R#2)   41667
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:status_0\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\BLDCMotor_1:PWM:PWMUDB:status_0\/q               macrocell62     875    875  37532  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2909   3784  37532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\BLDCMotor_1:PWM:PWMUDB:genblk8:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13009060p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4330
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023448

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14387
-------------------------------------   ----- 
End-of-path arrival time (ps)           14387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell27      875    875  13009060  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      8244   9119  13009060  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      2345  11464  13009060  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2923  14387  13009060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13009533p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -350
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027428

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17894
-------------------------------------   ----- 
End-of-path arrival time (ps)           17894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q        macrocell27     875    875  13009060  RISE       1
\UART:BUART:tx_status_0\/main_1  macrocell3     7801   8676  13009533  RISE       1
\UART:BUART:tx_status_0\/q       macrocell3     2345  11021  13009533  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   6874  17894  13009533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13011502p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -3760
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13024018

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12516
-------------------------------------   ----- 
End-of-path arrival time (ps)           12516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell5    6430   7305  13011502  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    2345   9650  13011502  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2866  12516  13011502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13013555p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell35      875    875  13013555  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   9138  10013  13013555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13014625p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -350
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027428

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12803
-------------------------------------   ----- 
End-of-path arrival time (ps)           12803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  13014625  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      3582   6092  13014625  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      2345   8437  13014625  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    4366  12803  13014625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13014781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35    875    875  13013555  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell31   9665  10540  13014781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13014781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35    875    875  13013555  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell34   9665  10540  13014781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13014781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35    875    875  13013555  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell39   9665  10540  13014781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13014786p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10535
-------------------------------------   ----- 
End-of-path arrival time (ps)           10535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell35    875    875  13013555  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell32   9660  10535  13014786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13014786p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10535
-------------------------------------   ----- 
End-of-path arrival time (ps)           10535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell35    875    875  13013555  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell33   9660  10535  13014786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13014902p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell27      875    875  13009060  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7791   8666  13014902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13015330p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9991
-------------------------------------   ---- 
End-of-path arrival time (ps)           9991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13011906  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell27     7481   9991  13015330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13015655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell27    875    875  13009060  RISE       1
\UART:BUART:txn\/main_2    macrocell25   8791   9666  13015655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13015655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9666
-------------------------------------   ---- 
End-of-path arrival time (ps)           9666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27    875    875  13009060  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell26   8791   9666  13015655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13016115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13010718  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7323   7453  13016115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016226p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26    875    875  13012554  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell27   8219   9094  13016226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13016342p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell31      875    875  13011502  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6350   7225  13016342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13016645p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27    875    875  13009060  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell28   7801   8676  13016645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13016645p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell27    875    875  13009060  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell29   7801   8676  13016645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8497
-------------------------------------   ---- 
End-of-path arrival time (ps)           8497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28    875    875  13013196  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell27   7622   8497  13016823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13016832p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8489
-------------------------------------   ---- 
End-of-path arrival time (ps)           8489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29    875    875  13016832  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell27   7614   8489  13016832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13017266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell31   7180   8055  13017266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13017266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell34   7180   8055  13017266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13017266p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell39   7180   8055  13017266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13017274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell32   7172   8047  13017274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13017274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell33   7172   8047  13017274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13017274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell31    875    875  13011502  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell36   7172   8047  13017274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13017975p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13010718  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell26     7216   7346  13017975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13018568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13010718  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell28     6623   6753  13018568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13018568p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13010718  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell29     6623   6753  13018568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13018679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell26      875    875  13012554  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4014   4889  13018679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13018907p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13010718  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell27     6284   6414  13018907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13019534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -4210
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13023568

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell30      875    875  13013878  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3159   4034  13019534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13019676p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26    875    875  13012554  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell28   4770   5645  13019676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13019676p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell26    875    875  13012554  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell29   4770   5645  13019676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13019945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5376
-------------------------------------   ---- 
End-of-path arrival time (ps)           5376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  13019945  RISE       1
\UART:BUART:txn\/main_3                macrocell25     2316   5376  13019945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell29    875    875  13016832  RISE       1
\UART:BUART:txn\/main_6   macrocell25   4227   5102  13020219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020219p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29    875    875  13016832  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell26   4227   5102  13020219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28    875    875  13013196  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell28   4138   5013  13020307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13020307p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell28    875    875  13013196  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell29   4138   5013  13020307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020329p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q      macrocell38    875    875  13015788  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell31   4116   4991  13020329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13020329p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38    875    875  13015788  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell39   4116   4991  13020329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13020339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell37    875    875  13015799  RISE       1
\UART:BUART:rx_state_0\/main_7  macrocell31   4107   4982  13020339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13020339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell37    875    875  13015799  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell39   4107   4982  13020339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020375p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13020375  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell35   3586   4946  13020375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020375p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13020375  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell37   3586   4946  13020375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13020375p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13020375  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell38   3586   4946  13020375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13020376  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell35   3585   4945  13020376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13020376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13020376  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell37   3585   4945  13020376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13020376p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13020376  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell38   3585   4945  13020376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13020393p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13020393  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell35   3568   4928  13020393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell26    875    875  13012554  RISE       1
\UART:BUART:txn\/main_1    macrocell25   4006   4881  13020440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell26    875    875  13012554  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell26   4006   4881  13020440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13020698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell28    875    875  13013196  RISE       1
\UART:BUART:txn\/main_4    macrocell25   3748   4623  13020698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13020698p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28    875    875  13013196  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell26   3748   4623  13020698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020757p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13020757  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell28     4434   4564  13020757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13020801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell40    875    875  13020801  RISE       1
\UART:BUART:rx_state_2\/main_7  macrocell34   3645   4520  13020801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13020870p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell29    875    875  13016832  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell28   3576   4451  13020870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13020964p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell27    875    875  13009060  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell27   3482   4357  13020964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13021224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13021224  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell31   2737   4097  13021224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13021224p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13021224  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell34   2737   4097  13021224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13021234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13021224  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell32   2727   4087  13021234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13021234p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13021224  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell33   2727   4087  13021234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13021259p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13021259  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell31   2702   4062  13021259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13021259p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13021259  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell34   2702   4062  13021259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13021261p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13021259  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell32   2700   4060  13021261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13021261p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13021259  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell33   2700   4060  13021261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13021309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell31   3137   4012  13021309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13021309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell34   3137   4012  13021309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13021309p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell39   3137   4012  13021309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13021313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13020757  RISE       1
\UART:BUART:txn\/main_5                      macrocell25     3878   4008  13021313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13021313p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13020757  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell26     3878   4008  13021313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13021318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell32   3128   4003  13021318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13021318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell33   3128   4003  13021318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13021318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell30    875    875  13013878  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell36   3128   4003  13021318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13021738p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell32   2708   3583  13021738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13021738p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell33   2708   3583  13021738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13021738p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell36   2708   3583  13021738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13021743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell31   2702   3577  13021743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13021743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell34   2702   3577  13021743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13021743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell33    875    875  13014307  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell39   2702   3577  13021743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13021746p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell31   2700   3575  13021746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13021746p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell34   2700   3575  13021746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13021746p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell39   2700   3575  13021746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13021764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell32   2682   3557  13021764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13021764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell33   2682   3557  13021764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13021764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell34    875    875  13014337  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell36   2682   3557  13021764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13022140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38    875    875  13015788  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell37   2306   3181  13022140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 13022140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell38    875    875  13015788  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell38   2306   3181  13022140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13022140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell25    875    875  13022140  RISE       1
\UART:BUART:txn\/main_0  macrocell25   2305   3180  13022140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 13022146p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2457
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell37    875    875  13015799  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell37   2300   3175  13022146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13022171p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                  -2190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13025588

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3417
-------------------------------------   ---- 
End-of-path arrival time (ps)           3417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell32      875    875  13015805  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2542   3417  13022171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13023681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13027778
- Setup time                                                   -350
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13027428

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell39     875    875  13023681  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2872   3747  13023681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

