;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV 300, @11
	SUB 200, 60
	MOV 240, 6
	SLT 30, 9
	MOV @121, 106
	MOV 30, 9
	CMP -1, <-26
	SUB @0, 0
	SUB @0, 0
	SUB 100, -100
	MOV 300, @11
	SUB @0, @2
	MOV @121, 106
	CMP @121, 103
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP 12, @10
	SUB 200, 60
	SUB @0, 0
	SUB @0, 90
	MOV 210, 60
	CMP -1, <-26
	SUB 200, 60
	SUB 200, 60
	SUB 200, 60
	SUB 200, 60
	JMZ 0, #2
	CMP -1, <-26
	SUB @0, @2
	SLT #10, -6
	CMP 12, @10
	CMP 12, @10
	CMP 12, @10
	SUB @0, @2
	CMP 12, @10
	DAT #210, #62
	CMP -207, <-120
	SPL 0, -202
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	DJN -1, @-20
	MOV 300, @11
	SPL 0, -202
	CMP -207, <-120
	MOV 300, @11
