verilog work "netgen/par/SPI_slave_timesim.v"
