verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/TempReg.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/pcAdd.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/IR.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InstructionCut.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/InsMEM.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DataMEM.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/MultiCycleCPU.v"
verilog xil_defaultlib  "F:/Vivado/MultiCycleCPU/MultiCycleCPU.srcs/sim_1/new/TestOfMultiCycleCPU.v"
verilog xil_defaultlib "D:/Vivado/Vivado/Vivado/2014.2/data/verilog/src/glbl.v"
