Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Jan 27 16:15:52 2019
| Host         : BAKYTZHAN-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sd_fat32_controller_wrapper_control_sets_placed.rpt
| Design       : sd_fat32_controller_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   431 |
| Minimum Number of register sites lost to control set restrictions |  1237 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2112 |          741 |
| No           | No                    | Yes                    |             483 |          140 |
| No           | Yes                   | No                     |            1182 |          453 |
| Yes          | No                    | No                     |            2496 |          690 |
| Yes          | No                    | Yes                    |             202 |           46 |
| Yes          | Yes                   | No                     |            2336 |          748 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                               |                                                                                                                                           Enable Signal                                                                                                                                          |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                      |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/two_dec_min_limit_reg[1][0]                                                                                                                                |                1 |              1 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                                                       |                1 |              1 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                      |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/two_dec_min_limit_reg[1][0]                                                                                                                                |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                   |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/periodic_rd_generation.periodic_rd_request_r_reg                                                                                                           |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                                            |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                      |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
| ~sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                                   |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                   |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                      |                1 |              1 |
| ~sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                     | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                    |                1 |              1 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                      |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                        | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                              |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                              |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0                               |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0                              |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                 |                1 |              2 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0                               |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0                              |                1 |              2 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              2 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                3 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              3 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                 |                1 |              3 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0                               |                1 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                              |                1 |              3 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                               | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                   |                1 |              3 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                        | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                               |                1 |              3 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                        | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                               |                2 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0                               |                1 |              3 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg[0]                                                                                                                                |                1 |              3 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/rst_mig_7series_0_75M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[0]_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                3 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                            |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/q_has_priority_r_reg_0                                                                             |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                               | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                                         | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                          |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                   |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                                 | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/q_has_priority_r_reg_0                                                                             |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/q_has_priority_r_reg_0                                                                             |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r_reg_0                                                                               |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]                    | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0]                                 |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                      | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                2 |              4 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                               | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                         |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                |                4 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                1 |              4 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                          | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                         |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                         | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_1_out                                                                                                                                                                       | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                      | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[11][0]                                                                                                                    |                2 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                 | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                1 |              4 |
| ~sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                         |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/E[0]                                                                    | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                3 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                              | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                       |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                            |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                             |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                            |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                  |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                                | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                         |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]_i_1_n_0                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg[0]                                                                                                                                |                3 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r1540_out                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                      |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                               |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                 |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                                |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                                |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                                |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                                                |                2 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                                            |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                              | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                1 |              4 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/data_buf_address_counter.data_buf_addr_cnt_r_reg[3][0]                                                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                1 |              4 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[0]                                                                                                                                       |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                            | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                          |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                          |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                         |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                          |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                   |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                        |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                             |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[15]                                                                                                                                                                       | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                         |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                          | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                            |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                 |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                          |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                3 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                          |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                      |                2 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                            | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                    |                3 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                2 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                            | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                1 |              5 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out3                                                           |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |                4 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                         |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                |                1 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                      |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                2 |              5 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1_n_0                                   |                                                                                                                                                                                                                                                                |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                        |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                      |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                3 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/periodic_rd_generation.periodic_rd_request_r_reg                                                                                                           |                3 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/periodic_rd_generation.periodic_rd_request_r_reg                                                                                                           |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                     | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                            |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                            |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/second_edge_taps_r[5]_i_1_n_0                                                                                          |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                    |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                         | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                4 |              6 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              6 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                              |                3 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                       | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                           |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                        |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/cnt_read_reg[0][0]     | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                2 |              6 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                |                2 |              6 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |                2 |              6 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                       | sd_fat32_controller_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                              |                2 |              6 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                |                3 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/rst_mig_7series_0_75M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | sd_fat32_controller_i/rst_mig_7series_0_75M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                                |                5 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                1 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/first_edge_taps_r[5]_i_1_n_0                                                                                           |                2 |              6 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                3 |              6 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                |                3 |              6 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                2 |              7 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                    |                2 |              7 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                2 |              7 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                          |                2 |              7 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg[0]                                                                                                                                |                7 |              7 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[103][0]                                        | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[111][0]                                        | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[119][0]                                        | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[127][0]                                        | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                   |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                       |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                 | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                4 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                4 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                4 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/int_addr_reg[3][0]                                                                                                                                     | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                5 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                                                          |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                     |                                                                                                                                                                                                                                                                |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                                                         |                2 |              8 |
| ~sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                                        |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                                       | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[95][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                 | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                              | sd_fat32_controller_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                        | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_UPDATE                                                          | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                        |                                                                                                                                                                                                                                                                |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_28_out                                                                                                                                                         | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]                                                                |                                                                                                                                                                                                                                                                |                7 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                          |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                          |                3 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                          |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_30_out                                                                                                                                                         | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                3 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                          |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                          |                2 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                          |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                             | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                                                         |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                                                          |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                |                3 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[71][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[79][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                             | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                2 |              8 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[87][0]                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                         |                1 |              8 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt_reg[0]_0[0]                                                                                             |                2 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                      |                2 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                          |                4 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                            |                3 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                |                4 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                      | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                4 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                      | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                5 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                5 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                   |                2 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                       | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                6 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                            |                3 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg_0                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                6 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                4 |              9 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1_n_0                                                                                             | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |                3 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                          |                3 |              9 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[0]                                                                                                                                       |                5 |             10 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                                            |                6 |             10 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |             10 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                |                4 |             11 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                       | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                3 |             11 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out3                                                           | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                         | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                         |                3 |             11 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                               | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                5 |             11 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |                4 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                   | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                5 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                   | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                  |                3 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                   |                2 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                                            |                4 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                     |                3 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                   |                3 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out3                                                           | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                       | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                |                5 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                  |                4 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                              | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                 |                3 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                |               12 |             12 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                 |                3 |             12 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                5 |             13 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/mcGo_r_reg[15]                                                                                                                                             |                5 |             13 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |                5 |             14 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out3                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                             |                3 |             15 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out3                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                |                3 |             15 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/periodic_rd_generation.periodic_rd_request_r_reg                                                                                                           |                8 |             16 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                4 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                |                2 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15]          |                4 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                4 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                      |                                                                                                                                                                                                                                                                |                2 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                      | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                3 |             16 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                2 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                7 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                3 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                            |                3 |             16 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                      |                7 |             16 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               11 |             17 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0                                      |                7 |             19 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_gpio_sdcs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                     |                6 |             19 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_38                                                                                                                                                                 | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                8 |             19 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                                                          |                3 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                   |                5 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                                                          |                4 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                                                         |                4 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                  |                3 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                     |                3 |             20 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                   |                4 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                          |                                                                                                                                                                                                                                                                |                6 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             20 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                                                         |                4 |             20 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                  |                3 |             20 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                                                         |                3 |             20 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                    | sd_fat32_controller_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                6 |             22 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                       |                6 |             23 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                               | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |               14 |             23 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[11][0]                                                                                                                                                      |                                                                                                                                                                                                                                                                |                8 |             23 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                      | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/mcGo_r_reg[15]                                                                                                                                             |               10 |             23 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[1]                                                                                                                                       |                9 |             23 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                             | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                7 |             23 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                  |                8 |             24 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                                            |                9 |             24 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0]                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                8 |             24 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                        | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                7 |             24 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/out[3]                                                                                                 |               14 |             25 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                    |               12 |             25 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                |                8 |             26 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                |                6 |             26 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                |                8 |             26 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                |                8 |             26 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                8 |             27 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                                            |               12 |             27 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                   |               11 |             28 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                                                                                            |                                                                                                                                                                                                                                                                |               12 |             30 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                      |               19 |             30 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                         | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                8 |             31 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_AXI.M_AXI_ARLEN_reg[0]                                                                                                     | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               12 |             31 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |               12 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                          | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               14 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[0][0]                                                                                                                                                       | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |                5 |             32 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                |                                                                                                                                                                                                                                                                |               11 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                            |                7 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_38                                                                                                                                                                 | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/WB_MEM_Result_reg[31][0]                                                                                                                                                                     |                8 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_38                                                                                                                                                                 |                                                                                                                                                                                                                                                                |                7 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               10 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               12 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Write_Data_Valid                                                        |                                                                                                                                                                                                                                                                |                4 |             32 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7][0]                                                                                                                                    | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                             |               15 |             32 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cal2_if_reset_reg[0]                                                                                                                                       |               15 |             32 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/pi_calib_rank_done_r_reg[0]                                                                                                                                |               17 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                              | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               13 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                                                        |               12 |             32 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             33 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                  |                                                                                                                                                                                                                                                                |                9 |             33 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1__0_n_0                                                                                 |                                                                                                                                                                                                                                                                |                9 |             33 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_1_n_0                                                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               10 |             34 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_1__0_n_0                                                                        | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               10 |             34 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[34]                                                                                | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               10 |             34 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/cnt_pwron_r_reg[0][0]                                                                                                                                      |                7 |             34 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[61][0]                                                         |                                                                                                                                                                                                                                                                |                7 |             37 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                              |                                                                                                                                                                                                                                                                |                6 |             37 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               19 |             38 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[61][0]                                                          |                                                                                                                                                                                                                                                                |                9 |             38 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                               |                                                                                                                                                                                                                                                                |                6 |             38 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |                9 |             40 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                |                6 |             41 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               15 |             44 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                |               11 |             44 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/one_inc_max_limit_reg[11][0]                                                                                                                               |               13 |             45 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/two_dec_min_limit_reg[1][0]                                                                                                                                |               14 |             45 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/device_temp_101_reg[11][0]                                                                                                                                 |               14 |             45 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            | sd_fat32_controller_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |               15 |             46 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                |               12 |             46 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                  |               13 |             50 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0]_0                                                                                |                                                                                                                                                                                                                                                                |               19 |             64 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]                    |                                                                                                                                                                                                                                                                |                8 |             64 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                   |                                                                                                                                                                                                                                                                |               13 |             64 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/store_sr_r0                                                                                                                                              |                                                                                                                                                                                                                                                                |               12 |             64 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                              |                                                                                                                                                                                                                                                                |               10 |             75 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/PmodSD_0/inst/axi_quad_spi_sd/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               16 |             80 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                |               10 |             80 |
|  sd_fat32_controller_i/mdm_1/U0/Ext_JTAG_DRCK                                                            |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |               27 |             86 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                |               11 |             88 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                |               11 |             88 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                |               12 |             96 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                |               12 |             96 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               34 |             96 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                |               14 |            112 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                |               14 |            112 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                |               14 |            112 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                         |                                                                                                                                                                                                                                                                |               27 |            116 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[30]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               16 |            128 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[127]_0[0]                                                                                                       | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               32 |            128 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[127][0]                                                                                                         | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                       |               32 |            128 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                |               29 |            129 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[130]_0                                                                                              |                                                                                                                                                                                                                                                                |               34 |            129 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                |               29 |            129 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                    |                                                                                                                                                                                                                                                                |               33 |            129 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[130]_0                                                                                              |                                                                                                                                                                                                                                                                |               34 |            129 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                |               40 |            130 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                |               38 |            130 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                               |                                                                                                                                                                                                                                                                |               32 |            130 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[131][0]                                                         |                                                                                                                                                                                                                                                                |               31 |            130 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                              |                                                                                                                                                                                                                                                                |               35 |            144 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[144][0]                                                        |                                                                                                                                                                                                                                                                |               34 |            144 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                                    |                                                                                                                                                                                                                                                                |               69 |            144 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                |               22 |            176 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK | sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                                                |               24 |            192 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/axi_mem_intercon/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                |               25 |            200 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                   | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |               50 |            221 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |              117 |            241 |
|  sd_fat32_controller_i/clk_wiz_0/inst/clk_out1                                                           |                                                                                                                                                                                                                                                                                                  | sd_fat32_controller_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                      |              114 |            271 |
|  sd_fat32_controller_i/mig_7series_0/u_sd_fat32_controller_mig_7series_0_1_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                |              609 |           1826 |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


