<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST_clkctrl_altclkctrl_0.vhd"
   type="VHDL"
   library="altclkctrl_0" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST_clkctrl.vhd"
   type="VHDL"
   library="clkctrl" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/d_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/sr_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/t_flipflop.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/reg.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/reg_negedge.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/mux_4to1.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/mux_2to1.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/counter_11bit_updown.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/adder_22bit_1pipe.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/dll_90.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/CA_builder.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/CA_unpacker.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/comparator_Nbit.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/DDR_to_SDR_converter.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/counter_Nbit.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/conf_builder.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/decoder_2bit.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/SDR_to_DDR_converter.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/tristate_buffer.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/timer_14bit.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer_EU.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer_CU.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/synchronizer.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_TEST_EU.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_CU.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_mainconv_TEST.vhd"
   type="VHDL"
   library="avs_hram_mainconv_TEST" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_inst_reset_n_bfm" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_inst_clk_bfm" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/submodules/avs_hram_converter_TEST.vhd"
   type="VHDL"
   library="avs_hram_converter_TEST_inst" />
 <file
   path="avs_hram_converter_TEST/testbench/avs_hram_converter_TEST_tb/simulation/avs_hram_converter_TEST_tb.vhd"
   type="VHDL" />
 <topLevel name="avs_hram_converter_TEST_tb" />
 <deviceFamily name="cyclone10lp" />
</simPackage>
