# v++ HLS Configuration File for AXI HLS Wrapper
# Target: PYNQ-Z2 (xc7z020clg400-1)

[hls]
# Top function (correct format for v++)
syn.top=axi_hls_wrapper

# Clock period (ns) - 100 MHz = 10ns
clock=10ns

# Source files with include path
syn.file=/home/jwlee/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/src/axi_hls_wrapper.cpp
syn.file_cflags=/home/jwlee/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/src/axi_hls_wrapper.cpp,-I/home/jwlee/workspace/Event-Driven-Spiking-Neural-Network-Accelerator-for-FPGA/hardware/hls/include

# Flow target  
flow_target=vivado

# Export settings
package.output.format=ip_catalog
package.output.syn=true
