
C:\Users\24073\Desktop\temp_hw\project_1\turnstile\solution1\sim\verilog>set PATH= 

C:\Users\24073\Desktop\temp_hw\project_1\turnstile\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_turnstile_top glbl -Oenable_linking_all_libraries  -prj turnstile.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s turnstile -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_turnstile_top glbl -Oenable_linking_all_libraries -prj turnstile.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s turnstile -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/sim/verilog/turnstile.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_turnstile_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/sim/verilog/turnstile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turnstile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.turnstile
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_turnstile_top
Compiling module work.glbl
Built simulation snapshot turnstile

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/turnstile/xsim_script.tcl
# xsim {turnstile} -view {{turnstile_dataflow_ana.wcfg}} -tclbatch {turnstile.tcl} -protoinst {turnstile.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file turnstile.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_turnstile_top/AESL_inst_turnstile//AESL_inst_turnstile_activity
Time resolution is 1 ps
open_wave_config turnstile_dataflow_ana.wcfg
source turnstile.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_turnstile_top/AESL_inst_turnstile/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/brush_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/brush_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/brush -into $return_group -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/pass_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/pass_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/pass -into $return_group -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/lock_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/lock_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/lock -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_start -into $blocksiggroup
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_done -into $blocksiggroup
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_idle -into $blocksiggroup
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_turnstile_top/AESL_inst_turnstile/ap_clk -into $clockgroup
## save_wave_config turnstile.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "145000"
// RTL Simulation : 2 / 2 [n/a] @ "155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "C:/Users/24073/Desktop/temp_hw/project_1/turnstile/solution1/sim/verilog/turnstile.autotb.v" Line 202
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 19 18:09:09 2022...
