Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 18:45:16 2017
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file BakkArbeit_Blockdesign_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx BakkArbeit_Blockdesign_wrapper_timing_summary_routed.rpx
| Design       : BakkArbeit_Blockdesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   3845.546        0.000                      0                    1        0.655        0.000                      0                    1     1952.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)           Period(ns)      Frequency(MHz)
-----       ------------           ----------      --------------
clk_fpga_0  {0.000 1953.000}       3906.000        0.256           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       3845.546        0.000                      0                    1        0.655        0.000                      0                    1     1952.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack     3845.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     1952.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3845.546ns  (required time - arrival time)
  Source:                 BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@1953.000ns period=3906.000ns})
  Destination:            BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@1953.000ns period=3906.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3906.000ns  (clk_fpga_0 rise@3906.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.642ns (33.077%)  route 1.299ns (66.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 3908.824 - 3906.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      58.590ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    117.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BakkArbeit_Blockdesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.821     3.115    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/clk
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.518     3.633 f  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/Q
                         net (fo=2, routed)           1.299     4.932    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.124     5.056 r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_i_1/O
                         net (fo=1, routed)           0.000     5.056    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/p_0_in
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3906.000  3906.000 r  
    PS7_X0Y0             PS7                          0.000  3906.000 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  3907.088    BakkArbeit_Blockdesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  3907.179 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.645  3908.825    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/clk
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
                         clock pessimism              0.291  3909.115    
                         clock uncertainty          -58.590  3850.525    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.077  3850.602    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg
  -------------------------------------------------------------------
                         required time                       3850.602    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                               3845.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@1953.000ns period=3906.000ns})
  Destination:            BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@1953.000ns period=3906.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.970%)  route 0.566ns (73.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BakkArbeit_Blockdesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.615     0.951    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/clk
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.164     1.115 f  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/Q
                         net (fo=2, routed)           0.566     1.680    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.045     1.725 r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_i_1/O
                         net (fo=1, routed)           0.000     1.725    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/p_0_in
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BakkArbeit_Blockdesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BakkArbeit_Blockdesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.882     1.248    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/clk
    SLICE_X0Y27          FDRE                                         r  BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
                         clock pessimism             -0.297     0.951    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.120     1.071    BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.655    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 1953.000 }
Period(ns):         3906.000
Sources:            { BakkArbeit_Blockdesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3906.000    3903.845   BUFGCTRL_X0Y16  BakkArbeit_Blockdesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1953.000    1952.500   SLICE_X0Y27     BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1953.000    1952.500   SLICE_X0Y27     BakkArbeit_Blockdesign_i/UART_datagenerator_0/inst/out_single_reg/C



