module module_0 (
    output logic [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    input logic id_4,
    id_5,
    input id_6,
    input [id_5 : id_1] id_7,
    input id_8
);
  logic id_9;
  id_10 id_11 (
      .id_5(id_4),
      .id_8(id_1),
      .id_9(id_8)
  );
  logic id_12;
endmodule
