-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity ldpcDec_updateSrcMinfo_pidx_src_V_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 9; 
             AddressWidth     : integer := 9; 
             AddressRange    : integer := 286
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          address1      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1       : in std_logic; 
          q1         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of ldpcDec_updateSrcMinfo_pidx_src_V_ROM_AUTO_1R is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "000111000", 1 => "010000010", 2 => "001000110", 3 => "001011001", 
    4 => "010011000", 5 => "000011100", 6 => "000110000", 7 => "000010011", 
    8 => "001011010", 9 => "010010100", 10 => "010001100", 11 => "000011100", 
    12 => "010001000", 13 => "010001010", 14 => "001011101", 15 => "010011111", 
    16 => "010011011", 17 => "000111111", 18 => "010000101", 19 => "001000000", 
    20 => "001010000", 21 => "010011001", 22 => "010010011", 23 => "001010001", 
    24 => "000101101", 25 => "000100001", 26 => "010011101", 27 => "001001100", 
    28 => "001101001", 29 => "001110001", 30 => "001101111", 31 => "000110111", 
    32 => "010010100", 33 => "000010101", 34 => "000100101", 35 => "001101100", 
    36 => "001110110", 37 => "001011001", 38 => "001010000", 39 => "000011011", 
    40 => "000011100", 41 => "000001001", 42 => "001101001", 43 => "000101001", 
    44 => "001111011", 45 => "000111111", 46 => "001111100", 47 => "000100111", 
    48 => "000010010", 49 => "000110111", 50 => "001001011", 51 => "010000101", 
    52 => "001101110", 53 => "000001010", 54 => "001100111", 55 => "001001111", 
    56 => "000000010", 57 => "000001101", 58 => "000110111", 59 => "001101111", 
    60 => "001001101", 61 => "000101001", 62 => "000000010", 63 => "000111101", 
    64 => "010000100", 65 => "000000100", 66 => "000101010", 67 => "000000010", 
    68 => "000001010", 69 => "010001111", 70 => "001111100", 71 => "001111101", 
    72 => "000011011", 73 => "000000101", 74 => "010010101", 75 => "010010010", 
    76 => "010000110", 77 => "001100101", 78 => "001101101", 79 => "000100110", 
    80 => "000110111", 81 => "001010110", 82 => "010010011", 83 => "000111111", 
    84 => "000010100", 85 => "001010110", 86 => "001111011", 87 => "001011110", 
    88 => "000100101", 89 => "001011101", 90 => "001011000", 91 => "000101111", 
    92 => "001000001", 93 => "001100111", 94 => "000000111", 95 => "001011100", 
    96 => "001110000", 97 => "000001111", 98 => "000110010", 99 => "000011001", 
    100 => "000101101", 101 => "001000001", 102 => "001000101", 103 => "001000001", 
    104 => "000010101", 105 => "001101110", 106 => "001001110", 107 => "010011001", 
    108 => "001000001", 109 => "001011001", 110 => "001000010", 111 => "000011101", 
    112 => "010010111", 113 => "000001101", 114 => "010010100", 115 => "001000100", 
    116 => "001101010", 117 => "001111100", 118 => "001110111", 119 => "001001010", 
    120 => "001011111", 121 => "000101010", 122 => "001101110", 123 => "000000001", 
    124 => "010010001", 125 => "010010010", 126 => "010000011", 127 => "001000010", 
    128 => "000010101", 129 => "000110100", 130 => "001010011", 131 => "001101101", 
    132 => "010000110", 133 => "000100000", 134 => "000010111", 135 => "000011101", 
    136 => "010000010", 137 => "010001110", 138 => "010000100", 139 => "001110100", 
    140 => "001010001", 141 => "010011010", 142 => "001110000", 143 => "010011001", 
    144 => "001111110", 145 => "000100000", 146 => "001111000", 147 => "001111011", 
    148 => "000100110", 149 => "010001001", 150 => "001000010", 151 => "010001111", 
    152 => "001111101", 153 => "000110100", 154 => "000111100", 155 => "010001100", 
    156 => "010001110", 157 => "000101110", 158 => "000010001", 159 => "001011111", 
    160 => "001100110", 161 => "001000110", 162 => "001101110", 163 => "000111011", 
    164 => "001101010", 165 => "010011001", 166 => "010001011", 167 => "000111011", 
    168 => "001011011", 169 => "000000000", 170 => "010011000", 171 => "001111010", 
    172 => "001110010", 173 => "001000101", 174 => "000110000", 175 => "001100111", 
    176 => "010011101", 177 => "001100110", 178 => "001000011", 179 => "000011110", 
    180 => "001111011", 181 => "001110111", 182 => "000100110", 183 => "001111101", 
    184 => "001100101", 185 => "010001111", 186 => "001100010", 187 => "000101010", 
    188 => "001011100", 189 => "001111111", 190 => "000111010", 191 => "000100001", 
    192 => "000000100", 193 => "001111110", 194 => "010000101", 195 => "000101000", 
    196 => "001100110", 197 => "000010101", 198 => "001000101", 199 => "000000111", 
    200 => "001100011", 201 => "001100111", 202 => "010011001", 203 => "001011000", 
    204 => "001001110", 205 => "000010101", 206 => "001011000", 207 => "000000100", 
    208 => "000011100", 209 => "001010010", 210 => "001111001", 211 => "010000110", 
    212 => "010011111", 213 => "010001110", 214 => "000100101", 215 => "000001100", 
    216 => "010001110", 217 => "000110101", 218 => "001100000", 219 => "001000001", 
    220 => "001011110", 221 => "000001111", 222 => "000111111", 223 => "000000011", 
    224 => "000010010", 225 => "001110001", 226 => "001011100", 227 => "000100101", 
    228 => "001000011", 229 => "000011111", 230 => "000100101", 231 => "000011110", 
    232 => "000011001", 233 => "010001101", 234 => "001011000", 235 => "000010000", 
    236 => "000100010", 237 => "000100011", 238 => "000101010", 239 => "001011100", 
    240 => "001100100", 241 => "000101101", 242 => "010011000", 243 => "010001000", 
    244 => "001011110", 245 => "010001010", 246 => "010001011", 247 => "001011111", 
    248 => "001111100", 249 => "010010101", 250 => "010001111", 251 => "010000000", 
    252 => "000110110", 253 => "000001011", 254 => "000011100", 255 => "000010110", 
    256 => "001101001", 257 => "000010110", 258 => "000010000", 259 => "010011111", 
    260 => "010000111", 261 => "001010110", 262 => "001011000", 263 => "000101111", 
    264 => "000000010", 265 => "001000001", 266 => "001011010", 267 => "001111011", 
    268 => "001000001", 269 => "000000101", 270 => "001001001", 271 => "000010111", 
    272 => "000100111", 273 => "000101010", 274 => "010001111", 275 => "000010000", 
    276 => "001110101", 277 => "001000011", 278 => "010001011", 279 => "000001100", 
    280 => "000111000", 281 => "001101100", 282 => "001001011", 283 => "001111011", 
    284 => "000000011", 285 => "111111111" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
        if (ce1 = '1') then 
            q1 <= mem(CONV_INTEGER(address1_tmp)); 
        end if;
    end if;
end process;

end rtl;

