5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel4.2.dump -o mbit_sel4.2.cdd -v mbit_sel4.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel4.2.v 1 21 1
1 a 3 3000b 1 0 4 1 4 1 82aa
3 1 main.$u0 "main.$u0" mbit_sel4.2.v 0 19 1
