//===-- TriCoreInstructionSelector.cpp ---------------------------*- C++ -*-==//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
/// \file
/// This file implements the targeting of the InstructionSelector class for
/// TriCore.
/// \todo This should be generated by TableGen.
//===----------------------------------------------------------------------===//

#include "MCTargetDesc/TriCoreBaseInfo.h"
#include "TriCoreRegisterBankInfo.h"
#include "TriCoreSubtarget.h"
#include "TriCoreTargetMachine.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"
#include "llvm/Support/MathExtras.h"

#define DEBUG_TYPE "tricore-isel"

using namespace llvm;

#define GET_GLOBALISEL_PREDICATE_BITSET
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_PREDICATE_BITSET

namespace {

class TriCoreInstructionSelector : public InstructionSelector {
public:
  TriCoreInstructionSelector(const TriCoreTargetMachine &TM,
                             const TriCoreSubtarget &STI,
                             const TriCoreRegisterBankInfo &RBI);

  bool select(MachineInstr &I) override;
  static const char *getName() { return DEBUG_TYPE; }

private:
  bool selectImpl(MachineInstr &I, CodeGenCoverage &CoverageInfo) const;

  const TriCoreSubtarget &STI;
  const TriCoreInstrInfo &TII;
  const TriCoreRegisterInfo &TRI;
  const TriCoreRegisterBankInfo &RBI;

#define GET_GLOBALISEL_PREDICATES_DECL
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_PREDICATES_DECL

#define GET_GLOBALISEL_TEMPORARIES_DECL
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_TEMPORARIES_DECL

  void emit32BitSext(MachineRegisterInfo &MRI, Register DstReg, Register SrcReg,
                     unsigned SrcSize, MachineIRBuilder &MIRBuilder) const;
  void emit32BitZext(MachineRegisterInfo &MRI, Register DstReg, Register SrcReg,
                     unsigned SrcSize, MachineIRBuilder &MIRBuilder) const;

  void materialize32BitConstant(MachineIRBuilder &MIRBuilder, uint64_t Val,
                                const Register &DestReg,
                                MachineRegisterInfo &MRI) const;
  void materializePointer(MachineIRBuilder &MIRBuilder, uint64_t Val,
                          const Register &DestReg,
                          MachineRegisterInfo &MRI) const;

  bool selectBrCond(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectBrIndirect(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectConstant(MachineInstr &I, MachineRegisterInfo &MRI) const;
  bool selectCmpAndJump(MachineInstr &I, const MachineRegisterInfo &MRI,
                        MachineIRBuilder &MIRBuilder) const;
  bool selectCopy(MachineInstr &I, MachineRegisterInfo &MRI) const;
  bool selectDivRem(MachineInstr &I, MachineRegisterInfo &MRI) const;
  bool selectExt(MachineInstr &I, MachineRegisterInfo &MRI) const;
  bool selectExtAny(MachineInstr &I, MachineRegisterInfo &MRI, unsigned DstSize,
                    unsigned SrcSize) const;
  bool selectExtSign(MachineInstr &I, MachineRegisterInfo &MRI,
                     unsigned DstSize, unsigned SrcSize) const;
  bool selectExtZero(MachineInstr &I, MachineRegisterInfo &MRI,
                     unsigned DstSize, unsigned SrcSize) const;
  bool selectFrameIndex(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectGlobalValue(MachineInstr &I, MachineRegisterInfo &MRI) const;
  bool selectICmp(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectLoadStore(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectPtrAdd(MachineInstr &I, const MachineRegisterInfo &MRI) const;
  bool selectTrunc(MachineInstr &I, MachineRegisterInfo &MRI) const;
};

} // end anonymous namespace

#define GET_GLOBALISEL_IMPL
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_IMPL

TriCoreInstructionSelector::TriCoreInstructionSelector(
    const TriCoreTargetMachine &TM, const TriCoreSubtarget &STI,
    const TriCoreRegisterBankInfo &RBI)
    : InstructionSelector(), STI(STI), TII(*STI.getInstrInfo()),
      TRI(*STI.getRegisterInfo()), RBI(RBI),

#define GET_GLOBALISEL_PREDICATES_INIT
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_PREDICATES_INIT
#define GET_GLOBALISEL_TEMPORARIES_INIT
#include "TriCoreGenGlobalISel.inc"
#undef GET_GLOBALISEL_TEMPORARIES_INIT
{
}

static bool checkType(const LLT &ExpectedTy, const LLT &ActualTy,
                      const std::string &OpCode) {
  if (ActualTy != ExpectedTy) {
    LLVM_DEBUG(dbgs() << OpCode << " has type " << ActualTy << ", expected "
                      << ExpectedTy << "\n");
    return false;
  }

  return true;
}

// An OpcTable must have 10 entries (number of comparison predicates) each for
// scalars and pointers
static const unsigned NumPredicates = 10;
static const unsigned OpcTableSize = NumPredicates * 2;

// An OpcTable is a table which has a target op-code entry for each predicate,
// once for scalars and once for pointers. If for a certain predicate-type
// combination a target op-code is not available or if the operation itself is
// invalid (e.g. signed pointer comparisons) it must hold a 0. The order of the
// table is as follows:
//
// ne, eq, sge, uge, slt, ult, sgt, ugt, sle, ule
//
// repeated twice: first for scalars, then for pointers
typedef unsigned OpcTableTy[OpcTableSize];

static unsigned getOpCodeForPredicate(CmpInst::Predicate Predicate,
                                      const RegisterBank &RB,
                                      bool &SwapOperands,
                                      const OpcTableTy &OpcTable) {
  unsigned PredicateIdx;
  switch (Predicate) {
  default:
    llvm_unreachable("Unknown compare predicate!");
  // TriCore does not have GT and LE. Use LT and GE with flipped operands.
  case CmpInst::ICMP_NE:
    PredicateIdx = 0;
    break;
  case CmpInst::ICMP_EQ:
    PredicateIdx = 1;
    break;
  case CmpInst::ICMP_SLE:
    SwapOperands = true;
    LLVM_FALLTHROUGH;
  case CmpInst::ICMP_SGE:
    PredicateIdx = 2;
    break;
  case CmpInst::ICMP_ULE:
    SwapOperands = true;
    LLVM_FALLTHROUGH;
  case CmpInst::ICMP_UGE:
    PredicateIdx = 3;
    break;
  case CmpInst::ICMP_SGT:
    SwapOperands = true;
    LLVM_FALLTHROUGH;
  case CmpInst::ICMP_SLT:
    PredicateIdx = 4;
    break;
  case CmpInst::ICMP_UGT:
    SwapOperands = true;
    LLVM_FALLTHROUGH;
  case CmpInst::ICMP_ULT:
    PredicateIdx = 5;
    break;
  }

  unsigned Offset = RB.getID() == TriCore::AddrRegBankID ? 1 : 0;

  const unsigned OpcTableIdx = PredicateIdx + Offset * NumPredicates;
  assert(OpcTableIdx < OpcTableSize && "OpcTableIdx out of bounds");

  return OpcTable[OpcTableIdx];
}

static unsigned getCmpOpCodeForPredicate(CmpInst::Predicate Predicate,
                                         const RegisterBank &RB,
                                         bool &SwapOperands) {
  static const OpcTableTy OpcTable = {
      // Scalar + pointer compares
      TriCore::NE_ddd,
      TriCore::EQ_ddd,
      TriCore::GE_ddd,
      TriCore::GEU_ddd,
      TriCore::LT_ddd,
      TriCore::LTU_ddd,
      /* no GT instruction */ 0,
      /* no GT.U instruction */ 0,
      /* no LE instruction */ 0,
      /* no LE.U instruction */ 0,
      TriCore::NEA_daa,
      TriCore::EQA_daa,
      /* signed pointer compare is invalid */ 0,
      TriCore::GEA_daa,
      /* signed pointer compare is invalid */ 0,
      TriCore::LTA_daa,
      /* signed pointer compare is invalid */ 0,
      /* no GT.A instruction */ 0,
      /* signed pointer compare is invalid */ 0,
      /* no LE.A instruction */ 0,
  };

  return getOpCodeForPredicate(Predicate, RB, SwapOperands, OpcTable);
}

static unsigned getBranchOpCodeForPredicate(CmpInst::Predicate Predicate,
                                            const RegisterBank &RB,
                                            bool &SwapOperands) {
  static const OpcTableTy OpcTable = {
      // Scalar + pointer compare-and-jumps
      TriCore::JNE_ddc,
      TriCore::JEQ_ddc,
      TriCore::JGE_ddc,
      TriCore::JGEU_ddc,
      TriCore::JLT_ddc,
      TriCore::JLTU_ddc,
      /* no JGT instruction */ 0,
      /* no JGT.U instruction */ 0,
      /* no JLE instruction */ 0,
      /* no JLE.U instruction */ 0,
      TriCore::JNEA_aac,
      TriCore::JEQA_aac,
      /* signed pointer compare is invalid */ 0,
      /* no JGE.A instruction */ 0,
      /* signed pointer compare is invalid */ 0,
      /* no JLT.A instruction */ 0,
      /* signed pointer compare is invalid */ 0,
      /* no JGT.A instruction */ 0,
      /* signed pointer compare is invalid */ 0,
      /* no JLE.A instruction */ 0,
  };

  return getOpCodeForPredicate(Predicate, RB, SwapOperands, OpcTable);
}

static unsigned getLoadStoreOpCode(const unsigned Opc,
                                   const unsigned MemorySizeInBits) {
  if (Opc == TargetOpcode::G_LOAD) {
    if (MemorySizeInBits == 32)
      return TriCore::LDA_aalc;

    if (MemorySizeInBits == 64)
      return TriCore::LDDA_pac;
  } else if (Opc == TargetOpcode::G_STORE) {
    if (MemorySizeInBits == 32)
      return TriCore::STA_alca;
  }

  llvm_unreachable("Unknown Opc or Opc/MemSize combination should have been "
                   "handled by TableGen!");
}

static const TargetRegisterClass *
getRegClassForRegBank(const RegisterBank &RB, const unsigned SizeInBits) {
  unsigned RegBankID = RB.getID();

  // Return the minimum register class for the given RegisterBank and SizeInBits
  if (RegBankID == TriCore::AddrRegBankID) {
    if (SizeInBits <= 32)
      return &TriCore::AddrRegsRegClass;
    if (SizeInBits <= 64)
      return &TriCore::ExtAddrRegsRegClass;
    return nullptr;
  }
  if (RegBankID == TriCore::DataRegBankID) {
    if (SizeInBits <= 32)
      return &TriCore::DataRegsRegClass;
    if (SizeInBits <= 64)
      return &TriCore::ExtDataRegsRegClass;
    return nullptr;
  }
  return nullptr;
}

static const TargetRegisterClass *
getRegClassForTypeOnBank(const LLT Ty, const RegisterBank &RB) {
  if (RB.getID() == TriCore::DataRegBankID) {
    if (Ty.getSizeInBits() <= 32)
      return &TriCore::DataRegsRegClass;
    else if (Ty.getSizeInBits() <= 64)
      return &TriCore::ExtDataRegsRegClass;
    return nullptr;
  }

  if (RB.getID() == TriCore::AddrRegBankID) {
    if (Ty.getSizeInBits() <= 32)
      return &TriCore::AddrRegsRegClass;
    else if (Ty.getSizeInBits() <= 64)
      return &TriCore::ExtAddrRegsRegClass;
    return nullptr;
  }

  return nullptr;
}

bool TriCoreInstructionSelector::select(MachineInstr &I) {
  assert(I.getParent() && "Instruction should be in a basic block!");
  assert(I.getParent()->getParent() && "Instruction should be in a function!");

  MachineBasicBlock &MBB = *I.getParent();
  MachineFunction &MF = *MBB.getParent();
  MachineRegisterInfo &MRI = MF.getRegInfo();

  const unsigned OpCode = I.getOpcode();

  if (!isPreISelGenericOpcode(OpCode) || I.isPHI()) {
    // We can run into the following problem with COPYs:
    //
    // %0 = G_FOO ...
    // %1 = COPY %0
    // %2 = COPY %1
    // %3 = G_FOO %2, ...
    //
    // This will result in %1 not being constrained to a register class: while
    // %0, %2 and %3 are being constrained through the selection of G_FOO, %1 is
    // not being restrained anywhere.
    // Therefore we need to handle COPYs here and constrain the destination
    // register by explicitly.

    // Constrain destination register for COPYs and PHIs
    if (I.isCopy() || I.isPHI())
      return selectCopy(I, MRI);

    return true;
  }

  // make sure no implicit operands are present
  if (I.getNumOperands() != I.getNumExplicitOperands()) {
    LLVM_DEBUG(
        dbgs() << "Generic instruction has unexpected implicit operands.\n");
    return false;
  }

  // Try the TableGen'ed implementation first
  if (selectImpl(I, *CoverageInfo))
    return true;

  switch (OpCode) {
  case TargetOpcode::G_ANYEXT:
  case TargetOpcode::G_SEXT:
  case TargetOpcode::G_SEXT_INREG:
  case TargetOpcode::G_ZEXT:
    return selectExt(I, MRI);
  case TargetOpcode::G_BRCOND:
    return selectBrCond(I, MRI);
  case TargetOpcode::G_BRINDIRECT:
    return selectBrIndirect(I, MRI);
  case TargetOpcode::G_CONSTANT:
    return selectConstant(I, MRI);
  case TargetOpcode::G_FRAME_INDEX:
    return selectFrameIndex(I, MRI);
  case TargetOpcode::G_GLOBAL_VALUE:
    return selectGlobalValue(I, MRI);
  case TargetOpcode::G_ICMP:
    return selectICmp(I, MRI);
  case TargetOpcode::G_INTTOPTR:
  case TargetOpcode::G_PTRTOINT:
    return selectCopy(I, MRI);
  case TargetOpcode::G_LOAD:
  case TargetOpcode::G_STORE:
    return selectLoadStore(I, MRI);
  case TargetOpcode::G_PTR_ADD:
    return selectPtrAdd(I, MRI);
  case TargetOpcode::G_SDIV:
  case TargetOpcode::G_SREM:
    return selectDivRem(I, MRI);
  case TargetOpcode::G_TRUNC:
    return selectTrunc(I, MRI);
  default:
    break;
  }

  LLVM_DEBUG(dbgs() << "Encountered unsupported instruction.\n");
  return false;
}

void TriCoreInstructionSelector::emit32BitSext(
    MachineRegisterInfo &MRI, Register DstReg, Register SrcReg,
    unsigned SrcSize, MachineIRBuilder &MIRBuilder) const {
  // 32-bit sign extension is done by the extract instruction. This instruction
  // extracts a number of bits from a source register and sign-extends them.
  const auto ExtrMI = MIRBuilder.buildInstr(TriCore::EXTR_ddcc)
                          .addDef(DstReg)
                          .addUse(SrcReg)
                          .addImm(0)
                          .addImm(SrcSize);

  constrainSelectedInstRegOperands(*ExtrMI, TII, TRI, RBI);
}

void TriCoreInstructionSelector::emit32BitZext(
    MachineRegisterInfo &MRI, Register DstReg, Register SrcReg,
    unsigned SrcSize, MachineIRBuilder &MIRBuilder) const {
  // 32-bit zero-extension can be achieved with the insert instruction. This
  // instruction inserts a number of bits from the given immediate at a given
  // position in the target register. By inserting 0 into the upper bits
  // the source register is zero-extended.
  const auto InsertMI = MIRBuilder.buildInstr(TriCore::INSERT_ddccc)
                            .addDef(DstReg)
                            .addUse(SrcReg)
                            .addImm(0)
                            .addImm(SrcSize)
                            .addImm(32 - SrcSize);

  constrainSelectedInstRegOperands(*InsertMI, TII, TRI, RBI);
}

void TriCoreInstructionSelector::materialize32BitConstant(
    MachineIRBuilder &MIRBuilder, uint64_t Val, const Register &DestReg,
    MachineRegisterInfo &MRI) const {

  // Materialize constant using MOVU_dc and ADDIH_ddc
  uint64_t Low16 = Val & 0xFFFFu;
  uint64_t High16 = (Val >> 16u) & 0xFFFFu;

  Register MovReg = MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

  auto MoveMIB =
      MIRBuilder.buildInstr(TriCore::MOVU_dc).addDef(MovReg).addImm(Low16);

  // TODO: skip the ADDIH if High16 is 0
  auto AddMIB = MIRBuilder.buildInstr(TriCore::ADDIH_ddc)
                    .addDef(DestReg)
                    .addUse(MovReg)
                    .addImm(High16);

  constrainSelectedInstRegOperands(*MoveMIB, TII, TRI, RBI);
  constrainSelectedInstRegOperands(*AddMIB, TII, TRI, RBI);
}

void TriCoreInstructionSelector::materializePointer(
    MachineIRBuilder &MIRBuilder, uint64_t Val, const Register &DestReg,
    MachineRegisterInfo &MRI) const {

  // Calculation taken from chapter 2.7 Address Arithmetic
  uint64_t Low16 = Val & 0xFFFFu;
  uint64_t High16 = ((Val + 0x8000u) >> 16u) & 0xFFFFu;

  const Register MovReg = MRI.createVirtualRegister(&TriCore::AddrRegsRegClass);

  // Materialize using MOVHA_ac and LEA_aac
  // TODO: skip LEA when Low16 is 0
  auto MovMI =
      MIRBuilder.buildInstr(TriCore::MOVHA_ac).addDef(MovReg).addImm(High16);

  auto LeaMI = MIRBuilder.buildInstr(TriCore::LEA_aac)
                   .addDef(DestReg)
                   .addUse(MovReg)
                   .addImm(Low16);

  constrainSelectedInstRegOperands(*MovMI, TII, TRI, RBI);
  constrainSelectedInstRegOperands(*LeaMI, TII, TRI, RBI);
}

bool TriCoreInstructionSelector::selectBrCond(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  // Check for correct type
  const LLT &Ty = MRI.getType(I.getOperand(0).getReg());
  if (Ty.getSizeInBits() > 32) {
    LLVM_DEBUG(dbgs() << "G_BRCOND has type " << Ty
                      << ", expected at most 32-bits.\n");
    return false;
  }

  MachineIRBuilder MIRBuilder(I);

  // Check if we can select a compare-and-jump
  if (selectCmpAndJump(I, MRI, MIRBuilder))
    return true;

  // Change to JNE/JNE.A 0 depending on register bank
  const Register &CondReg = I.getOperand(0).getReg();
  const RegisterBank *CondRB = RBI.getRegBank(CondReg, MRI, TRI);

  if (!CondRB) {
    LLVM_DEBUG(dbgs() << "Could not determine register bank for G_BRCOND");
    return false;
  }

  const bool isAddrRB = CondRB->getID() == TriCore::AddrRegBankID;
  const unsigned OpCode = isAddrRB ? TriCore::JNZA_ac : TriCore::JNE_dcc;

  MachineBasicBlock *MBB = I.getOperand(1).getMBB();
  auto JumpMI = MIRBuilder.buildInstr(OpCode).addUse(CondReg);

  // There is no JNEA_acc and equally no JNZ_dc instruction. We could use 16-bit
  // variants to get rid of the immediate, however these have the downside of
  // only having a short range and needing an implicit register. Therefore we
  // use the 32-bit variants and need to add the 0 immediate conditionally.
  if (!isAddrRB)
    JumpMI = JumpMI.addImm(0);

  JumpMI = JumpMI.addMBB(MBB);
  constrainSelectedInstRegOperands(*JumpMI, TII, TRI, RBI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectBrIndirect(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  const LLT &Ty = MRI.getType(I.getOperand(0).getReg());
  if (!checkType(LLT::pointer(0, 32), Ty, "G_BRINDIRECT"))
    return false;

  // Change to JI
  I.setDesc(TII.get(TriCore::JI));
  constrainSelectedInstRegOperands(I, TII, TRI, RBI);
  return true;
}

bool TriCoreInstructionSelector::selectConstant(
    MachineInstr &I, MachineRegisterInfo &MRI) const {

  const LLT Ty = MRI.getType(I.getOperand(0).getReg());
  const unsigned DefSize = Ty.getSizeInBits();

  if (DefSize != 32 && DefSize != 64) {
    LLVM_DEBUG(dbgs() << "Constant with unsupported size.\n");
    return false;
  }

  // Get the concrete value of this constant.
  const MachineOperand &ImmOp = I.getOperand(1);
  uint64_t Val =
      ImmOp.isImm() ? ImmOp.getImm() : ImmOp.getCImm()->getZExtValue();

  MachineIRBuilder MIRBuilder(I);

  if (Ty.isPointer()) {
    // TODO: support 64-bit pointers
    if (DefSize != 32) {
      LLVM_DEBUG(dbgs() << "64-bit pointers are not supported yet.\n");
      return false;
    }

    materializePointer(MIRBuilder, Val, I.getOperand(0).getReg(), MRI);

  } else if (DefSize == 64) {
    uint64_t LowerVal = Val & 0xFFFFFFFFu;
    uint64_t HigherVal = Val >> 32u;

    // First, materialize 2 32-bit constants
    const Register LowerDestReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);
    const Register HigherDestReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

    materialize32BitConstant(MIRBuilder, LowerVal, LowerDestReg, MRI);
    materialize32BitConstant(MIRBuilder, HigherVal, HigherDestReg, MRI);

    // Then merge them to a 64-bit constant using REG_SEQUENCE
    const Register DestReg = I.getOperand(0).getReg();

    MIRBuilder.buildInstr(TriCore::REG_SEQUENCE)
        .addDef(DestReg)
        .addUse(LowerDestReg)
        .addImm(TriCore::dsub0)
        .addUse(HigherDestReg)
        .addImm(TriCore::dsub1);

    TriCoreRegisterBankInfo::constrainGenericRegister(
        DestReg, TriCore::ExtDataRegsRegClass, MRI);

  } else {
    materialize32BitConstant(MIRBuilder, Val, I.getOperand(0).getReg(), MRI);
  }

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectCmpAndJump(
    MachineInstr &I, const MachineRegisterInfo &MRI,
    MachineIRBuilder &MIRBuilder) const {

  const Register CondReg = I.getOperand(0).getReg();
  MachineBasicBlock *const DestMBB = I.getOperand(1).getMBB();
  MachineInstr *CondMI = MRI.getVRegDef(CondReg);

  // Check for G_ICMP, skipping a G_TRUNC
  if (CondMI->getOpcode() == TargetOpcode::G_TRUNC)
    CondMI = MRI.getVRegDef(CondMI->getOperand(1).getReg());

  if (CondMI->getOpcode() != TargetOpcode::G_ICMP)
    return false;

  const MachineOperand &Predicate = CondMI->getOperand(1);
  auto P = (CmpInst::Predicate)Predicate.getPredicate();

  const Register &SrcReg = CondMI->getOperand(2).getReg();
  const RegisterBank *RB = RBI.getRegBank(SrcReg, MRI, TRI);

  if (!RB) {
    LLVM_DEBUG(
        dbgs() << "Could not determine register bank for source register.\n");
    return false;
  }

  bool SwapOperands = false;
  unsigned JumpOpCode = getBranchOpCodeForPredicate(P, *RB, SwapOperands);

  if (JumpOpCode == 0) {
    // Cannot select compare-and-jump. Fall back to normal selection
    return false;
  }

  unsigned LHSIdx = SwapOperands ? 3 : 2;
  unsigned RHSIdx = SwapOperands ? 2 : 3;

  const Register LHS = CondMI->getOperand(LHSIdx).getReg();
  const Register RHS = CondMI->getOperand(RHSIdx).getReg();

  // Build the compare-and-jump instruction
  auto JumpMI =
      MIRBuilder.buildInstr(JumpOpCode).addUse(LHS).addUse(RHS).addMBB(DestMBB);
  constrainSelectedInstRegOperands(*JumpMI, TII, TRI, RBI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectCopy(MachineInstr &I,
                                            MachineRegisterInfo &MRI) const {
  const unsigned Opc = I.getOpcode();
  assert((Opc == TargetOpcode::COPY || Opc == TargetOpcode::PHI ||
          Opc == TargetOpcode::G_PHI || Opc == TargetOpcode::G_INTTOPTR ||
          Opc == TargetOpcode::G_PTRTOINT) &&
         "Unexpected instruction");

  // Constrain the destination register for COPY, G_PHI and PHI

  // COPY requires SrcReg and DstReg to have matching types:
  //    if the type is still available:
  //      types must match
  //    if one of the operands has a register class set:
  //      other operand must have the same size as the register class
  //
  // Therefore we can only have the following COPYs:
  //    %1:*regbank(s*) = COPY %0:*regbank(s*)
  //
  //    %1:*regbank(s32) = COPY %0:{addr,data}regs
  //
  //    %1:{addr,data}regs = COPY %0:*regbank(s32)
  //
  //    %1:{addr,data}regs = COPY %0:{addr,data}regs
  //
  //    %1:ext{addr,data}regs = COPY %0:ext{addr,data}regs
  //
  // The following COPYs are not possible (given different register banks for
  // the 2nd example)
  //    %1:ext{addr,data}regs = COPY %0:*regbank(s32)
  // Because s32 has 32-bits but the destination is 64 bits and
  //
  //    %1:*regbank(s32) = COPY %0:ext{addr,data}regs.SubRegIdx
  // Because we are the only one who can emit a subregister copy and in that
  // case we make sure that the register banks are the same
  //
  // All other instructions that are selected to a COPY/PHI are also legalized
  // to have the same type size.
  //
  // Therefore we can be sure that SrcSize and DstSize are the same

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();
  unsigned DstSize = RBI.getSizeInBits(DstReg, MRI, TRI);
  unsigned SrcSize = RBI.getSizeInBits(SrcReg, MRI, TRI);

  assert(DstSize == SrcSize && "Unexpected illegal subregister copy");

  // Find the correct register classes for the source and destination registers.
  const RegisterBank &DstRegBank = *RBI.getRegBank(DstReg, MRI, TRI);
  const TargetRegisterClass *DstRC = getRegClassForRegBank(DstRegBank, DstSize);

  if (!DstRC) {
    LLVM_DEBUG(dbgs() << "Unexpected register size " << DstSize << '\n');
    return false;
  }

  // Set the expected OpCode: PHI for G_PHI, COPY for anything else
  const unsigned OpCode = I.isPHI() ? TargetOpcode::PHI : TargetOpcode::COPY;
  I.setDesc(TII.get(OpCode));

  // Nothing to do if DstReg is a physical register
  if (Register::isPhysicalRegister(DstReg))
    return true;

  // And constrain the destination. No need to constrain the source register
  // as it will be constrained once we reach another of its uses or defs.
  if (!TriCoreRegisterBankInfo::constrainGenericRegister(DstReg, *DstRC, MRI)) {
    LLVM_DEBUG(
        dbgs() << "Failed to constrain COPY/G_PHI/PHI destination operand\n");
    return false;
  }

  return true;
}

bool TriCoreInstructionSelector::selectExt(MachineInstr &I,
                                           MachineRegisterInfo &MRI) const {
  const bool IsSignedInReg = I.getOpcode() == TargetOpcode::G_SEXT_INREG;
  const bool IsSigned = I.getOpcode() == TargetOpcode::G_SEXT || IsSignedInReg;
  const bool IsAnyExt = I.getOpcode() == TargetOpcode::G_ANYEXT;

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();

  const LLT DstTy = MRI.getType(DstReg);
  const LLT SrcTy = MRI.getType(SrcReg);

  const unsigned DstSize = DstTy.getSizeInBits();
  const unsigned SrcSize =
      IsSignedInReg ? I.getOperand(2).getImm() : SrcTy.getSizeInBits();

  if (DstSize != 32 && DstSize != 64) {
    LLVM_DEBUG(dbgs() << "Extension has type " << DstTy << ", but expected "
                      << LLT::scalar(32) << " or " << LLT::scalar(64) << '\n');
    return false;
  }

  const RegisterBank *DstRB = RBI.getRegBank(DstReg, MRI, TRI);
  const RegisterBank *SrcRB = RBI.getRegBank(SrcReg, MRI, TRI);

  if (!DstRB || DstRB->getID() != TriCore::DataRegBankID || !SrcRB ||
      SrcRB->getID() != TriCore::DataRegBankID) {
    LLVM_DEBUG(dbgs() << "Unexpected register bank for extension\n");
    return false;
  }

  if (IsAnyExt)
    return selectExtAny(I, MRI, DstSize, SrcSize);
  else if (IsSigned)
    return selectExtSign(I, MRI, DstSize, SrcSize);
  else
    return selectExtZero(I, MRI, DstSize, SrcSize);
}

bool TriCoreInstructionSelector::selectExtAny(MachineInstr &I,
                                              MachineRegisterInfo &MRI,
                                              unsigned DstSize,
                                              unsigned SrcSize) const {
  assert(I.getOpcode() == TargetOpcode::G_ANYEXT);

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();

  // Select to COPY if we stay within the same register
  if (DstSize == 32 || SrcSize > 32) {
    I.setDesc(TII.get(TargetOpcode::COPY));

    const TargetRegisterClass &RC =
        SrcSize > 32 ? TriCore::ExtDataRegsRegClass : TriCore::DataRegsRegClass;

    TriCoreRegisterBankInfo::constrainGenericRegister(DstReg, RC, MRI);
    TriCoreRegisterBankInfo::constrainGenericRegister(SrcReg, RC, MRI);
    return true;
  }

  assert(DstSize == 64 && "Unexpected destination size for G_ANYEXT");
  assert(SrcSize <= 32 && "Unexpected source size for G_ANYEXT");

  MachineIRBuilder MIRBuilder(I);

  // For 64-bit we can do the following:
  //
  // %e = IMPLICIT_DEF
  // %e = INSERT_SUBREG %e, %src, dsub0
  const Register ExtReg =
      MRI.createVirtualRegister(&TriCore::ExtDataRegsRegClass);

  // Use implicit-def to get an undefined 64-bit register, then insert subreg
  MIRBuilder.buildInstr(TargetOpcode::IMPLICIT_DEF).addDef(ExtReg);

  // Insert into lower bits
  MIRBuilder.buildInstr(TargetOpcode::INSERT_SUBREG)
      .addDef(DstReg)
      .addUse(ExtReg)
      .addUse(SrcReg)
      .addImm(TriCore::dsub0);

  TriCoreRegisterBankInfo::constrainGenericRegister(
      DstReg, TriCore::ExtDataRegsRegClass, MRI);
  TriCoreRegisterBankInfo::constrainGenericRegister(
      ExtReg, TriCore::ExtDataRegsRegClass, MRI);
  TriCoreRegisterBankInfo::constrainGenericRegister(
      SrcReg, TriCore::DataRegsRegClass, MRI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectExtSign(MachineInstr &I,
                                               MachineRegisterInfo &MRI,
                                               unsigned DstSize,
                                               unsigned SrcSize) const {
  assert(I.getOpcode() == TargetOpcode::G_SEXT ||
         I.getOpcode() == TargetOpcode::G_SEXT_INREG);

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();

  MachineIRBuilder MIRBuilder(I);

  if (DstSize == 32) {
    emit32BitSext(MRI, DstReg, SrcReg, SrcSize, MIRBuilder);
    I.removeFromParent();
    return true;
  }

  assert(DstSize == 64 && "Unexpected destination size for sign-extend");

  // For 64-bits we can do the following:
  //
  // Source size 32-bits:
  // mul %e, %d, 1
  //
  // Source size < 32-bits:
  // extr %dn, %d, 0, SrcSize
  // sha %dk, %dn, -31
  // REG_SEQUENCE %dn, dsub0, %dk, dsub1
  //
  // Source size > 32-bits:
  // same as 32-bit destination for upper subreg
  if (SrcSize == 32) {
    // This sign extends the result and puts it into a 64-bit register
    const auto MulMI = MIRBuilder.buildInstr(TriCore::MUL_edc)
                           .addDef(DstReg)
                           .addUse(SrcReg)
                           .addImm(1);

    constrainSelectedInstRegOperands(*MulMI, TII, TRI, RBI);

  } else if (SrcSize < 32) {
    // Temporary registers
    const Register ExtrReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);
    const Register ShaReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

    // Sign-extend the source register to 32-bit
    emit32BitSext(MRI, ExtrReg, SrcReg, SrcSize, MIRBuilder);

    // This sets the the upper 32 bits to either 0 or 1
    const auto ShaMI = MIRBuilder.buildInstr(TriCore::SHA_ddc)
                           .addDef(ShaReg)
                           .addUse(ExtrReg)
                           .addImm(-31);

    // Merge to extended register
    MIRBuilder.buildInstr(TriCore::REG_SEQUENCE)
        .addDef(DstReg)
        .addUse(ExtrReg)
        .addImm(TriCore::dsub0)
        .addUse(ShaReg)
        .addImm(TriCore::dsub1);

    constrainSelectedInstRegOperands(*ShaMI, TII, TRI, RBI);

    if (!TriCoreRegisterBankInfo::constrainGenericRegister(
            DstReg, TriCore::ExtDataRegsRegClass, MRI)) {
      LLVM_DEBUG(
          dbgs() << "Failed to constrain destination register for G_SEXT\n");
      return false;
    }

  } else {
    // Source and destination register for the upper bits
    const Register UpperReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);
    const Register UpperDstReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

    // Extract the upper bits
    MIRBuilder.buildInstr(TriCore::COPY)
        .addDef(UpperReg)
        .addUse(SrcReg, 0, TriCore::dsub1);

    // Emit a 32-bit sign-extension for the upper bits
    emit32BitSext(MRI, UpperDstReg, UpperReg, SrcSize - 32, MIRBuilder);

    // Replace the original upper bits with the sign-extended upper bits
    MIRBuilder.buildInstr(TargetOpcode::INSERT_SUBREG)
        .addDef(DstReg)
        .addUse(SrcReg)
        .addUse(UpperDstReg)
        .addImm(TriCore::dsub1);

    // UpperReg, UpperDstReg already constrained by emit32BitSext
    if (!TriCoreRegisterBankInfo::constrainGenericRegister(
            DstReg, TriCore::ExtDataRegsRegClass, MRI) ||
        !TriCoreRegisterBankInfo::constrainGenericRegister(
            SrcReg, TriCore::ExtDataRegsRegClass, MRI)) {
      LLVM_DEBUG(
          dbgs()
          << "Failed to constrain destination or source register for G_SEXT\n");
      return false;
    }
  }

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectExtZero(MachineInstr &I,
                                               MachineRegisterInfo &MRI,
                                               unsigned DstSize,
                                               unsigned SrcSize) const {
  assert(I.getOpcode() == TargetOpcode::G_ZEXT);

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();

  MachineIRBuilder MIRBuilder(I);

  // If the destination size is 32-bits we can use insert. A bit-mask might be
  // too big for the immediate of the AND instruction
  if (DstSize == 32) {
    emit32BitZext(MRI, DstReg, SrcReg, SrcSize, MIRBuilder);
    I.removeFromParent();
    return true;
  }

  assert(DstSize == 64 && "Unexpected destination size for zero-extend");

  // For 64-bits we can do the following:
  //
  // Source size <= 32-bits:
  // %lower = zero-extend %src
  // %upper = MOV 0
  // %e = REG_SEQUENCE %lower, dsub0, %upper, dsub1
  //
  // Source size > 32-bits:
  // same as 32-bit for upper subreg
  if (SrcSize <= 32) {
    Register LowerExtReg = SrcReg;

    if (SrcSize < 32) {
      // Zero-extend the lower register to 32-bit if necessary
      LowerExtReg = MRI.createVirtualRegister(&TriCore::DataRegsRegClass);
      emit32BitZext(MRI, LowerExtReg, SrcReg, SrcSize, MIRBuilder);
    }

    const Register ZeroReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

    // Set the upper subregister to 0
    MIRBuilder.buildInstr(TriCore::MOV_dc).addDef(ZeroReg).addImm(0);

    // Merge to 64-bit register
    MIRBuilder.buildInstr(TargetOpcode::REG_SEQUENCE)
        .addDef(DstReg)
        .addUse(LowerExtReg)
        .addImm(TriCore::dsub0)
        .addUse(ZeroReg)
        .addImm(TriCore::dsub1);

    if (!TriCoreRegisterBankInfo::constrainGenericRegister(
            DstReg, TriCore::ExtDataRegsRegClass, MRI) ||
        !TriCoreRegisterBankInfo::constrainGenericRegister(
            LowerExtReg, TriCore::DataRegsRegClass, MRI)) {
      LLVM_DEBUG(dbgs() << "Failed to constrain destination or lower extension "
                           "register for G_ZEXT\n");
      return false;
    }

  } else {
    const Register UpperReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);
    const Register UpperDstReg =
        MRI.createVirtualRegister(&TriCore::DataRegsRegClass);

    MIRBuilder.buildInstr(TargetOpcode::COPY)
        .addDef(UpperReg)
        .addUse(SrcReg, 0, TriCore::dsub1);

    // Zero-extend the upper subregister
    emit32BitZext(MRI, UpperDstReg, UpperReg, SrcSize - 32, MIRBuilder);

    // Replace the original upper-bits with the zero-extended ones
    MIRBuilder.buildInstr(TargetOpcode::INSERT_SUBREG)
        .addDef(DstReg)
        .addUse(SrcReg)
        .addUse(UpperDstReg)
        .addImm(TriCore::dsub1);

    if (!TriCoreRegisterBankInfo::constrainGenericRegister(
            DstReg, TriCore::ExtDataRegsRegClass, MRI) ||
        !TriCoreRegisterBankInfo::constrainGenericRegister(
            SrcReg, TriCore::ExtDataRegsRegClass, MRI)) {
      LLVM_DEBUG(
          dbgs()
          << "Failed to constrain destination or source register for G_ZEXT\n");
      return false;
    }
  }

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectFrameIndex(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  // G_FRAME_INDEX is only valid for p0 types and on address regbank
  const Register &DstReg = I.getOperand(0).getReg();
  const LLT Ty = MRI.getType(DstReg);

  if (!checkType(LLT::pointer(0, 32), Ty, "G_FRAME_INDEX"))
    return false;

  const RegisterBank *RB = RBI.getRegBank(DstReg, MRI, TRI);
  assert(RB && RB->getID() == TriCore::AddrRegBankID &&
         "Expected G_FRAME_INDEX to be on the address regbank");
  (void)RB; // silence unused variable warning in non-assert builds

  // Lower to LEA_aac 0. This will later be lowered again to the actual
  // stack-pointer computation.
  I.setDesc(TII.get(TriCore::LEA_aac));
  I.addOperand(MachineOperand::CreateImm(0));
  constrainSelectedInstRegOperands(I, TII, TRI, RBI);
  return true;
}

bool TriCoreInstructionSelector::selectGlobalValue(
    MachineInstr &I, MachineRegisterInfo &MRI) const {
  // TODO: add support for small data section

  // Lower to MOVH.A and LEA
  MachineIRBuilder MIRBuilder(I);

  const Register MovAReg =
      MRI.createVirtualRegister(&TriCore::AddrRegsRegClass);
  auto GV = I.getOperand(1).getGlobal();
  const unsigned Offset = I.getOperand(1).getOffset();

  auto MovHA = MIRBuilder.buildInstr(TriCore::MOVHA_ac)
                   .addDef(MovAReg)
                   .addGlobalAddress(GV, Offset, TriCoreII::MO_HI);

  auto Lea = MIRBuilder.buildInstr(TriCore::LEA_aac)
                 .addDef(I.getOperand(0).getReg())
                 .addUse(MovAReg)
                 .addGlobalAddress(GV, Offset, TriCoreII::MO_LO);

  constrainSelectedInstRegOperands(*MovHA, TII, TRI, RBI);
  constrainSelectedInstRegOperands(*Lea, TII, TRI, RBI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectICmp(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  assert(I.getOpcode() == TargetOpcode::G_ICMP && "Expected G_ICMP!");

  // Check for the correct type
  const LLT &Ty = MRI.getType(I.getOperand(0).getReg());
  if (Ty != LLT::scalar(32)) {
    LLVM_DEBUG(dbgs() << "G_ICMP has type: " << Ty << ", expected "
                      << LLT::scalar(32) << "\n");
    return false;
  }

  // G_ICMP has 4 operands, in order: result, predicate, lhs, rhs
  assert(I.getNumOperands() == 4 && "Expected G_ICMP to have 4 operands.");

  // Get the corresponding CmpOpCode for the Predicate and operand type and
  // check if the operands need to be flipped.
  MachineOperand &Predicate = I.getOperand(1);
  auto P = (CmpInst::Predicate)Predicate.getPredicate();

  assert(I.getOperand(2).isReg() && I.getOperand(3).isReg() &&
         "Expected LHS and RHS to be registers!");

  const Register &SrcReg = I.getOperand(2).getReg();
  const RegisterBank *RB = RBI.getRegBank(SrcReg, MRI, TRI);

  if (!RB) {
    LLVM_DEBUG(
        dbgs() << "Could not determine register bank for source register.\n");
    return false;
  }

  bool SwapOperands = false;
  unsigned CmpOpCode = getCmpOpCodeForPredicate(P, *RB, SwapOperands);

  if (CmpOpCode == 0) {
    LLVM_DEBUG(dbgs() << "Cannot select G_ICMP for predicate " << Predicate
                      << " and RegBank " << *RB << ".\n");
    return false;
  }

  unsigned LHSIdx = SwapOperands ? 3 : 2;
  unsigned RHSIdx = SwapOperands ? 2 : 3;

  const Register &LHS = I.getOperand(LHSIdx).getReg();
  const Register &RHS = I.getOperand(RHSIdx).getReg();

  // Build compare instruction
  MachineIRBuilder MIRBuilder(I);

  auto CmpMI = MIRBuilder.buildInstr(CmpOpCode)
                   .addDef(I.getOperand(0).getReg())
                   .addUse(LHS)
                   .addUse(RHS);

  constrainSelectedInstRegOperands(*CmpMI, TII, TRI, RBI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectLoadStore(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  // Make sure that TableGen caught our supported cases
  const Register &ValReg = I.getOperand(0).getReg();
  const Register &PtrReg = I.getOperand(1).getReg();

  const RegisterBank &DstRB = *RBI.getRegBank(ValReg, MRI, TRI);

  if (DstRB.getID() != TriCore::AddrRegBankID)
    llvm_unreachable(
        "G_LOAD/G_STORE on DataRegBank can be handled by TableGen.");

  // Make sure that we have the correct memory size
  auto &MemOp = **I.memoperands_begin();
  const unsigned MemSizeInBits = MemOp.getSize() * 8;

  const bool IsLoad = I.getOpcode() == TargetOpcode::G_LOAD;
  const bool IsNot32Bit = MemSizeInBits != 32;
  const bool IsNot64Bit = MemSizeInBits != 64;

  // G_LOAD needs to be handled for both 32 and 64 bits
  if ((!IsLoad && IsNot32Bit) || (IsNot32Bit && IsNot64Bit)) {
    LLVM_DEBUG(dbgs() << "G_LOAD/G_STORE has memory size: " << MemSizeInBits
                      << "-bit, expected 32-bit load/store or 64-bit load.\n");
    return false;
  }

#ifndef NDEBUG
  // Sanity check that we have a pointer as address
  const RegisterBank &PtrRB = *RBI.getRegBank(PtrReg, MRI, TRI);
  assert(PtrRB.getID() == TriCore::AddrRegBankID &&
         "Load/Store pointer operand is not on AddrRegBank");
  assert(MRI.getType(PtrReg).isPointer() &&
         "Load/Store pointer operand is not a pointer");
#endif

  const unsigned NewOpc = getLoadStoreOpCode(I.getOpcode(), MemSizeInBits);

  // Build load/store
  MachineIRBuilder MIRBuilder(I);
  auto MemMI = MIRBuilder.buildInstr(NewOpc);

  if (IsLoad)
    MemMI = MemMI.addDef(ValReg);

  MemMI = MemMI.addUse(PtrReg).addImm(0);
  if (!IsLoad)
    MemMI = MemMI.addUse(ValReg);

  MemMI = MemMI.addMemOperand(&MemOp);
  constrainSelectedInstRegOperands(*MemMI, TII, TRI, RBI);

  I.removeFromParent();
  return true;
}

bool TriCoreInstructionSelector::selectPtrAdd(
    MachineInstr &I, const MachineRegisterInfo &MRI) const {
  const Register &DstReg = I.getOperand(0).getReg();
  const Register &Src1Reg = I.getOperand(1).getReg();
  const Register &Src2Reg = I.getOperand(2).getReg();

  const LLT &PtrTy = MRI.getType(DstReg);
  const LLT &ScalarTy = MRI.getType(Src2Reg);

  // Check for correct types
  if (!checkType(LLT::pointer(0, 32), PtrTy, "G_PTR_ADD") ||
      !checkType(LLT::scalar(32), ScalarTy, "G_PTR_ADD"))
    return false;

  // Emit an add depending on which register bank we're on
  const RegisterBank &DstRB = *RBI.getRegBank(DstReg, MRI, TRI);
  const RegisterBank &Src1RB = *RBI.getRegBank(Src1Reg, MRI, TRI);
  const RegisterBank &Src2RB = *RBI.getRegBank(Src2Reg, MRI, TRI);

  // Make sure that this G_PTR_ADD happens on the same register bank
  if (DstRB.getID() != Src1RB.getID() || DstRB.getID() != Src2RB.getID()) {
    LLVM_DEBUG(dbgs() << "Unexpected regbank for G_PTR_ADD. DstRB: " << DstRB
                      << ", Src1RB: " << Src1RB << ", Src2RB: " << Src2RB
                      << '\n');
    return false;
  }

  const unsigned AddOpc = DstRB.getID() == TriCore::AddrRegBankID
                              ? TriCore::ADDA_aaa
                              : TriCore::ADD_ddd;

  I.setDesc(TII.get(AddOpc));
  constrainSelectedInstRegOperands(I, TII, TRI, RBI);
  return true;
}

// G_SDIV and G_SREM is handled similarly. Since TriCore DIV instruction result
// contains both the remainder and the quotient, therefore it is used for both
// of these generic instructions to select them. Depending on which generic
// instruction using this function either the quotient (G_SDIV) or the remainder
// (G_SREM) will be extracted from the DIV_edd result.
bool TriCoreInstructionSelector::selectDivRem(MachineInstr &I,
                                              MachineRegisterInfo &MRI) const {
  const bool IsSDiv = I.getOpcode() == TargetOpcode::G_SDIV;
  auto OpcStr = IsSDiv ? "G_SDIV" : "G_SREM";

  const Register &DstReg = I.getOperand(0).getReg();
  const Register &Src1Reg = I.getOperand(1).getReg();
  const Register &Src2Reg = I.getOperand(2).getReg();

  const LLT &ScalarTy = MRI.getType(DstReg);

  if (!checkType(LLT::scalar(32), ScalarTy, OpcStr))
    return false;

  const RegisterBank &DstRB = *RBI.getRegBank(DstReg, MRI, TRI);
  const RegisterBank &Src1RB = *RBI.getRegBank(Src1Reg, MRI, TRI);
  const RegisterBank &Src2RB = *RBI.getRegBank(Src2Reg, MRI, TRI);

  // Make sure that using DataRegBank for all operands
  if (DstRB.getID() != Src1RB.getID() || DstRB.getID() != Src2RB.getID() ||
      DstRB.getID() != TriCore::DataRegBankID) {
    LLVM_DEBUG(dbgs() << "Unexpected regbank for " << OpcStr
                      << ". DstRB: " << DstRB << ", Src1RB: " << Src1RB
                      << ", Src2RB: " << Src2RB << '\n');
    return false;
  }

  const Register DivReg =
      MRI.createVirtualRegister(&TriCore::ExtDataRegsRegClass);

  MachineIRBuilder MIRBuilder(I);

  auto DivMI = MIRBuilder.buildInstr(TriCore::DIV_edd)
                   .addDef(DivReg)
                   .addUse(Src1Reg)
                   .addUse(Src2Reg);

  auto SubRegIdx =  IsSDiv ? TriCore::dsub0 : TriCore::dsub1;

  MIRBuilder.buildInstr(TriCore::COPY)
      .addDef(DstReg)
      .addUse(DivReg, 0, SubRegIdx);

  constrainSelectedInstRegOperands(*DivMI, TII, TRI, RBI);

  if (!TriCoreRegisterBankInfo::constrainGenericRegister(
          DstReg, TriCore::DataRegsRegClass, MRI)) {
    LLVM_DEBUG(dbgs() << "Failed to constrain subregister COPY\n");
    return false;
  }

  I.removeFromParent();

  return true;
}

bool TriCoreInstructionSelector::selectTrunc(MachineInstr &I,
                                             MachineRegisterInfo &MRI) const {
  const LLT DstTy = MRI.getType(I.getOperand(0).getReg());
  const LLT SrcTy = MRI.getType(I.getOperand(1).getReg());

  // Make sure that TableGen handled our supported case
  if (DstTy == LLT::scalar(32) && SrcTy == LLT::scalar(64))
    llvm_unreachable("G_TRUNC from 64 to 32 bits can be handled by TableGen");

  const Register DstReg = I.getOperand(0).getReg();
  const Register SrcReg = I.getOperand(1).getReg();

  const RegisterBank &DstRB = *RBI.getRegBank(DstReg, MRI, TRI);
  const RegisterBank &SrcRB = *RBI.getRegBank(SrcReg, MRI, TRI);

  const TargetRegisterClass *DstRC = getRegClassForTypeOnBank(DstTy, DstRB);
  const TargetRegisterClass *SrcRC = getRegClassForTypeOnBank(SrcTy, SrcRB);

  if (!DstRC || !SrcRC) {
    LLVM_DEBUG(
        dbgs() << "Unable to determine TargetRegisterClass for G_TRUNC\n");
    return false;
  }

  // Try to constrain the registers to their classes
  if (!TriCoreRegisterBankInfo::constrainGenericRegister(DstReg, *DstRC, MRI) ||
      !TriCoreRegisterBankInfo::constrainGenericRegister(SrcReg, *SrcRC, MRI)) {
    LLVM_DEBUG(dbgs() << "Failed to constrain G_TRUNC\n");
    return false;
  }

  // Change G_TRUNC to COPY, possibly using a subregister
  if (DstRC == SrcRC) {
    // Nothing to do
  } else if ((DstRC == &TriCore::DataRegsRegClass &&
              SrcRC == &TriCore::ExtDataRegsRegClass) ||
             (DstRC == &TriCore::AddrRegsRegClass &&
              SrcRC == &TriCore::ExtAddrRegsRegClass)) {
    // Use subregister copy
    const unsigned SubRegIdx = DstRB.getID() == TriCore::DataRegBankID
                                   ? TriCore::dsub0
                                   : TriCore::asub0;
    I.getOperand(1).setSubReg(SubRegIdx);
  } else {
    LLVM_DEBUG(dbgs() << "Unhandled mismatched register classes in G_TRUNC\n");
    return false;
  }

  I.setDesc(TII.get(TargetOpcode::COPY));
  return true;
}

namespace llvm {
InstructionSelector *
createTriCoreInstructionSelector(const TriCoreTargetMachine &TM,
                                 TriCoreSubtarget &Subtarget,
                                 TriCoreRegisterBankInfo &RBI) {
  return new TriCoreInstructionSelector(TM, Subtarget, RBI);
}
} // end namespace llvm
