
Selected circuits
===================
 - **Circuit**: 7-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters
 - **References**: 
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul7u_pwr_0_277_ep_00 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_277_ep_00_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_277_ep_00_pdk45.v)]  [[C](mul7u_pwr_0_277_ep_00.c)] |
| mul7u_pwr_0_263_ep_77 | 0.025 % | 0.092 % | 77.61 % | 0.72 % | 30 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_263_ep_77_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_263_ep_77_pdk45.v)]  [[C](mul7u_pwr_0_263_ep_77.c)] |
| mul7u_pwr_0_254_ep_79 | 0.027 % | 0.092 % | 79.54 % | 0.76 % | 34 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_254_ep_79_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_254_ep_79_pdk45.v)]  [[C](mul7u_pwr_0_254_ep_79.c)] |
| mul7u_pwr_0_252_ep_82 | 0.03 % | 0.092 % | 82.61 % | 0.98 % | 40 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_252_ep_82_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_252_ep_82_pdk45.v)]  [[C](mul7u_pwr_0_252_ep_82.c)] |
| mul7u_pwr_0_238_ep_85 | 0.058 % | 0.19 % | 85.08 % | 1.68 % | 155 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_238_ep_85_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_238_ep_85_pdk45.v)]  [[C](mul7u_pwr_0_238_ep_85.c)] |
| mul7u_pwr_0_235_ep_87 | 0.051 % | 0.19 % | 87.35 % | 1.44 % | 115 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_235_ep_87_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_235_ep_87_pdk45.v)]  [[C](mul7u_pwr_0_235_ep_87.c)] |
| mul7u_pwr_0_204_ep_92 | 0.13 % | 0.49 % | 92.88 % | 3.06 % | 709 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_204_ep_92_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_204_ep_92_pdk45.v)]  [[C](mul7u_pwr_0_204_ep_92.c)] |
| mul7u_pwr_0_161_ep_95 | 0.24 % | 0.99 % | 95.40 % | 5.32 % | 2487 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_161_ep_95_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_161_ep_95_pdk45.v)]  [[C](mul7u_pwr_0_161_ep_95.c)] |
| mul7u_pwr_0_007_ep_98 | 5.09 % | 19 % | 98.41 % | 46.83 % | 1110712 |  [[Verilog<sub>generic</sub>](mul7u_pwr_0_007_ep_98_gen.v)] [[Verilog<sub>PDK45</sub>](mul7u_pwr_0_007_ep_98_pdk45.v)]  [[C](mul7u_pwr_0_007_ep_98.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             