// Seed: 183024831
module module_0 #(
    parameter id_16 = 32'd2,
    parameter id_26 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      _id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  final begin : LABEL_0
    $clog2(13);
    ;
  end
  assign id_30[id_16] = id_12[id_26];
  wire id_32;
  tri1 id_33 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_2 = 32'd62,
    parameter id_4 = 32'd70
) (
    input supply0 id_0,
    input wor _id_1,
    input wire _id_2
);
  logic _id_4;
  ;
  `define pp_5 0
  logic [id_1 : ~  id_4] id_6;
  ;
  supply0 [1 : -1  ==  -1] id_7;
  wire id_8;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_6
  );
  wire id_9;
  logic [id_2 : id_2] id_10, id_11 = -1;
endmodule
