\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+dma.h File Reference}
\label{stm32g0xx__hal__dma_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_dma.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_dma.h}}


Header file of DMA HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+ll\+\_\+dma.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ DMA\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Configuration Structure definition. \end{DoxyCompactList}\item 
struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NONE}~0x00000000U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TE}~0x00000001U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NO\+\_\+\+XFER}~0x00000004U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TIMEOUT}~0x00000020U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+PARAM}~0x00000040U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+BUSY}~0x00000080U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+SUPPORTED}~0x00000100U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+SYNC}~0x00000200U
\item 
\#define \textbf{ HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+REQGEN}~0x00000400U
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+MEM2\+MEM}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+MEM2\+MEM
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR0}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR0
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR2}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR2
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR3}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR3
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+ADC1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+ADC1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C1\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C1\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C2\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C2\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI1\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI1\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI2\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI2\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH2}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH2
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH3}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH3
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH4}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH4
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+TRIG\+\_\+\+COM}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+TRIG\+\_\+\+COM
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+UP}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+UP
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+CH1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH2}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+CH2
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH3}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+CH3
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+CH4}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+CH4
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+TRIG}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+TRIG
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM3\+\_\+\+UP}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM3\+\_\+\+UP
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+CH1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM16\+\_\+\+CH1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+COM}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM16\+\_\+\+COM
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+UP}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM16\+\_\+\+UP
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+CH1}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM17\+\_\+\+CH1
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+COM}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM17\+\_\+\+COM
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+UP}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM17\+\_\+\+UP
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART1\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART1\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+RX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART2\+\_\+\+RX
\item 
\#define \textbf{ DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+TX}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART2\+\_\+\+TX
\item 
\#define \textbf{ DMA\+\_\+\+MAX\+\_\+\+REQUEST}~LL\+\_\+\+DMAMUX\+\_\+\+MAX\+\_\+\+REQ
\item 
\#define \textbf{ DMA\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY
\item 
\#define \textbf{ DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH
\item 
\#define \textbf{ DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY
\item 
\#define \textbf{ DMA\+\_\+\+PINC\+\_\+\+ENABLE}~LL\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+INCREMENT
\item 
\#define \textbf{ DMA\+\_\+\+PINC\+\_\+\+DISABLE}~LL\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+NOINCREMENT
\item 
\#define \textbf{ DMA\+\_\+\+MINC\+\_\+\+ENABLE}~LL\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INCREMENT
\item 
\#define \textbf{ DMA\+\_\+\+MINC\+\_\+\+DISABLE}~LL\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+NOINCREMENT
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+BYTE}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+BYTE
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+HALFWORD}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+HALFWORD
\item 
\#define \textbf{ DMA\+\_\+\+PDATAALIGN\+\_\+\+WORD}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+WORD
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+BYTE}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+BYTE
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+HALFWORD}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+HALFWORD
\item 
\#define \textbf{ DMA\+\_\+\+MDATAALIGN\+\_\+\+WORD}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+WORD
\item 
\#define \textbf{ DMA\+\_\+\+NORMAL}~LL\+\_\+\+DMA\+\_\+\+MODE\+\_\+\+NORMAL
\item 
\#define \textbf{ DMA\+\_\+\+CIRCULAR}~LL\+\_\+\+DMA\+\_\+\+MODE\+\_\+\+CIRCULAR
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+LOW}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+LOW
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+HIGH}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+HIGH
\item 
\#define \textbf{ DMA\+\_\+\+PRIORITY\+\_\+\+VERY\+\_\+\+HIGH}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+VERYHIGH
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TC}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TCIE}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+HT}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+HTIE}
\item 
\#define \textbf{ DMA\+\_\+\+IT\+\_\+\+TE}~\textbf{ DMA\+\_\+\+CCR\+\_\+\+TEIE}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GI1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF1}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF1}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF1}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE1}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF1}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GI2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF2}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF2}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF2}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE2}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF2}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GI3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF3}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF3}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF3}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE3}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF3}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GI4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF4}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF4}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF4}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE4}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF4}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+GI5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+GIF5}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TC5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TCIF5}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+HT5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+HTIF5}
\item 
\#define \textbf{ DMA\+\_\+\+FLAG\+\_\+\+TE5}~\textbf{ DMA\+\_\+\+ISR\+\_\+\+TEIF5}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET})
\begin{DoxyCompactList}\small\item\em Reset DMA handle state. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR $\vert$=  \textbf{ DMA\+\_\+\+CCR\+\_\+\+EN})
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&=  $\sim$\textbf{ DMA\+\_\+\+CCR\+\_\+\+EN})
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TC\+\_\+\+FLAG\+\_\+\+INDEX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel transfer complete flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+HT\+\_\+\+FLAG\+\_\+\+INDEX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel half transfer complete flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TE\+\_\+\+FLAG\+\_\+\+INDEX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel transfer error flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+GI\+\_\+\+FLAG\+\_\+\+INDEX}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel Global interrupt flag. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\textbf{ DMA1}-\/$>$ISR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the DMA Channel pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\textbf{ DMA1}-\/$>$IFCR $\vert$= (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the DMA Channel pending flags. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Check whether the specified DMA Channel interrupt is enabled or disabled. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+COUNTER}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNDTR)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMA Channel transfer. \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+DIRECTION}(DIRECTION)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+BUFFER\+\_\+\+SIZE}(SIZE)~(((SIZE) $>$= 0x1U) \&\& ((SIZE) $<$ \textbf{ DMA\+\_\+\+CNDTR\+\_\+\+NDT}))
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+INC\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}(STATE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+REQUEST}(REQUEST)~((REQUEST) $<$= \textbf{ DMA\+\_\+\+MAX\+\_\+\+REQUEST})
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+DATA\+\_\+\+SIZE}(SIZE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+DATA\+\_\+\+SIZE}(SIZE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+MODE}(MODE)
\item 
\#define \textbf{ IS\+\_\+\+DMA\+\_\+\+PRIORITY}(PRIORITY)
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \textbf{ \+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def} \textbf{ DMA\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} \{ \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+READY} = 0x01U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+BUSY} = 0x02U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+TIMEOUT} = 0x03U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA State structures definition. \end{DoxyCompactList}\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def} \{ \textbf{ HAL\+\_\+\+DMA\+\_\+\+FULL\+\_\+\+TRANSFER} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+HALF\+\_\+\+TRANSFER} = 0x01U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Error Code structure definition. \end{DoxyCompactList}\item 
enum \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} \{ \newline
\textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+CPLT\+\_\+\+CB\+\_\+\+ID} = 0x00U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+HALFCPLT\+\_\+\+CB\+\_\+\+ID} = 0x01U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ERROR\+\_\+\+CB\+\_\+\+ID} = 0x02U
, \textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ABORT\+\_\+\+CB\+\_\+\+ID} = 0x03U
, \newline
\textbf{ HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ALL\+\_\+\+CB\+\_\+\+ID} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Callback ID structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Init} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+De\+Init} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Start} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Start\+\_\+\+IT} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Abort} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Abort\+\_\+\+IT} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Poll\+For\+Transfer} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def} Complete\+Level, uint32\+\_\+t Timeout)
\item 
void \textbf{ HAL\+\_\+\+DMA\+\_\+\+IRQHandler} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Register\+Callback} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} Callback\+ID, void($\ast$p\+Callback)(\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$\+\_\+hdma))
\item 
\textbf{ HAL\+\_\+\+Status\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Un\+Register\+Callback} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma, \textbf{ HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def} Callback\+ID)
\item 
\textbf{ HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def} \textbf{ HAL\+\_\+\+DMA\+\_\+\+Get\+State} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\item 
uint32\+\_\+t \textbf{ HAL\+\_\+\+DMA\+\_\+\+Get\+Error} (\textbf{ DMA\+\_\+\+Handle\+Type\+Def} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of DMA HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 