{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542955141842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542955141850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 01:39:01 2018 " "Processing started: Fri Nov 23 01:39:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542955141850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955141850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955141850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542955142885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542955142885 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "data_game_flow.v(111) " "Verilog HDL Module Instantiation warning at data_game_flow.v(111): ignored dangling comma in List of Port Connections" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955157713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157716 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(36) " "Verilog HDL Declaration information at control_game_flow.v(36): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(42) " "Verilog HDL Declaration information at control_game_flow.v(42): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(48) " "Verilog HDL Declaration information at control_game_flow.v(48): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(53) " "Verilog HDL Declaration information at control_game_flow.v(53): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157740 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542955157899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(74) " "Verilog HDL Module Instantiation warning at CARS.v(74): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955157914 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(92) " "Verilog HDL Module Instantiation warning at CARS.v(92): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955157915 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(110) " "Verilog HDL Module Instantiation warning at CARS.v(110): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955157915 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CARS.v(128) " "Verilog HDL Module Instantiation warning at CARS.v(128): ignored dangling comma in List of Port Connections" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542955157915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157919 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542955157919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157919 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "DRAW_TOWER control_game_flow.v(95) " "Verilog HDL error at control_game_flow.v(95): object \"DRAW_TOWER\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 95 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157924 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "delay control_game_flow.v(232) " "Verilog HDL error at control_game_flow.v(232): object \"delay\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 232 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157925 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "draw_car control_game_flow.v(235) " "Verilog HDL error at control_game_flow.v(235): value must not be assigned to nonvariable \"draw_car\"" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 235 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "draw_wait control_game_flow.v(238) " "Verilog HDL error at control_game_flow.v(238): object \"draw_wait\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 238 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "delay control_game_flow.v(246) " "Verilog HDL error at control_game_flow.v(246): object \"delay\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 246 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "draw_car control_game_flow.v(249) " "Verilog HDL error at control_game_flow.v(249): value must not be assigned to nonvariable \"draw_car\"" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 249 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "draw_wait control_game_flow.v(252) " "Verilog HDL error at control_game_flow.v(252): object \"draw_wait\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 252 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "delay control_game_flow.v(260) " "Verilog HDL error at control_game_flow.v(260): object \"delay\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 260 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_NONVARIABLE_ASSIGNMENT" "draw_car control_game_flow.v(263) " "Verilog HDL error at control_game_flow.v(263): value must not be assigned to nonvariable \"draw_car\"" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 263 0 0 } }  } 0 10049 "Verilog HDL error at %2!s!: value must not be assigned to nonvariable \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "draw_wait control_game_flow.v(266) " "Verilog HDL error at control_game_flow.v(266): object \"draw_wait\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 266 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542955157927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955157999 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542955158162 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 01:39:18 2018 " "Processing ended: Fri Nov 23 01:39:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542955158162 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542955158162 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542955158162 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955158162 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542955159064 ""}
