\doxysection{Core/\+Inc/main.h File Reference}
\hypertarget{main_8h}{}\label{main_8h}\index{Core/Inc/main.h@{Core/Inc/main.h}}


\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{main_8h_a5dae5c66a2fb82ae243304f213f3eb2c}{CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+3
\item 
\#define \mbox{\hyperlink{main_8h_a7376069a8614f3df165407bb66f3bf96}{CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+GPIO\+\_\+\+Port}}~GPIOE
\item 
\#define \mbox{\hyperlink{main_8h_a7d43c0c8b91a6510d9f474f78f57e5c9}{PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+14
\item 
\#define \mbox{\hyperlink{main_8h_ac1324283f34366c96d7372e4ee4c603a}{PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a4b7e48c6ffe3574f97f8fce18cae84de}{PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+15
\item 
\#define \mbox{\hyperlink{main_8h_a77c4021efe27a551dc9d2884422b0fae}{PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_addb0c037a01bd73baaf9f7d5a0379ac4}{PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+0
\item 
\#define \mbox{\hyperlink{main_8h_af8885fc2f50640cd8bb5084cd998088b}{PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}}~GPIOH
\item 
\#define \mbox{\hyperlink{main_8h_ac4d4c1fdbc6cd7491c705bd332f15693}{PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+1
\item 
\#define \mbox{\hyperlink{main_8h_a5b80653bbe01e9d4f334c74bdc5bc9f6}{PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}}~GPIOH
\item 
\#define \mbox{\hyperlink{main_8h_a4906d24ad629543e7b4c2d65a5cd1b9f}{OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+0
\item 
\#define \mbox{\hyperlink{main_8h_a2576ccc509ae6bbef01dc3e7bfd63d7d}{OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_aea51bcb3fe50a8b747169a864b413229}{PDM\+\_\+\+OUT\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+3
\item 
\#define \mbox{\hyperlink{main_8h_a4280a19febddfe45250a2bf9f8207426}{PDM\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a31ac298fbbc8a1d6de1dc4577a108232}{B1\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+0
\item 
\#define \mbox{\hyperlink{main_8h_a4926b92dcb220e465850d9616c27e171}{B1\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a8d26b516935502e7b9bcac3c5529557d}{I2\+S3\+\_\+\+WS\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+4
\item 
\#define \mbox{\hyperlink{main_8h_a5f9f07a2cadcf2722802bd7c0ea7ee40}{I2\+S3\+\_\+\+WS\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a4282a56cacbdee5eee2349b34e349e6b}{SPI1\+\_\+\+SCK\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+5
\item 
\#define \mbox{\hyperlink{main_8h_aab3c54e5a01694dbec8caf22db8a4cc0}{SPI1\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a9a4ecec51a21170be8c34706955c03ca}{SPI1\+\_\+\+MISO\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+6
\item 
\#define \mbox{\hyperlink{main_8h_a35a9c248e29ddc8522e08a3940a96c76}{SPI1\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a2adcc6277c16a129f1346aeb6693d12d}{SPI1\+\_\+\+MOSI\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+7
\item 
\#define \mbox{\hyperlink{main_8h_a66d81b5cb6fbf068d7a6eb9d16b9af97}{SPI1\+\_\+\+MOSI\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a0a57179c5e3e6f6d482ba10d991e4456}{Right\+Sensor\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+0
\item 
\#define \mbox{\hyperlink{main_8h_a612e07b06e48d3d6480cb50bdf7ef1fc}{Right\+Sensor\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_adc9e7b6bc16d2170c94594adab486663}{Left\+Sensor\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+1
\item 
\#define \mbox{\hyperlink{main_8h_a163c9e6f493dba4cb4f5dece50145180}{Left\+Sensor\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_aebae48d3fc48ba1ec453ecd93f5f4b43}{BOOT1\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+2
\item 
\#define \mbox{\hyperlink{main_8h_a70e2b63cb50fea2a3fae3e13112e3e20}{BOOT1\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a5e46e99f23a8c7201f3249160b16270e}{CLK\+\_\+\+IN\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+10
\item 
\#define \mbox{\hyperlink{main_8h_a238728ef54305e7dd137cac7cc80e6fb}{CLK\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a5cf918412fe301c5c4c2c306fe154ab4}{MI0\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+11
\item 
\#define \mbox{\hyperlink{main_8h_a9a8d12b9b653a866e28133583b5f1b1b}{MI0\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a91aaf69ab3b66db3f42492391766a9df}{MI1\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+12
\item 
\#define \mbox{\hyperlink{main_8h_aeb90b91ca9c090b81e596a4647542e67}{MI1\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a9d39c69918e2cc4ee6253be7b2d99b82}{MD0\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+13
\item 
\#define \mbox{\hyperlink{main_8h_a89e0d9c8bd690c656ecafc3a0b5edc01}{MD0\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a65620a087e1155afd7848e9abefed1dd}{MD1\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+14
\item 
\#define \mbox{\hyperlink{main_8h_a42ea87912281d67bd0cff54a131e1be7}{MD1\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a6664d0311f9f672b321e0daff34b7ad4}{LD4\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+12
\item 
\#define \mbox{\hyperlink{main_8h_a4cc05543336aab13c54fd6aa62fd4523}{LD4\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_a71154fae0eacbdf882bd1481164f0652}{LD3\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+13
\item 
\#define \mbox{\hyperlink{main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f}{LD3\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_aee7b888dd4dbc9a801963f319ed98b11}{LD5\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+14
\item 
\#define \mbox{\hyperlink{main_8h_a58b48323bdbf7421c8d6e9e3e050ebad}{LD5\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_af752fb7d74e778ecaf48784c6f2fa107}{LD6\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+15
\item 
\#define \mbox{\hyperlink{main_8h_a4154850b2c5b4cfc8bbdd4c3b5abd0eb}{LD6\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_a32eba9ed6302e631c1bd39e3dcd4700f}{Wall\+Sensor\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+6
\item 
\#define \mbox{\hyperlink{main_8h_a6e3f4df0ad1ae50fa8cf85f0612243a6}{Wall\+Sensor\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_ad5070a742757d17684fb3d06a60a15d4}{Line\+Sensor\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+7
\item 
\#define \mbox{\hyperlink{main_8h_a3207d98854f1e48e9bf8bd81f47ae02f}{Line\+Sensor\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a15bb6bb710520de471998d52b6c2f87f}{Vel\+\_\+\+I\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+8
\item 
\#define \mbox{\hyperlink{main_8h_a7aaf25e3692dcbe045bc96b8c4c86588}{Vel\+\_\+\+I\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a13d4119d489455bbeed24a178ed6435e}{Vel\+\_\+\+D\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+9
\item 
\#define \mbox{\hyperlink{main_8h_af4f7beaba38bdb5633c3c61f35a59e6a}{Vel\+\_\+\+D\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a29d654dfa7f64c8e67b6d2fe85f2298e}{VBUS\+\_\+\+FS\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+9
\item 
\#define \mbox{\hyperlink{main_8h_a1fa7cc3eb3439f24f5963e33cb04510d}{VBUS\+\_\+\+FS\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a95eb2b06faed226575e4f319f76efc8c}{OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+10
\item 
\#define \mbox{\hyperlink{main_8h_ae2468b01ae5c68e6aaa93b83fdc89abf}{OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_a29157cfd259518562da456a42924bc48}{OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+11
\item 
\#define \mbox{\hyperlink{main_8h_ade6d56d300ee56497bdc2915a29d0e9d}{OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_abb6023b5dd0bbbe81e53018c435af61d}{OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+12
\item 
\#define \mbox{\hyperlink{main_8h_a5203f09c46ff7a042660a5fd5af2d0db}{OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_ac30893c7c5dd78cf02632dc653c3e74e}{SWDIO\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+13
\item 
\#define \mbox{\hyperlink{main_8h_a0d6c5c9d267a552e5bb02eb57498f683}{SWDIO\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_ad2e9165c92edc48968db01ca88c27822}{SWCLK\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+14
\item 
\#define \mbox{\hyperlink{main_8h_a54d419ccaa2653d1bceae3f1a7206890}{SWCLK\+\_\+\+GPIO\+\_\+\+Port}}~GPIOA
\item 
\#define \mbox{\hyperlink{main_8h_aa039bdf9c0cd6920ac00eec49cb04a58}{I2\+S3\+\_\+\+SCK\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+10
\item 
\#define \mbox{\hyperlink{main_8h_a83c81576678e4b2dd92d18b33baeff19}{I2\+S3\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a47ff388ce6e407609e3a10b290365752}{I2\+S3\+\_\+\+SD\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+12
\item 
\#define \mbox{\hyperlink{main_8h_acfc51ff1d889336bb539f0eceb494a8e}{I2\+S3\+\_\+\+SD\+\_\+\+GPIO\+\_\+\+Port}}~GPIOC
\item 
\#define \mbox{\hyperlink{main_8h_a2f3e6e13c04b994c6058e37ecb83e24d}{Audio\+\_\+\+RST\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+4
\item 
\#define \mbox{\hyperlink{main_8h_a123a8e625fce2076aab4937fa36c7727}{Audio\+\_\+\+RST\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_a6309490f48597e6babbceea1d42f3098}{OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+5
\item 
\#define \mbox{\hyperlink{main_8h_a19f80096efa2ccb7bc032c1816b3edbf}{OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+GPIO\+\_\+\+Port}}~GPIOD
\item 
\#define \mbox{\hyperlink{main_8h_a92aba89301afeefb00b6dfbc6e874027}{SWO\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+3
\item 
\#define \mbox{\hyperlink{main_8h_a1540b1bd5614d42feb933c5b943263c0}{SWO\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_afc1d460b6a9ac94b98626e163d460f05}{Audio\+\_\+\+SCL\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+6
\item 
\#define \mbox{\hyperlink{main_8h_a4f00e59c94d190aa7b72d5a8009159c8}{Audio\+\_\+\+SCL\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_a5f71ac5e8bb6b2e735e97cdace189ed7}{Audio\+\_\+\+SDA\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+9
\item 
\#define \mbox{\hyperlink{main_8h_ab7a9f069d52eecb5bab60ec76990fb93}{Audio\+\_\+\+SDA\+\_\+\+GPIO\+\_\+\+Port}}~GPIOB
\item 
\#define \mbox{\hyperlink{main_8h_aedae192e198dc4a023c277564019a424}{MEMS\+\_\+\+INT2\+\_\+\+Pin}}~GPIO\+\_\+\+PIN\+\_\+1
\item 
\#define \mbox{\hyperlink{main_8h_a1595caf6a5809bd945b50aef66ea6705}{MEMS\+\_\+\+INT2\+\_\+\+GPIO\+\_\+\+Port}}~GPIOE
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{main_8h_ae70bce6c39d0b570a7523b86738cec4b}{HAL\+\_\+\+TIM\+\_\+\+Msp\+Post\+Init}} (TIM\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}htim)
\item 
void \mbox{\hyperlink{main_8h_a1730ffe1e560465665eb47d9264826f9}{Error\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function is executed in case of error occurrence. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2025 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\label{doc-define-members}
\Hypertarget{main_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{main_8h_a123a8e625fce2076aab4937fa36c7727}\index{main.h@{main.h}!Audio\_RST\_GPIO\_Port@{Audio\_RST\_GPIO\_Port}}
\index{Audio\_RST\_GPIO\_Port@{Audio\_RST\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_RST\_GPIO\_Port}{Audio\_RST\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a123a8e625fce2076aab4937fa36c7727} 
\#define Audio\+\_\+\+RST\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_a2f3e6e13c04b994c6058e37ecb83e24d}\index{main.h@{main.h}!Audio\_RST\_Pin@{Audio\_RST\_Pin}}
\index{Audio\_RST\_Pin@{Audio\_RST\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_RST\_Pin}{Audio\_RST\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a2f3e6e13c04b994c6058e37ecb83e24d} 
\#define Audio\+\_\+\+RST\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+4}

\Hypertarget{main_8h_a4f00e59c94d190aa7b72d5a8009159c8}\index{main.h@{main.h}!Audio\_SCL\_GPIO\_Port@{Audio\_SCL\_GPIO\_Port}}
\index{Audio\_SCL\_GPIO\_Port@{Audio\_SCL\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_SCL\_GPIO\_Port}{Audio\_SCL\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4f00e59c94d190aa7b72d5a8009159c8} 
\#define Audio\+\_\+\+SCL\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_afc1d460b6a9ac94b98626e163d460f05}\index{main.h@{main.h}!Audio\_SCL\_Pin@{Audio\_SCL\_Pin}}
\index{Audio\_SCL\_Pin@{Audio\_SCL\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_SCL\_Pin}{Audio\_SCL\_Pin}}
{\footnotesize\ttfamily \label{main_8h_afc1d460b6a9ac94b98626e163d460f05} 
\#define Audio\+\_\+\+SCL\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+6}

\Hypertarget{main_8h_ab7a9f069d52eecb5bab60ec76990fb93}\index{main.h@{main.h}!Audio\_SDA\_GPIO\_Port@{Audio\_SDA\_GPIO\_Port}}
\index{Audio\_SDA\_GPIO\_Port@{Audio\_SDA\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_SDA\_GPIO\_Port}{Audio\_SDA\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_ab7a9f069d52eecb5bab60ec76990fb93} 
\#define Audio\+\_\+\+SDA\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a5f71ac5e8bb6b2e735e97cdace189ed7}\index{main.h@{main.h}!Audio\_SDA\_Pin@{Audio\_SDA\_Pin}}
\index{Audio\_SDA\_Pin@{Audio\_SDA\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Audio\_SDA\_Pin}{Audio\_SDA\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a5f71ac5e8bb6b2e735e97cdace189ed7} 
\#define Audio\+\_\+\+SDA\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+9}

\Hypertarget{main_8h_a4926b92dcb220e465850d9616c27e171}\index{main.h@{main.h}!B1\_GPIO\_Port@{B1\_GPIO\_Port}}
\index{B1\_GPIO\_Port@{B1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{B1\_GPIO\_Port}{B1\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4926b92dcb220e465850d9616c27e171} 
\#define B1\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a31ac298fbbc8a1d6de1dc4577a108232}\index{main.h@{main.h}!B1\_Pin@{B1\_Pin}}
\index{B1\_Pin@{B1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{B1\_Pin}{B1\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a31ac298fbbc8a1d6de1dc4577a108232} 
\#define B1\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+0}

\Hypertarget{main_8h_a70e2b63cb50fea2a3fae3e13112e3e20}\index{main.h@{main.h}!BOOT1\_GPIO\_Port@{BOOT1\_GPIO\_Port}}
\index{BOOT1\_GPIO\_Port@{BOOT1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{BOOT1\_GPIO\_Port}{BOOT1\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a70e2b63cb50fea2a3fae3e13112e3e20} 
\#define BOOT1\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_aebae48d3fc48ba1ec453ecd93f5f4b43}\index{main.h@{main.h}!BOOT1\_Pin@{BOOT1\_Pin}}
\index{BOOT1\_Pin@{BOOT1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{BOOT1\_Pin}{BOOT1\_Pin}}
{\footnotesize\ttfamily \label{main_8h_aebae48d3fc48ba1ec453ecd93f5f4b43} 
\#define BOOT1\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+2}

\Hypertarget{main_8h_a238728ef54305e7dd137cac7cc80e6fb}\index{main.h@{main.h}!CLK\_IN\_GPIO\_Port@{CLK\_IN\_GPIO\_Port}}
\index{CLK\_IN\_GPIO\_Port@{CLK\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{CLK\_IN\_GPIO\_Port}{CLK\_IN\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a238728ef54305e7dd137cac7cc80e6fb} 
\#define CLK\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a5e46e99f23a8c7201f3249160b16270e}\index{main.h@{main.h}!CLK\_IN\_Pin@{CLK\_IN\_Pin}}
\index{CLK\_IN\_Pin@{CLK\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{CLK\_IN\_Pin}{CLK\_IN\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a5e46e99f23a8c7201f3249160b16270e} 
\#define CLK\+\_\+\+IN\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+10}

\Hypertarget{main_8h_a7376069a8614f3df165407bb66f3bf96}\index{main.h@{main.h}!CS\_I2C\_SPI\_GPIO\_Port@{CS\_I2C\_SPI\_GPIO\_Port}}
\index{CS\_I2C\_SPI\_GPIO\_Port@{CS\_I2C\_SPI\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{CS\_I2C\_SPI\_GPIO\_Port}{CS\_I2C\_SPI\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a7376069a8614f3df165407bb66f3bf96} 
\#define CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+GPIO\+\_\+\+Port~GPIOE}

\Hypertarget{main_8h_a5dae5c66a2fb82ae243304f213f3eb2c}\index{main.h@{main.h}!CS\_I2C\_SPI\_Pin@{CS\_I2C\_SPI\_Pin}}
\index{CS\_I2C\_SPI\_Pin@{CS\_I2C\_SPI\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{CS\_I2C\_SPI\_Pin}{CS\_I2C\_SPI\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a5dae5c66a2fb82ae243304f213f3eb2c} 
\#define CS\+\_\+\+I2\+C\+\_\+\+SPI\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+3}

\Hypertarget{main_8h_a83c81576678e4b2dd92d18b33baeff19}\index{main.h@{main.h}!I2S3\_SCK\_GPIO\_Port@{I2S3\_SCK\_GPIO\_Port}}
\index{I2S3\_SCK\_GPIO\_Port@{I2S3\_SCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_SCK\_GPIO\_Port}{I2S3\_SCK\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a83c81576678e4b2dd92d18b33baeff19} 
\#define I2\+S3\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_aa039bdf9c0cd6920ac00eec49cb04a58}\index{main.h@{main.h}!I2S3\_SCK\_Pin@{I2S3\_SCK\_Pin}}
\index{I2S3\_SCK\_Pin@{I2S3\_SCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_SCK\_Pin}{I2S3\_SCK\_Pin}}
{\footnotesize\ttfamily \label{main_8h_aa039bdf9c0cd6920ac00eec49cb04a58} 
\#define I2\+S3\+\_\+\+SCK\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+10}

\Hypertarget{main_8h_acfc51ff1d889336bb539f0eceb494a8e}\index{main.h@{main.h}!I2S3\_SD\_GPIO\_Port@{I2S3\_SD\_GPIO\_Port}}
\index{I2S3\_SD\_GPIO\_Port@{I2S3\_SD\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_SD\_GPIO\_Port}{I2S3\_SD\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_acfc51ff1d889336bb539f0eceb494a8e} 
\#define I2\+S3\+\_\+\+SD\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a47ff388ce6e407609e3a10b290365752}\index{main.h@{main.h}!I2S3\_SD\_Pin@{I2S3\_SD\_Pin}}
\index{I2S3\_SD\_Pin@{I2S3\_SD\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_SD\_Pin}{I2S3\_SD\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a47ff388ce6e407609e3a10b290365752} 
\#define I2\+S3\+\_\+\+SD\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+12}

\Hypertarget{main_8h_a5f9f07a2cadcf2722802bd7c0ea7ee40}\index{main.h@{main.h}!I2S3\_WS\_GPIO\_Port@{I2S3\_WS\_GPIO\_Port}}
\index{I2S3\_WS\_GPIO\_Port@{I2S3\_WS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_WS\_GPIO\_Port}{I2S3\_WS\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a5f9f07a2cadcf2722802bd7c0ea7ee40} 
\#define I2\+S3\+\_\+\+WS\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a8d26b516935502e7b9bcac3c5529557d}\index{main.h@{main.h}!I2S3\_WS\_Pin@{I2S3\_WS\_Pin}}
\index{I2S3\_WS\_Pin@{I2S3\_WS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{I2S3\_WS\_Pin}{I2S3\_WS\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a8d26b516935502e7b9bcac3c5529557d} 
\#define I2\+S3\+\_\+\+WS\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+4}

\Hypertarget{main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f}\index{main.h@{main.h}!LD3\_GPIO\_Port@{LD3\_GPIO\_Port}}
\index{LD3\_GPIO\_Port@{LD3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD3\_GPIO\_Port}{LD3\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f} 
\#define LD3\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_a71154fae0eacbdf882bd1481164f0652}\index{main.h@{main.h}!LD3\_Pin@{LD3\_Pin}}
\index{LD3\_Pin@{LD3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD3\_Pin}{LD3\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a71154fae0eacbdf882bd1481164f0652} 
\#define LD3\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+13}

\Hypertarget{main_8h_a4cc05543336aab13c54fd6aa62fd4523}\index{main.h@{main.h}!LD4\_GPIO\_Port@{LD4\_GPIO\_Port}}
\index{LD4\_GPIO\_Port@{LD4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD4\_GPIO\_Port}{LD4\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4cc05543336aab13c54fd6aa62fd4523} 
\#define LD4\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_a6664d0311f9f672b321e0daff34b7ad4}\index{main.h@{main.h}!LD4\_Pin@{LD4\_Pin}}
\index{LD4\_Pin@{LD4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD4\_Pin}{LD4\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a6664d0311f9f672b321e0daff34b7ad4} 
\#define LD4\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+12}

\Hypertarget{main_8h_a58b48323bdbf7421c8d6e9e3e050ebad}\index{main.h@{main.h}!LD5\_GPIO\_Port@{LD5\_GPIO\_Port}}
\index{LD5\_GPIO\_Port@{LD5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD5\_GPIO\_Port}{LD5\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a58b48323bdbf7421c8d6e9e3e050ebad} 
\#define LD5\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_aee7b888dd4dbc9a801963f319ed98b11}\index{main.h@{main.h}!LD5\_Pin@{LD5\_Pin}}
\index{LD5\_Pin@{LD5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD5\_Pin}{LD5\_Pin}}
{\footnotesize\ttfamily \label{main_8h_aee7b888dd4dbc9a801963f319ed98b11} 
\#define LD5\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+14}

\Hypertarget{main_8h_a4154850b2c5b4cfc8bbdd4c3b5abd0eb}\index{main.h@{main.h}!LD6\_GPIO\_Port@{LD6\_GPIO\_Port}}
\index{LD6\_GPIO\_Port@{LD6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD6\_GPIO\_Port}{LD6\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4154850b2c5b4cfc8bbdd4c3b5abd0eb} 
\#define LD6\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_af752fb7d74e778ecaf48784c6f2fa107}\index{main.h@{main.h}!LD6\_Pin@{LD6\_Pin}}
\index{LD6\_Pin@{LD6\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD6\_Pin}{LD6\_Pin}}
{\footnotesize\ttfamily \label{main_8h_af752fb7d74e778ecaf48784c6f2fa107} 
\#define LD6\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+15}

\Hypertarget{main_8h_a163c9e6f493dba4cb4f5dece50145180}\index{main.h@{main.h}!LeftSensor\_GPIO\_Port@{LeftSensor\_GPIO\_Port}}
\index{LeftSensor\_GPIO\_Port@{LeftSensor\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LeftSensor\_GPIO\_Port}{LeftSensor\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a163c9e6f493dba4cb4f5dece50145180} 
\#define Left\+Sensor\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_adc9e7b6bc16d2170c94594adab486663}\index{main.h@{main.h}!LeftSensor\_Pin@{LeftSensor\_Pin}}
\index{LeftSensor\_Pin@{LeftSensor\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LeftSensor\_Pin}{LeftSensor\_Pin}}
{\footnotesize\ttfamily \label{main_8h_adc9e7b6bc16d2170c94594adab486663} 
\#define Left\+Sensor\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+1}

\Hypertarget{main_8h_a3207d98854f1e48e9bf8bd81f47ae02f}\index{main.h@{main.h}!LineSensor\_GPIO\_Port@{LineSensor\_GPIO\_Port}}
\index{LineSensor\_GPIO\_Port@{LineSensor\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LineSensor\_GPIO\_Port}{LineSensor\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a3207d98854f1e48e9bf8bd81f47ae02f} 
\#define Line\+Sensor\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_ad5070a742757d17684fb3d06a60a15d4}\index{main.h@{main.h}!LineSensor\_Pin@{LineSensor\_Pin}}
\index{LineSensor\_Pin@{LineSensor\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LineSensor\_Pin}{LineSensor\_Pin}}
{\footnotesize\ttfamily \label{main_8h_ad5070a742757d17684fb3d06a60a15d4} 
\#define Line\+Sensor\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+7}

\Hypertarget{main_8h_a89e0d9c8bd690c656ecafc3a0b5edc01}\index{main.h@{main.h}!MD0\_GPIO\_Port@{MD0\_GPIO\_Port}}
\index{MD0\_GPIO\_Port@{MD0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MD0\_GPIO\_Port}{MD0\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a89e0d9c8bd690c656ecafc3a0b5edc01} 
\#define MD0\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a9d39c69918e2cc4ee6253be7b2d99b82}\index{main.h@{main.h}!MD0\_Pin@{MD0\_Pin}}
\index{MD0\_Pin@{MD0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MD0\_Pin}{MD0\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a9d39c69918e2cc4ee6253be7b2d99b82} 
\#define MD0\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+13}

\Hypertarget{main_8h_a42ea87912281d67bd0cff54a131e1be7}\index{main.h@{main.h}!MD1\_GPIO\_Port@{MD1\_GPIO\_Port}}
\index{MD1\_GPIO\_Port@{MD1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MD1\_GPIO\_Port}{MD1\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a42ea87912281d67bd0cff54a131e1be7} 
\#define MD1\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a65620a087e1155afd7848e9abefed1dd}\index{main.h@{main.h}!MD1\_Pin@{MD1\_Pin}}
\index{MD1\_Pin@{MD1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MD1\_Pin}{MD1\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a65620a087e1155afd7848e9abefed1dd} 
\#define MD1\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+14}

\Hypertarget{main_8h_a1595caf6a5809bd945b50aef66ea6705}\index{main.h@{main.h}!MEMS\_INT2\_GPIO\_Port@{MEMS\_INT2\_GPIO\_Port}}
\index{MEMS\_INT2\_GPIO\_Port@{MEMS\_INT2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MEMS\_INT2\_GPIO\_Port}{MEMS\_INT2\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a1595caf6a5809bd945b50aef66ea6705} 
\#define MEMS\+\_\+\+INT2\+\_\+\+GPIO\+\_\+\+Port~GPIOE}

\Hypertarget{main_8h_aedae192e198dc4a023c277564019a424}\index{main.h@{main.h}!MEMS\_INT2\_Pin@{MEMS\_INT2\_Pin}}
\index{MEMS\_INT2\_Pin@{MEMS\_INT2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MEMS\_INT2\_Pin}{MEMS\_INT2\_Pin}}
{\footnotesize\ttfamily \label{main_8h_aedae192e198dc4a023c277564019a424} 
\#define MEMS\+\_\+\+INT2\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+1}

\Hypertarget{main_8h_a9a8d12b9b653a866e28133583b5f1b1b}\index{main.h@{main.h}!MI0\_GPIO\_Port@{MI0\_GPIO\_Port}}
\index{MI0\_GPIO\_Port@{MI0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MI0\_GPIO\_Port}{MI0\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a9a8d12b9b653a866e28133583b5f1b1b} 
\#define MI0\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a5cf918412fe301c5c4c2c306fe154ab4}\index{main.h@{main.h}!MI0\_Pin@{MI0\_Pin}}
\index{MI0\_Pin@{MI0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MI0\_Pin}{MI0\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a5cf918412fe301c5c4c2c306fe154ab4} 
\#define MI0\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+11}

\Hypertarget{main_8h_aeb90b91ca9c090b81e596a4647542e67}\index{main.h@{main.h}!MI1\_GPIO\_Port@{MI1\_GPIO\_Port}}
\index{MI1\_GPIO\_Port@{MI1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MI1\_GPIO\_Port}{MI1\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_aeb90b91ca9c090b81e596a4647542e67} 
\#define MI1\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a91aaf69ab3b66db3f42492391766a9df}\index{main.h@{main.h}!MI1\_Pin@{MI1\_Pin}}
\index{MI1\_Pin@{MI1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MI1\_Pin}{MI1\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a91aaf69ab3b66db3f42492391766a9df} 
\#define MI1\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+12}

\Hypertarget{main_8h_ade6d56d300ee56497bdc2915a29d0e9d}\index{main.h@{main.h}!OTG\_FS\_DM\_GPIO\_Port@{OTG\_FS\_DM\_GPIO\_Port}}
\index{OTG\_FS\_DM\_GPIO\_Port@{OTG\_FS\_DM\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_DM\_GPIO\_Port}{OTG\_FS\_DM\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_ade6d56d300ee56497bdc2915a29d0e9d} 
\#define OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a29157cfd259518562da456a42924bc48}\index{main.h@{main.h}!OTG\_FS\_DM\_Pin@{OTG\_FS\_DM\_Pin}}
\index{OTG\_FS\_DM\_Pin@{OTG\_FS\_DM\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_DM\_Pin}{OTG\_FS\_DM\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a29157cfd259518562da456a42924bc48} 
\#define OTG\+\_\+\+FS\+\_\+\+DM\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+11}

\Hypertarget{main_8h_a5203f09c46ff7a042660a5fd5af2d0db}\index{main.h@{main.h}!OTG\_FS\_DP\_GPIO\_Port@{OTG\_FS\_DP\_GPIO\_Port}}
\index{OTG\_FS\_DP\_GPIO\_Port@{OTG\_FS\_DP\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_DP\_GPIO\_Port}{OTG\_FS\_DP\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a5203f09c46ff7a042660a5fd5af2d0db} 
\#define OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_abb6023b5dd0bbbe81e53018c435af61d}\index{main.h@{main.h}!OTG\_FS\_DP\_Pin@{OTG\_FS\_DP\_Pin}}
\index{OTG\_FS\_DP\_Pin@{OTG\_FS\_DP\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_DP\_Pin}{OTG\_FS\_DP\_Pin}}
{\footnotesize\ttfamily \label{main_8h_abb6023b5dd0bbbe81e53018c435af61d} 
\#define OTG\+\_\+\+FS\+\_\+\+DP\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+12}

\Hypertarget{main_8h_ae2468b01ae5c68e6aaa93b83fdc89abf}\index{main.h@{main.h}!OTG\_FS\_ID\_GPIO\_Port@{OTG\_FS\_ID\_GPIO\_Port}}
\index{OTG\_FS\_ID\_GPIO\_Port@{OTG\_FS\_ID\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_ID\_GPIO\_Port}{OTG\_FS\_ID\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_ae2468b01ae5c68e6aaa93b83fdc89abf} 
\#define OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a95eb2b06faed226575e4f319f76efc8c}\index{main.h@{main.h}!OTG\_FS\_ID\_Pin@{OTG\_FS\_ID\_Pin}}
\index{OTG\_FS\_ID\_Pin@{OTG\_FS\_ID\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_ID\_Pin}{OTG\_FS\_ID\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a95eb2b06faed226575e4f319f76efc8c} 
\#define OTG\+\_\+\+FS\+\_\+\+ID\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+10}

\Hypertarget{main_8h_a19f80096efa2ccb7bc032c1816b3edbf}\index{main.h@{main.h}!OTG\_FS\_OverCurrent\_GPIO\_Port@{OTG\_FS\_OverCurrent\_GPIO\_Port}}
\index{OTG\_FS\_OverCurrent\_GPIO\_Port@{OTG\_FS\_OverCurrent\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_OverCurrent\_GPIO\_Port}{OTG\_FS\_OverCurrent\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a19f80096efa2ccb7bc032c1816b3edbf} 
\#define OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+GPIO\+\_\+\+Port~GPIOD}

\Hypertarget{main_8h_a6309490f48597e6babbceea1d42f3098}\index{main.h@{main.h}!OTG\_FS\_OverCurrent\_Pin@{OTG\_FS\_OverCurrent\_Pin}}
\index{OTG\_FS\_OverCurrent\_Pin@{OTG\_FS\_OverCurrent\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_OverCurrent\_Pin}{OTG\_FS\_OverCurrent\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a6309490f48597e6babbceea1d42f3098} 
\#define OTG\+\_\+\+FS\+\_\+\+Over\+Current\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+5}

\Hypertarget{main_8h_a2576ccc509ae6bbef01dc3e7bfd63d7d}\index{main.h@{main.h}!OTG\_FS\_PowerSwitchOn\_GPIO\_Port@{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}}
\index{OTG\_FS\_PowerSwitchOn\_GPIO\_Port@{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}{OTG\_FS\_PowerSwitchOn\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a2576ccc509ae6bbef01dc3e7bfd63d7d} 
\#define OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a4906d24ad629543e7b4c2d65a5cd1b9f}\index{main.h@{main.h}!OTG\_FS\_PowerSwitchOn\_Pin@{OTG\_FS\_PowerSwitchOn\_Pin}}
\index{OTG\_FS\_PowerSwitchOn\_Pin@{OTG\_FS\_PowerSwitchOn\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{OTG\_FS\_PowerSwitchOn\_Pin}{OTG\_FS\_PowerSwitchOn\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a4906d24ad629543e7b4c2d65a5cd1b9f} 
\#define OTG\+\_\+\+FS\+\_\+\+Power\+Switch\+On\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+0}

\Hypertarget{main_8h_ac1324283f34366c96d7372e4ee4c603a}\index{main.h@{main.h}!PC14\_OSC32\_IN\_GPIO\_Port@{PC14\_OSC32\_IN\_GPIO\_Port}}
\index{PC14\_OSC32\_IN\_GPIO\_Port@{PC14\_OSC32\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PC14\_OSC32\_IN\_GPIO\_Port}{PC14\_OSC32\_IN\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_ac1324283f34366c96d7372e4ee4c603a} 
\#define PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a7d43c0c8b91a6510d9f474f78f57e5c9}\index{main.h@{main.h}!PC14\_OSC32\_IN\_Pin@{PC14\_OSC32\_IN\_Pin}}
\index{PC14\_OSC32\_IN\_Pin@{PC14\_OSC32\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PC14\_OSC32\_IN\_Pin}{PC14\_OSC32\_IN\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a7d43c0c8b91a6510d9f474f78f57e5c9} 
\#define PC14\+\_\+\+OSC32\+\_\+\+IN\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+14}

\Hypertarget{main_8h_a77c4021efe27a551dc9d2884422b0fae}\index{main.h@{main.h}!PC15\_OSC32\_OUT\_GPIO\_Port@{PC15\_OSC32\_OUT\_GPIO\_Port}}
\index{PC15\_OSC32\_OUT\_GPIO\_Port@{PC15\_OSC32\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PC15\_OSC32\_OUT\_GPIO\_Port}{PC15\_OSC32\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a77c4021efe27a551dc9d2884422b0fae} 
\#define PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a4b7e48c6ffe3574f97f8fce18cae84de}\index{main.h@{main.h}!PC15\_OSC32\_OUT\_Pin@{PC15\_OSC32\_OUT\_Pin}}
\index{PC15\_OSC32\_OUT\_Pin@{PC15\_OSC32\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PC15\_OSC32\_OUT\_Pin}{PC15\_OSC32\_OUT\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a4b7e48c6ffe3574f97f8fce18cae84de} 
\#define PC15\+\_\+\+OSC32\+\_\+\+OUT\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+15}

\Hypertarget{main_8h_a4280a19febddfe45250a2bf9f8207426}\index{main.h@{main.h}!PDM\_OUT\_GPIO\_Port@{PDM\_OUT\_GPIO\_Port}}
\index{PDM\_OUT\_GPIO\_Port@{PDM\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PDM\_OUT\_GPIO\_Port}{PDM\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4280a19febddfe45250a2bf9f8207426} 
\#define PDM\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_aea51bcb3fe50a8b747169a864b413229}\index{main.h@{main.h}!PDM\_OUT\_Pin@{PDM\_OUT\_Pin}}
\index{PDM\_OUT\_Pin@{PDM\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PDM\_OUT\_Pin}{PDM\_OUT\_Pin}}
{\footnotesize\ttfamily \label{main_8h_aea51bcb3fe50a8b747169a864b413229} 
\#define PDM\+\_\+\+OUT\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+3}

\Hypertarget{main_8h_af8885fc2f50640cd8bb5084cd998088b}\index{main.h@{main.h}!PH0\_OSC\_IN\_GPIO\_Port@{PH0\_OSC\_IN\_GPIO\_Port}}
\index{PH0\_OSC\_IN\_GPIO\_Port@{PH0\_OSC\_IN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PH0\_OSC\_IN\_GPIO\_Port}{PH0\_OSC\_IN\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_af8885fc2f50640cd8bb5084cd998088b} 
\#define PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+GPIO\+\_\+\+Port~GPIOH}

\Hypertarget{main_8h_addb0c037a01bd73baaf9f7d5a0379ac4}\index{main.h@{main.h}!PH0\_OSC\_IN\_Pin@{PH0\_OSC\_IN\_Pin}}
\index{PH0\_OSC\_IN\_Pin@{PH0\_OSC\_IN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PH0\_OSC\_IN\_Pin}{PH0\_OSC\_IN\_Pin}}
{\footnotesize\ttfamily \label{main_8h_addb0c037a01bd73baaf9f7d5a0379ac4} 
\#define PH0\+\_\+\+OSC\+\_\+\+IN\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+0}

\Hypertarget{main_8h_a5b80653bbe01e9d4f334c74bdc5bc9f6}\index{main.h@{main.h}!PH1\_OSC\_OUT\_GPIO\_Port@{PH1\_OSC\_OUT\_GPIO\_Port}}
\index{PH1\_OSC\_OUT\_GPIO\_Port@{PH1\_OSC\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PH1\_OSC\_OUT\_GPIO\_Port}{PH1\_OSC\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a5b80653bbe01e9d4f334c74bdc5bc9f6} 
\#define PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~GPIOH}

\Hypertarget{main_8h_ac4d4c1fdbc6cd7491c705bd332f15693}\index{main.h@{main.h}!PH1\_OSC\_OUT\_Pin@{PH1\_OSC\_OUT\_Pin}}
\index{PH1\_OSC\_OUT\_Pin@{PH1\_OSC\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PH1\_OSC\_OUT\_Pin}{PH1\_OSC\_OUT\_Pin}}
{\footnotesize\ttfamily \label{main_8h_ac4d4c1fdbc6cd7491c705bd332f15693} 
\#define PH1\+\_\+\+OSC\+\_\+\+OUT\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+1}

\Hypertarget{main_8h_a612e07b06e48d3d6480cb50bdf7ef1fc}\index{main.h@{main.h}!RightSensor\_GPIO\_Port@{RightSensor\_GPIO\_Port}}
\index{RightSensor\_GPIO\_Port@{RightSensor\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RightSensor\_GPIO\_Port}{RightSensor\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a612e07b06e48d3d6480cb50bdf7ef1fc} 
\#define Right\+Sensor\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a0a57179c5e3e6f6d482ba10d991e4456}\index{main.h@{main.h}!RightSensor\_Pin@{RightSensor\_Pin}}
\index{RightSensor\_Pin@{RightSensor\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RightSensor\_Pin}{RightSensor\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a0a57179c5e3e6f6d482ba10d991e4456} 
\#define Right\+Sensor\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+0}

\Hypertarget{main_8h_a35a9c248e29ddc8522e08a3940a96c76}\index{main.h@{main.h}!SPI1\_MISO\_GPIO\_Port@{SPI1\_MISO\_GPIO\_Port}}
\index{SPI1\_MISO\_GPIO\_Port@{SPI1\_MISO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_MISO\_GPIO\_Port}{SPI1\_MISO\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a35a9c248e29ddc8522e08a3940a96c76} 
\#define SPI1\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a9a4ecec51a21170be8c34706955c03ca}\index{main.h@{main.h}!SPI1\_MISO\_Pin@{SPI1\_MISO\_Pin}}
\index{SPI1\_MISO\_Pin@{SPI1\_MISO\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_MISO\_Pin}{SPI1\_MISO\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a9a4ecec51a21170be8c34706955c03ca} 
\#define SPI1\+\_\+\+MISO\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+6}

\Hypertarget{main_8h_a66d81b5cb6fbf068d7a6eb9d16b9af97}\index{main.h@{main.h}!SPI1\_MOSI\_GPIO\_Port@{SPI1\_MOSI\_GPIO\_Port}}
\index{SPI1\_MOSI\_GPIO\_Port@{SPI1\_MOSI\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_MOSI\_GPIO\_Port}{SPI1\_MOSI\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a66d81b5cb6fbf068d7a6eb9d16b9af97} 
\#define SPI1\+\_\+\+MOSI\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a2adcc6277c16a129f1346aeb6693d12d}\index{main.h@{main.h}!SPI1\_MOSI\_Pin@{SPI1\_MOSI\_Pin}}
\index{SPI1\_MOSI\_Pin@{SPI1\_MOSI\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_MOSI\_Pin}{SPI1\_MOSI\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a2adcc6277c16a129f1346aeb6693d12d} 
\#define SPI1\+\_\+\+MOSI\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+7}

\Hypertarget{main_8h_aab3c54e5a01694dbec8caf22db8a4cc0}\index{main.h@{main.h}!SPI1\_SCK\_GPIO\_Port@{SPI1\_SCK\_GPIO\_Port}}
\index{SPI1\_SCK\_GPIO\_Port@{SPI1\_SCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_SCK\_GPIO\_Port}{SPI1\_SCK\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_aab3c54e5a01694dbec8caf22db8a4cc0} 
\#define SPI1\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a4282a56cacbdee5eee2349b34e349e6b}\index{main.h@{main.h}!SPI1\_SCK\_Pin@{SPI1\_SCK\_Pin}}
\index{SPI1\_SCK\_Pin@{SPI1\_SCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPI1\_SCK\_Pin}{SPI1\_SCK\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a4282a56cacbdee5eee2349b34e349e6b} 
\#define SPI1\+\_\+\+SCK\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+5}

\Hypertarget{main_8h_a54d419ccaa2653d1bceae3f1a7206890}\index{main.h@{main.h}!SWCLK\_GPIO\_Port@{SWCLK\_GPIO\_Port}}
\index{SWCLK\_GPIO\_Port@{SWCLK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWCLK\_GPIO\_Port}{SWCLK\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a54d419ccaa2653d1bceae3f1a7206890} 
\#define SWCLK\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_ad2e9165c92edc48968db01ca88c27822}\index{main.h@{main.h}!SWCLK\_Pin@{SWCLK\_Pin}}
\index{SWCLK\_Pin@{SWCLK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWCLK\_Pin}{SWCLK\_Pin}}
{\footnotesize\ttfamily \label{main_8h_ad2e9165c92edc48968db01ca88c27822} 
\#define SWCLK\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+14}

\Hypertarget{main_8h_a0d6c5c9d267a552e5bb02eb57498f683}\index{main.h@{main.h}!SWDIO\_GPIO\_Port@{SWDIO\_GPIO\_Port}}
\index{SWDIO\_GPIO\_Port@{SWDIO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWDIO\_GPIO\_Port}{SWDIO\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a0d6c5c9d267a552e5bb02eb57498f683} 
\#define SWDIO\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_ac30893c7c5dd78cf02632dc653c3e74e}\index{main.h@{main.h}!SWDIO\_Pin@{SWDIO\_Pin}}
\index{SWDIO\_Pin@{SWDIO\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWDIO\_Pin}{SWDIO\_Pin}}
{\footnotesize\ttfamily \label{main_8h_ac30893c7c5dd78cf02632dc653c3e74e} 
\#define SWDIO\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+13}

\Hypertarget{main_8h_a1540b1bd5614d42feb933c5b943263c0}\index{main.h@{main.h}!SWO\_GPIO\_Port@{SWO\_GPIO\_Port}}
\index{SWO\_GPIO\_Port@{SWO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWO\_GPIO\_Port}{SWO\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a1540b1bd5614d42feb933c5b943263c0} 
\#define SWO\+\_\+\+GPIO\+\_\+\+Port~GPIOB}

\Hypertarget{main_8h_a92aba89301afeefb00b6dfbc6e874027}\index{main.h@{main.h}!SWO\_Pin@{SWO\_Pin}}
\index{SWO\_Pin@{SWO\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWO\_Pin}{SWO\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a92aba89301afeefb00b6dfbc6e874027} 
\#define SWO\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+3}

\Hypertarget{main_8h_a1fa7cc3eb3439f24f5963e33cb04510d}\index{main.h@{main.h}!VBUS\_FS\_GPIO\_Port@{VBUS\_FS\_GPIO\_Port}}
\index{VBUS\_FS\_GPIO\_Port@{VBUS\_FS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{VBUS\_FS\_GPIO\_Port}{VBUS\_FS\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a1fa7cc3eb3439f24f5963e33cb04510d} 
\#define VBUS\+\_\+\+FS\+\_\+\+GPIO\+\_\+\+Port~GPIOA}

\Hypertarget{main_8h_a29d654dfa7f64c8e67b6d2fe85f2298e}\index{main.h@{main.h}!VBUS\_FS\_Pin@{VBUS\_FS\_Pin}}
\index{VBUS\_FS\_Pin@{VBUS\_FS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{VBUS\_FS\_Pin}{VBUS\_FS\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a29d654dfa7f64c8e67b6d2fe85f2298e} 
\#define VBUS\+\_\+\+FS\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+9}

\Hypertarget{main_8h_af4f7beaba38bdb5633c3c61f35a59e6a}\index{main.h@{main.h}!Vel\_D\_GPIO\_Port@{Vel\_D\_GPIO\_Port}}
\index{Vel\_D\_GPIO\_Port@{Vel\_D\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Vel\_D\_GPIO\_Port}{Vel\_D\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_af4f7beaba38bdb5633c3c61f35a59e6a} 
\#define Vel\+\_\+\+D\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a13d4119d489455bbeed24a178ed6435e}\index{main.h@{main.h}!Vel\_D\_Pin@{Vel\_D\_Pin}}
\index{Vel\_D\_Pin@{Vel\_D\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Vel\_D\_Pin}{Vel\_D\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a13d4119d489455bbeed24a178ed6435e} 
\#define Vel\+\_\+\+D\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+9}

\Hypertarget{main_8h_a7aaf25e3692dcbe045bc96b8c4c86588}\index{main.h@{main.h}!Vel\_I\_GPIO\_Port@{Vel\_I\_GPIO\_Port}}
\index{Vel\_I\_GPIO\_Port@{Vel\_I\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Vel\_I\_GPIO\_Port}{Vel\_I\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a7aaf25e3692dcbe045bc96b8c4c86588} 
\#define Vel\+\_\+\+I\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a15bb6bb710520de471998d52b6c2f87f}\index{main.h@{main.h}!Vel\_I\_Pin@{Vel\_I\_Pin}}
\index{Vel\_I\_Pin@{Vel\_I\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Vel\_I\_Pin}{Vel\_I\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a15bb6bb710520de471998d52b6c2f87f} 
\#define Vel\+\_\+\+I\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+8}

\Hypertarget{main_8h_a6e3f4df0ad1ae50fa8cf85f0612243a6}\index{main.h@{main.h}!WallSensor\_GPIO\_Port@{WallSensor\_GPIO\_Port}}
\index{WallSensor\_GPIO\_Port@{WallSensor\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{WallSensor\_GPIO\_Port}{WallSensor\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a6e3f4df0ad1ae50fa8cf85f0612243a6} 
\#define Wall\+Sensor\+\_\+\+GPIO\+\_\+\+Port~GPIOC}

\Hypertarget{main_8h_a32eba9ed6302e631c1bd39e3dcd4700f}\index{main.h@{main.h}!WallSensor\_Pin@{WallSensor\_Pin}}
\index{WallSensor\_Pin@{WallSensor\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{WallSensor\_Pin}{WallSensor\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a32eba9ed6302e631c1bd39e3dcd4700f} 
\#define Wall\+Sensor\+\_\+\+Pin~GPIO\+\_\+\+PIN\+\_\+6}



\label{doc-func-members}
\Hypertarget{main_8h_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{main_8h_a1730ffe1e560465665eb47d9264826f9}\index{main.h@{main.h}!Error\_Handler@{Error\_Handler}}
\index{Error\_Handler@{Error\_Handler}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Error\_Handler()}{Error\_Handler()}}
{\footnotesize\ttfamily \label{main_8h_a1730ffe1e560465665eb47d9264826f9} 
void Error\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



This function is executed in case of error occurrence. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{main_8h_ae70bce6c39d0b570a7523b86738cec4b}\index{main.h@{main.h}!HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}}
\index{HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_MspPostInit()}{HAL\_TIM\_MspPostInit()}}
{\footnotesize\ttfamily \label{main_8h_ae70bce6c39d0b570a7523b86738cec4b} 
void HAL\+\_\+\+TIM\+\_\+\+Msp\+Post\+Init (\begin{DoxyParamCaption}\item[{TIM\+\_\+\+Handle\+Type\+Def \texorpdfstring{$\ast$}{*}}]{htim}{}\end{DoxyParamCaption})}

TIM3 GPIO Configuration PC8 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM3\+\_\+\+CH3 PC9 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM3\+\_\+\+CH4