
*** Running vivado
    with args -log datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12032 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 356.695 ; gain = 99.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = " true" *) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:8]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (3#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'IFIDReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IFIDReg' (5#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/RegisterFile.v:52]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/RegisterFile.v:52]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (7#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDEXReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IDEXReg' (9#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:29]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:91]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:92]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:93]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:98]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:99]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:100]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:107]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:111]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:115]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:119]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:123]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:127]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:131]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:185]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:189]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:193]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:197]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:201]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:205]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:209]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:213]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:217]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:221]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:226]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:230]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:235]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:239]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:243]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:247]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:252]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:255]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:261]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:264]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:270]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:277]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:283]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:287]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:291]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:295]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:300]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:304]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:310]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:313]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:319]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:322]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:327]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:331]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:335]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:339]
WARNING: [Synth 8-567] referenced signal 'HiInToALU' should be on the sensitivity list [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:45]
WARNING: [Synth 8-567] referenced signal 'LoInToALU' should be on the sensitivity list [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (10#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux1Bit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit' (11#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux1Bit.v:10]
INFO: [Synth 8-6157] synthesizing module 'hitolowregister' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/hitolowregister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hitolowregister' (12#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/hitolowregister.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEMReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMReg' (13#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'StoreMux' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StoreMux' (14#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v:10]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (15#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'BranchAndGate' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchAndGate' (16#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBReg' (17#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:5]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alu'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:101]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hi2loReg'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PC'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:50]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'InstrMem'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:56]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PCAdd'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'm8'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:137]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'RegFile'. This will prevent further optimization [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:62]
WARNING: [Synth 8-3848] Net RD in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:24]
WARNING: [Synth 8-3848] Net RT in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:24]
WARNING: [Synth 8-3848] Net fake13 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
WARNING: [Synth 8-3848] Net fake14 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
WARNING: [Synth 8-3848] Net fake7 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
WARNING: [Synth 8-3848] Net fake8 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
WARNING: [Synth 8-3848] Net fake3 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
WARNING: [Synth 8-3848] Net fake4 in module/entity datapath does not have driver. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:11]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (18#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:3]
WARNING: [Synth 8-3331] design BranchAndGate has unconnected port Clk
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design EXMEMReg has unconnected port sein[31]
WARNING: [Synth 8-3331] design EXMEMReg has unconnected port sein[30]
WARNING: [Synth 8-3331] design EXMEMReg has unconnected port sein[29]
WARNING: [Synth 8-3331] design EXMEMReg has unconnected port sein[28]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[25]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[24]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[23]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[22]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[15]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[14]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[13]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[12]
WARNING: [Synth 8-3331] design controller has unconnected port Instruction[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 429.652 ; gain = 172.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 429.652 ; gain = 172.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 429.652 ; gain = 172.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadData1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadData2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threeselect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jumpreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threeselect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jumpreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUResult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:73]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:80]
INFO: [Synth 8-5544] ROM "ReadData" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ReadData" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ReadData" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'OutputOFRSRT_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'threeselect_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'storesignal_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'JALSignal_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'jumpreg_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'HiOutFromALU_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'LoOutFromALU_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'ReadData_reg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 471.297 ; gain = 214.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 12    
	   3 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 27    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 24    
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	 104 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 9     
	  45 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 45    
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 48    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 316   
	   3 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	  45 Input      1 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 4     
	  31 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 104 Input     32 Bit        Muxes := 1     
Module IFIDReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 45    
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 44    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 276   
	   3 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module IDEXReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	  45 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  45 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Mux1Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hitolowregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module EXMEMReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module StoreMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MEMWBReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:68]
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator ALUResult0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: Generating DSP HiOutFromALU0, operation Mode is: C+A*B.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
DSP Report: operator HiOutFromALU0 is absorbed into DSP HiOutFromALU0.
WARNING: [Synth 8-6014] Unused sequential element idexReg/RDO_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:56]
WARNING: [Synth 8-6014] Unused sequential element idexReg/RTO_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:57]
WARNING: [Synth 8-6014] Unused sequential element exmemReg/AddResultO2_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:59]
WARNING: [Synth 8-6014] Unused sequential element exmemReg/instructionmemout_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:43]
WARNING: [Synth 8-6014] Unused sequential element memewbReg/threeselectout_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:24]
WARNING: [Synth 8-6014] Unused sequential element memewbReg/jumpout_reg was removed.  [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'memewbReg/finalmuxout_reg' and it is trimmed from '32' to '5' bits. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'idexReg/Instructionout_reg' and it is trimmed from '32' to '26' bits. [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:37]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO1511_reg[0]' (FD) to 'idexReg/Instructionout_reg[11]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO2016_reg[0]' (FD) to 'idexReg/Instructionout_reg[16]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO1511_reg[1]' (FD) to 'idexReg/Instructionout_reg[12]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO2016_reg[1]' (FD) to 'idexReg/Instructionout_reg[17]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO1511_reg[2]' (FD) to 'idexReg/Instructionout_reg[13]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO2016_reg[2]' (FD) to 'idexReg/Instructionout_reg[18]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO1511_reg[3]' (FD) to 'idexReg/Instructionout_reg[14]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO2016_reg[3]' (FD) to 'idexReg/Instructionout_reg[19]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO1511_reg[4]' (FD) to 'idexReg/Instructionout_reg[15]'
INFO: [Synth 8-3886] merging instance 'idexReg/InstructionO2016_reg[4]' (FD) to 'idexReg/Instructionout_reg[20]'
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[28]' (FD) to 'exmemReg/addout_reg[28]'
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[29]' (FD) to 'exmemReg/addout_reg[29]'
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[30]' (FD) to 'exmemReg/addout_reg[30]'
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[31]' (FD) to 'exmemReg/addout_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[15]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[16]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[17]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[18]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[19]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[20]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[21]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[22]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[23]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[24]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[25]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[26]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[27]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[28]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[29]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'SignExt/out_reg[30]' (LD) to 'SignExt/out_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[0]' (FD) to 'idexReg/Instructionout_reg[0]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[1]' (FD) to 'idexReg/Instructionout_reg[1]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[2]' (FD) to 'idexReg/Instructionout_reg[2]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[3]' (FD) to 'idexReg/Instructionout_reg[3]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[4]' (FD) to 'idexReg/Instructionout_reg[4]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[5]' (FD) to 'idexReg/Instructionout_reg[5]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[6]' (FD) to 'idexReg/Instructionout_reg[6]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[7]' (FD) to 'idexReg/Instructionout_reg[7]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[8]' (FD) to 'idexReg/Instructionout_reg[8]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[9]' (FD) to 'idexReg/Instructionout_reg[9]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[10]' (FD) to 'idexReg/Instructionout_reg[10]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[11]' (FD) to 'idexReg/Instructionout_reg[11]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[12]' (FD) to 'idexReg/Instructionout_reg[12]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[13]' (FD) to 'idexReg/Instructionout_reg[13]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[14]' (FD) to 'idexReg/Instructionout_reg[14]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[15]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[16]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[17]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[18]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[19]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[20]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[21]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[22]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[23]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[24]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[25]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[26]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[27]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[28]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[29]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[30]' (FD) to 'idexReg/SignExtendedOffsetO_reg[31]'
INFO: [Synth 8-3886] merging instance 'idexReg/SignExtendedOffsetO_reg[31]' (FD) to 'idexReg/Instructionout_reg[15]'
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[31]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[14]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[13]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[12]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[11]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[10]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[9]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[8]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[7]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[6]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[5]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[4]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[2]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[1]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (SignExt/out_reg[0]) is unused and will be removed from module datapath.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shiftleft2a/\ALUResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shiftleft2a/\ALUResult_reg[1] )
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[17]' (LD) to 'shiftleft2a/ALUResult_reg[18]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[18]' (LD) to 'shiftleft2a/ALUResult_reg[19]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[19]' (LD) to 'shiftleft2a/ALUResult_reg[20]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[20]' (LD) to 'shiftleft2a/ALUResult_reg[21]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[21]' (LD) to 'shiftleft2a/ALUResult_reg[22]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[22]' (LD) to 'shiftleft2a/ALUResult_reg[23]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[23]' (LD) to 'shiftleft2a/ALUResult_reg[24]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[24]' (LD) to 'shiftleft2a/ALUResult_reg[25]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[25]' (LD) to 'shiftleft2a/ALUResult_reg[26]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[26]' (LD) to 'shiftleft2a/ALUResult_reg[27]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[27]' (LD) to 'shiftleft2a/ALUResult_reg[28]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[28]' (LD) to 'shiftleft2a/ALUResult_reg[29]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[29]' (LD) to 'shiftleft2a/ALUResult_reg[30]'
INFO: [Synth 8-3886] merging instance 'shiftleft2a/ALUResult_reg[30]' (LD) to 'shiftleft2a/ALUResult_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shiftleft2b/\ALUResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (shiftleft2b/\ALUResult_reg[1] )
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[1]' (FD) to 'exmemReg/adderaddresultout_reg[1]'
INFO: [Synth 8-3886] merging instance 'exmemReg/addout_reg[0]' (FD) to 'exmemReg/addout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmemReg/addout_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[31]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[16]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[15]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[14]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[13]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[12]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[11]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[10]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[9]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[8]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[7]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[6]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[5]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[4]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[3]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[2]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[1]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[0]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (Zero_reg) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[31]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[30]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[29]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[28]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[27]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[26]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[25]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[24]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[23]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[22]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[21]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[20]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[19]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[18]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[17]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[16]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[15]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[14]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[13]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[12]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[11]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[10]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[9]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[8]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[7]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[6]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[5]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[4]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[3]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[2]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[1]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (HiOutFromALU_reg[0]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[31]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[30]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[29]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[28]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[27]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[26]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[25]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[24]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[23]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[22]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[21]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[20]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[19]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[18]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[17]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[16]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[15]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[14]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[13]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[12]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[11]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[10]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[9]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[8]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[7]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[6]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[5]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[4]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[3]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[2]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[1]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (LoOutFromALU_reg[0]) is unused and will be removed from module ALU32Bit__1.
WARNING: [Synth 8-3332] Sequential element (ALUResult_reg[31]) is unused and will be removed from module ALU32Bit__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'exmemReg/exmemPCAddResultP4_reg[0]' (FD) to 'exmemReg/adderaddresultout_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives        | 
+------------+--------------------+-----------+----------------------+-------------------+
|RegFile     | registerFile_reg   | Implied   | 32 x 32              | RAM32M x 12       | 
|datapath    | dataMem/memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+--------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 16     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | C+A*B          | 18     | 15     | 31     | -      | 47     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives        | 
+------------+--------------------+-----------+----------------------+-------------------+
|RegFile     | registerFile_reg   | Implied   | 32 x 32              | RAM32M x 12       | 
|datapath    | dataMem/memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+--------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|datapath    | memewbReg/MemtoRegO3_reg          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|datapath    | memewbReg/jalout_reg              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|datapath    | exmemReg/adderaddresultout_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     6|
|2     |CARRY4    |   119|
|3     |DSP48E1   |     8|
|4     |LUT1      |     4|
|5     |LUT2      |   536|
|6     |LUT3      |   384|
|7     |LUT4      |   242|
|8     |LUT5      |   369|
|9     |LUT6      |  1085|
|10    |MUXF7     |    30|
|11    |MUXF8     |     8|
|12    |RAM256X1S |   128|
|13    |RAM32M    |    12|
|14    |SRL16E    |     4|
|15    |FDRE      |   740|
|16    |FDSE      |     5|
|17    |LD        |   134|
|18    |LDC       |    19|
|19    |LDCP      |    24|
|20    |LDP       |     5|
|21    |IBUF      |     2|
|22    |OBUF      |   128|
+------+----------+------+

Report Instance Areas: 
+------+------------+------------------+------+
|      |Instance    |Module            |Cells |
+------+------------+------------------+------+
|1     |top         |                  |  3992|
|2     |  PC        |ProgramCounter    |    32|
|3     |  PCAdd     |PCAdder           |     9|
|4     |  InstrMem  |InstructionMemory |    29|
|5     |  RegFile   |RegisterFile      |    78|
|6     |  alu       |ALU32Bit          |  2262|
|7     |  hi2loReg  |hitolowregister   |   128|
|8     |  m8        |Mux32Bit2To1      |    32|
|9     |  m4        |Mux32Bit2To1__9   |     5|
|10    |  m5        |Mux32Bit2To1_0    |    32|
|11    |  m6        |Mux32Bit2To1_1    |    32|
|12    |  contr     |controller        |    21|
|13    |  dataMem   |DataMemory        |   209|
|14    |  exmemReg  |EXMEMReg          |   364|
|15    |  idexReg   |IDEXReg           |   181|
|16    |  ifidReg   |IFIDReg           |   261|
|17    |  m7        |Mux32Bit2To1_2    |    32|
|18    |  memewbReg |MEMWBReg          |   104|
|19    |  stMux     |StoreMux          |    48|
+------+------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 700.703 ; gain = 443.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 463 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 700.703 ; gain = 443.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 700.703 ; gain = 443.762
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value ' true' specified for property 'mark_debug'. Expecting type 'bool' with possible values of '1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files.
Resolution: Please check the value of the property and set to a correct value.
INFO: [Common 17-14] Message 'Netlist 29-72' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 322 instances were transformed.
  LD => LDCE: 134 instances
  LDC => LDCE: 19 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 24 instances
  LDP => LDPE: 5 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 269 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 700.703 ; gain = 456.773
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jen/ece369finalproject/ece369finalproject.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 700.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 16:34:48 2019...
