[
  {
	"ports": [
	  {
		"direction": "input",
		"name": "clk_a",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "reset",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "clk_b",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "clk_c",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "compare_done_reg[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "compare_done_reg[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "compare_done_reg[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "compare_done_reg[0]",
		"type": "WIRE"
	  }
	],
	"topModule": "top_reg"
  }
]
