****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:58:42 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            8
  Critical Path Length:                   3.428
  Critical Path Slack:                    0.008
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           13
  Critical Path Length:                   2.985
  Critical Path Slack:                    0.342
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           27
  Critical Path Length:                   8.159
  Critical Path Slack:                   -0.095
  Total Negative Slack:                  -1.318
  No. of Violating Paths:                    21
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.582
  Critical Path Slack:                   -0.126
  Total Negative Slack:                 -21.647
  No. of Violating Paths:                   654
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.062
  Critical Path Slack:                   -0.183
  Total Negative Slack:                  -0.677
  No. of Violating Paths:                     4
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                   3.626
  Critical Path Slack:                   -0.360
  Total Negative Slack:                  -7.722
  No. of Violating Paths:                    38
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           38
  Critical Path Length:                   6.950
  Critical Path Slack:                   -1.754
  Total Negative Slack:                 -95.706
  No. of Violating Paths:                   226
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.610
  Critical Path Slack:                    3.290
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                    129
  min_capacitance Count:                     16
  max_transition Count:                      29
  sequential_clock_pulse_width Cost:     -0.088
  max_capacitance Cost:               -1518.582
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.828
  Total DRC Cost:                     -1520.922
  ---------------------------------------------

1
