Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 25 16:08:08 2021
| Host         : TOMASMARTIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.378        0.000                      0                  445        0.046        0.000                      0                  445        3.750        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.378        0.000                      0                  445        0.046        0.000                      0                  445        3.750        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 interf/ra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 1.376ns (25.833%)  route 3.951ns (74.167%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.549     5.070    interf/CLK
    SLICE_X8Y24          FDRE                                         r  interf/ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     5.548 r  interf/ra_reg[7]/Q
                         net (fo=19, routed)          1.468     7.016    interf/ra[7]
    SLICE_X10Y26         LUT5 (Prop_lut5_I3_O)        0.322     7.338 r  interf/t_memoria_reg_0_7_0_5_i_43/O
                         net (fo=2, routed)           0.667     8.005    interf/t_memoria_reg_0_7_0_5_i_43_n_0
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.328     8.333 r  interf/t_memoria_reg_0_7_0_5_i_33/O
                         net (fo=1, routed)           0.433     8.766    interf/data5[3]
    SLICE_X11Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.890 r  interf/t_memoria_reg_0_7_0_5_i_14/O
                         net (fo=1, routed)           0.657     9.547    interf/my_alu/t_din_reg[1]_3
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.671 r  interf/my_alu/t_memoria_reg_0_7_0_5_i_4/O
                         net (fo=1, routed)           0.726    10.397    fifo/t_memoria_reg_0_7_0_5/DIB1
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.775    fifo/t_memoria_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 interf/rop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.381ns (27.675%)  route 3.609ns (72.325%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.615     5.136    interf/CLK
    SLICE_X6Y25          FDRE                                         r  interf/rop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.478     5.614 f  interf/rop_reg[3]/Q
                         net (fo=4, routed)           0.876     6.490    interf/rop_reg_n_0_[3]
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.301     6.791 r  interf/t_memoria_reg_0_7_0_5_i_24/O
                         net (fo=19, routed)          1.271     8.062    interf/t_memoria_reg_0_7_0_5_i_24_n_0
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.152     8.214 r  interf/t_memoria_reg_0_7_0_5_i_37/O
                         net (fo=1, routed)           0.299     8.513    interf/t_memoria_reg_0_7_0_5_i_37_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.839 r  interf/t_memoria_reg_0_7_0_5_i_19/O
                         net (fo=1, routed)           0.661     9.500    interf/my_alu/t_din_reg[1]_6
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.624 r  interf/my_alu/t_memoria_reg_0_7_0_5_i_6/O
                         net (fo=1, routed)           0.502    10.126    fifo/t_memoria_reg_0_7_0_5/DIC1
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.754    fifo/t_memoria_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 interf/ra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.376ns (27.201%)  route 3.683ns (72.799%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.549     5.070    interf/CLK
    SLICE_X8Y24          FDRE                                         r  interf/ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     5.548 r  interf/ra_reg[7]/Q
                         net (fo=19, routed)          1.468     7.016    interf/ra[7]
    SLICE_X10Y26         LUT5 (Prop_lut5_I3_O)        0.322     7.338 r  interf/t_memoria_reg_0_7_0_5_i_43/O
                         net (fo=2, routed)           0.680     8.018    interf/t_memoria_reg_0_7_0_5_i_43_n_0
    SLICE_X10Y27         LUT5 (Prop_lut5_I2_O)        0.328     8.346 r  interf/t_memoria_reg_0_7_0_5_i_34/O
                         net (fo=1, routed)           0.295     8.641    interf/data5[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  interf/t_memoria_reg_0_7_0_5_i_16/O
                         net (fo=1, routed)           0.445     9.210    interf/my_alu/t_din_reg[1]_2
    SLICE_X9Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.334 r  interf/my_alu/t_memoria_reg_0_7_0_5_i_5/O
                         net (fo=1, routed)           0.795    10.129    fifo/t_memoria_reg_0_7_0_5/DIB0
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.818    fifo/t_memoria_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 interf/ra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.372ns (28.750%)  route 3.400ns (71.250%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.549     5.070    interf/CLK
    SLICE_X8Y24          FDRE                                         r  interf/ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.478     5.548 r  interf/ra_reg[7]/Q
                         net (fo=19, routed)          1.574     7.122    interf/ra[7]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.296     7.418 r  interf/t_memoria_reg_0_7_0_5_i_41/O
                         net (fo=2, routed)           0.661     8.079    interf/t_memoria_reg_0_7_0_5_i_41_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.146     8.225 r  interf/t_memoria_reg_0_7_0_5_i_25/O
                         net (fo=1, routed)           0.165     8.390    interf/t_memoria_reg_0_7_0_5_i_25_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I2_O)        0.328     8.718 r  interf/t_memoria_reg_0_7_0_5_i_9/O
                         net (fo=1, routed)           0.305     9.024    interf/my_alu/t_din_reg[1]_1
    SLICE_X10Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.148 r  interf/my_alu/t_memoria_reg_0_7_0_5_i_2/O
                         net (fo=1, routed)           0.695     9.842    fifo/t_memoria_reg_0_7_0_5/DIA1
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.437    14.778    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X10Y22         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.745    fifo/t_memoria_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[15]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[16]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[16]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[22]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[22]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[24]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[26]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.087ns (22.418%)  route 3.762ns (77.582%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.562     5.083    uart/CLK
    SLICE_X9Y15          FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.822     6.324    uart/count[4]
    SLICE_X10Y16         LUT4 (Prop_lut4_I1_O)        0.296     6.620 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.072    uart/t_state[4]_i_5_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.196 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.773     7.969    uart/t_state[4]_i_3_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124     8.093 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.754     8.847    uart/r_state[4]_i_5_n_0
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.961     9.932    uart/r_cont_unos_next_0
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.504    14.845    uart/CLK
    SLICE_X0Y23          FDRE                                         r  uart/r_cont_unos_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    uart/r_cont_unos_reg[27]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMS32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMS32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  fifo/t_write_ptr_reg[0]/Q
                         net (fo=21, routed)          0.228     1.806    fifo/t_memoria_reg_0_7_6_7/ADDRD0
    SLICE_X10Y23         RAMS32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMS32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.760    fifo/t_memoria_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  fifo/t_write_ptr_reg[1]/Q
                         net (fo=20, routed)          0.224     1.789    fifo/t_memoria_reg_0_7_6_7/ADDRD1
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.705    fifo/t_memoria_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.409%)  route 0.224ns (63.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.554     1.437    fifo/CLK
    SLICE_X11Y23         FDRE                                         r  fifo/t_write_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  fifo/t_write_ptr_reg[1]/Q
                         net (fo=20, routed)          0.224     1.789    fifo/t_memoria_reg_0_7_6_7/ADDRD1
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.821     1.948    fifo/t_memoria_reg_0_7_6_7/WCLK
    SLICE_X10Y23         RAMD32                                       r  fifo/t_memoria_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.705    fifo/t_memoria_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X7Y24    fifo/r_empty_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y23    fifo/r_full_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y23    fifo/r_read_ptr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y23    fifo/r_read_ptr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y24    fifo/r_read_ptr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y21   fifo/t_read_ptr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y21   fifo/t_read_ptr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y22   fifo/t_read_ptr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y23   fifo/t_write_ptr_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    fifo/r_memoria_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y23    fifo/r_memoria_reg_0_7_6_7/RAMD_D1/CLK



