-size (bytes) 18432
-associativity 8

-cache type "cache"
-Cache model (NUCA, UCA)  - "UCA"
-UCA bank count 1

-block size (bytes) 14
-tag size (b) 36
-access mode (normal, sequential, fast) - "fast"
-output/input bus width 112

-technology (u) 0.022
-operating temperature (K) 360

-Data array cell type - "itrs-hp"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"
-Add ECC - "false"

-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-search port 1
-internal prefetch width 1

-Array Power Gating - "false"
-WL Power Gating - "false"
-CL Power Gating - "false"
-Bitline floating - "false"
-Interconnect Power Gating - "false"
-Power Gating Performance Loss 0.01

-Wire signaling (fullswing, lowswing, default) - "default"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"

-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:0:100:0
-deviate (delay, dynamic power, leakage power, cycle time, area) 20:100000:100000:100000:100000
-Optimize ED or ED^2 (ED, ED^2, NONE): "ED^2"

-Print level (DETAILED, CONCISE) - "DETAILED"
-Print input parameters - "true"
