# TCL File Generated by Component Editor 19.1
# Sun Oct 13 22:02:07 CEST 2019
# DO NOT MODIFY


# 
# fc_8g_xcvr "Fibre Chnannel 8G Transceiver" v1.0
# bluecmd 2019.10.13.22:02:07
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module fc_8g_xcvr
# 
set_module_property DESCRIPTION ""
set_module_property NAME fc_8g_xcvr
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR bluecmd
set_module_property DISPLAY_NAME "Fibre Chnannel 8G Transceiver"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fc_8g_xcvr
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file fc_8g_xcvr.sv VERILOG PATH fc_8g_xcvr.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL fc_8g_xcvr
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file fc_8g_xcvr.sv VERILOG PATH fc_8g_xcvr.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point tx
# 
add_interface tx avalon_streaming end
set_interface_property tx associatedClock tx_clk
set_interface_property tx associatedReset reset
set_interface_property tx dataBitsPerSymbol 8
set_interface_property tx errorDescriptor ""
set_interface_property tx firstSymbolInHighOrderBits true
set_interface_property tx maxChannel 0
set_interface_property tx readyLatency 0
set_interface_property tx ENABLED true
set_interface_property tx EXPORT_OF ""
set_interface_property tx PORT_NAME_MAP ""
set_interface_property tx CMSIS_SVD_VARIABLES ""
set_interface_property tx SVD_ADDRESS_GROUP ""

add_interface_port tx tx_data data Input 32
add_interface_port tx tx_ready ready Output 1


# 
# connection point rx
# 
add_interface rx avalon_streaming start
set_interface_property rx associatedClock rx_clk
set_interface_property rx associatedReset reset
set_interface_property rx dataBitsPerSymbol 8
set_interface_property rx errorDescriptor ""
set_interface_property rx firstSymbolInHighOrderBits true
set_interface_property rx maxChannel 0
set_interface_property rx readyLatency 0
set_interface_property rx ENABLED true
set_interface_property rx EXPORT_OF ""
set_interface_property rx PORT_NAME_MAP ""
set_interface_property rx CMSIS_SVD_VARIABLES ""
set_interface_property rx SVD_ADDRESS_GROUP ""

add_interface_port rx rx_data data Output 32
add_interface_port rx rx_valid valid Output 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock mgmt_clk
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point mgmt_clk
# 
add_interface mgmt_clk clock end
set_interface_property mgmt_clk clockRate 0
set_interface_property mgmt_clk ENABLED true
set_interface_property mgmt_clk EXPORT_OF ""
set_interface_property mgmt_clk PORT_NAME_MAP ""
set_interface_property mgmt_clk CMSIS_SVD_VARIABLES ""
set_interface_property mgmt_clk SVD_ADDRESS_GROUP ""

add_interface_port mgmt_clk mgmt_clk clk Input 1


# 
# connection point mgmt_mm
# 
add_interface mgmt_mm avalon end
set_interface_property mgmt_mm addressUnits WORDS
set_interface_property mgmt_mm associatedClock mgmt_clk
set_interface_property mgmt_mm associatedReset reset
set_interface_property mgmt_mm bitsPerSymbol 8
set_interface_property mgmt_mm burstOnBurstBoundariesOnly false
set_interface_property mgmt_mm burstcountUnits WORDS
set_interface_property mgmt_mm explicitAddressSpan 0
set_interface_property mgmt_mm holdTime 0
set_interface_property mgmt_mm linewrapBursts false
set_interface_property mgmt_mm maximumPendingReadTransactions 0
set_interface_property mgmt_mm maximumPendingWriteTransactions 0
set_interface_property mgmt_mm readLatency 0
set_interface_property mgmt_mm readWaitTime 1
set_interface_property mgmt_mm setupTime 0
set_interface_property mgmt_mm timingUnits Cycles
set_interface_property mgmt_mm writeWaitTime 0
set_interface_property mgmt_mm ENABLED true
set_interface_property mgmt_mm EXPORT_OF ""
set_interface_property mgmt_mm PORT_NAME_MAP ""
set_interface_property mgmt_mm CMSIS_SVD_VARIABLES ""
set_interface_property mgmt_mm SVD_ADDRESS_GROUP ""

add_interface_port mgmt_mm mm_address address Input 10
add_interface_port mgmt_mm mm_waitrequest waitrequest Output 1
add_interface_port mgmt_mm mm_read read Input 1
add_interface_port mgmt_mm mm_write write Input 1
add_interface_port mgmt_mm mm_readdata readdata Output 32
add_interface_port mgmt_mm mm_writedata writedata Input 32
set_interface_assignment mgmt_mm embeddedsw.configuration.isFlash 0
set_interface_assignment mgmt_mm embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment mgmt_mm embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment mgmt_mm embeddedsw.configuration.isPrintableDevice 0


# 
# connection point line
# 
add_interface line conduit end
set_interface_property line associatedClock ""
set_interface_property line associatedReset ""
set_interface_property line ENABLED true
set_interface_property line EXPORT_OF ""
set_interface_property line PORT_NAME_MAP ""
set_interface_property line CMSIS_SVD_VARIABLES ""
set_interface_property line SVD_ADDRESS_GROUP ""

add_interface_port line rd_p rd_p Input 1
add_interface_port line td_p td_p Input 1


# 
# connection point tx_clk
# 
add_interface tx_clk clock start
set_interface_property tx_clk associatedDirectClock ""
set_interface_property tx_clk clockRate 0
set_interface_property tx_clk clockRateKnown false
set_interface_property tx_clk ENABLED true
set_interface_property tx_clk EXPORT_OF ""
set_interface_property tx_clk PORT_NAME_MAP ""
set_interface_property tx_clk CMSIS_SVD_VARIABLES ""
set_interface_property tx_clk SVD_ADDRESS_GROUP ""

add_interface_port tx_clk tx_clk clk Output 1


# 
# connection point rx_clk
# 
add_interface rx_clk clock start
set_interface_property rx_clk associatedDirectClock ""
set_interface_property rx_clk clockRate 0
set_interface_property rx_clk clockRateKnown false
set_interface_property rx_clk ENABLED true
set_interface_property rx_clk EXPORT_OF ""
set_interface_property rx_clk PORT_NAME_MAP ""
set_interface_property rx_clk CMSIS_SVD_VARIABLES ""
set_interface_property rx_clk SVD_ADDRESS_GROUP ""

add_interface_port rx_clk rx_clk clk Output 1

