
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e300  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000185f4  0800e4a0  0800e4a0  0000f4a0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026a94  08026a94  00028e88  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08026a94  08026a94  00027a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026a9c  08026a9c  00028e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026a9c  08026a9c  00027a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026aa0  08026aa0  00027aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000e88  20000000  08026aa4  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00028e88  2**0
                  CONTENTS
 10 .bss          00004ea4  20000ea0  20000ea0  00028ea0  2**5
                  ALLOC
 11 ._user_heap_stack 00001004  20005d44  20005d44  00028ea0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00028e88  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bb2a  00000000  00000000  00028eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021d7  00000000  00000000  000349e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000888  00000000  00000000  00036bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000065c  00000000  00000000  00037448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002298b  00000000  00000000  00037aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b652  00000000  00000000  0005a42f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d023b  00000000  00000000  00065a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000093  00000000  00000000  00135cbc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000034e8  00000000  00000000  00135d50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  00139238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000ea0 	.word	0x20000ea0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e478 	.word	0x0800e478

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000ea4 	.word	0x20000ea4
 80001cc:	0800e478 	.word	0x0800e478

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f000 faae 	bl	8001438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f840 	bl	8000f60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee0:	f000 f8e6 	bl	80010b0 <MX_GPIO_Init>
  MX_CRC_Init();
 8000ee4:	f000 f8a6 	bl	8001034 <MX_CRC_Init>
  MX_USART1_UART_Init();
 8000ee8:	f000 f8b8 	bl	800105c <MX_USART1_UART_Init>
  MX_X_CUBE_AI_Init();
 8000eec:	f002 fdfc 	bl	8003ae8 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */
  memset(uart_rx_buffer,0,784);
 8000ef0:	f44f 7244 	mov.w	r2, #784	@ 0x310
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4814      	ldr	r0, [pc, #80]	@ (8000f48 <main+0x74>)
 8000ef8:	f00b f936 	bl	800c168 <memset>
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&uart_rx_byte, 1);
 8000efc:	2201      	movs	r2, #1
 8000efe:	4913      	ldr	r1, [pc, #76]	@ (8000f4c <main+0x78>)
 8000f00:	4813      	ldr	r0, [pc, #76]	@ (8000f50 <main+0x7c>)
 8000f02:	f001 fbda 	bl	80026ba <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  if(goRunning>0)
 8000f06:	4b13      	ldr	r3, [pc, #76]	@ (8000f54 <main+0x80>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0fa      	beq.n	8000f06 <main+0x32>
      {
          if(uart_rx_length == ONE_FRAME_LEN)
 8000f10:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <main+0x84>)
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	f240 3213 	movw	r2, #787	@ 0x313
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d107      	bne.n	8000f2c <main+0x58>
          {
              /* Feed 28x28 binary image (0/1) to AI input path; layout handled inside */
              AI_SetBinaryImage(uart_rx_buffer+1, 28*28);
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f5c <main+0x88>)
 8000f1e:	f44f 7144 	mov.w	r1, #784	@ 0x310
 8000f22:	4618      	mov	r0, r3
 8000f24:	f002 fc1e 	bl	8003764 <AI_SetBinaryImage>

              MX_X_CUBE_AI_Process();
 8000f28:	f002 fdec 	bl	8003b04 <MX_X_CUBE_AI_Process>
          }
          memset(uart_rx_buffer,0,784);
 8000f2c:	f44f 7244 	mov.w	r2, #784	@ 0x310
 8000f30:	2100      	movs	r1, #0
 8000f32:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <main+0x74>)
 8000f34:	f00b f918 	bl	800c168 <memset>
          goRunning = 0;
 8000f38:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <main+0x80>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
          uart_rx_length = 0;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <main+0x84>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
  if(goRunning>0)
 8000f44:	e7df      	b.n	8000f06 <main+0x32>
 8000f46:	bf00      	nop
 8000f48:	20000f10 	.word	0x20000f10
 8000f4c:	20000f0e 	.word	0x20000f0e
 8000f50:	20000ec4 	.word	0x20000ec4
 8000f54:	20001310 	.word	0x20001310
 8000f58:	20000f0c 	.word	0x20000f0c
 8000f5c:	20000f11 	.word	0x20000f11

08000f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b094      	sub	sp, #80	@ 0x50
 8000f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f66:	f107 0320 	add.w	r3, r7, #32
 8000f6a:	2230      	movs	r2, #48	@ 0x30
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f00b f8fa 	bl	800c168 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f74:	f107 030c 	add.w	r3, r7, #12
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f84:	2300      	movs	r3, #0
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	4b28      	ldr	r3, [pc, #160]	@ (800102c <SystemClock_Config+0xcc>)
 8000f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8c:	4a27      	ldr	r2, [pc, #156]	@ (800102c <SystemClock_Config+0xcc>)
 8000f8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f92:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f94:	4b25      	ldr	r3, [pc, #148]	@ (800102c <SystemClock_Config+0xcc>)
 8000f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <SystemClock_Config+0xd0>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a21      	ldr	r2, [pc, #132]	@ (8001030 <SystemClock_Config+0xd0>)
 8000faa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fae:	6013      	str	r3, [r2, #0]
 8000fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <SystemClock_Config+0xd0>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fc0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fd4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fde:	2304      	movs	r3, #4
 8000fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe2:	f107 0320 	add.w	r3, r7, #32
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fdf4 	bl	8001bd4 <HAL_RCC_OscConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000ff2:	f000 f8d5 	bl	80011a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001002:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001006:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001008:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800100c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800100e:	f107 030c 	add.w	r3, r7, #12
 8001012:	2105      	movs	r1, #5
 8001014:	4618      	mov	r0, r3
 8001016:	f001 f855 	bl	80020c4 <HAL_RCC_ClockConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001020:	f000 f8be 	bl	80011a0 <Error_Handler>
  }
}
 8001024:	bf00      	nop
 8001026:	3750      	adds	r7, #80	@ 0x50
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40023800 	.word	0x40023800
 8001030:	40007000 	.word	0x40007000

08001034 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001038:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <MX_CRC_Init+0x20>)
 800103a:	4a07      	ldr	r2, [pc, #28]	@ (8001058 <MX_CRC_Init+0x24>)
 800103c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800103e:	4805      	ldr	r0, [pc, #20]	@ (8001054 <MX_CRC_Init+0x20>)
 8001040:	f000 fb7d 	bl	800173e <HAL_CRC_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800104a:	f000 f8a9 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000ebc 	.word	0x20000ebc
 8001058:	40023000 	.word	0x40023000

0800105c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001060:	4b11      	ldr	r3, [pc, #68]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001062:	4a12      	ldr	r2, [pc, #72]	@ (80010ac <MX_USART1_UART_Init+0x50>)
 8001064:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001066:	4b10      	ldr	r3, [pc, #64]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001068:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800106c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800106e:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001074:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001076:	2200      	movs	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800107a:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 800107c:	2200      	movs	r2, #0
 800107e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001080:	4b09      	ldr	r3, [pc, #36]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001082:	220c      	movs	r2, #12
 8001084:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001086:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001088:	2200      	movs	r2, #0
 800108a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800108c:	4b06      	ldr	r3, [pc, #24]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001092:	4805      	ldr	r0, [pc, #20]	@ (80010a8 <MX_USART1_UART_Init+0x4c>)
 8001094:	f001 fa36 	bl	8002504 <HAL_UART_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800109e:	f000 f87f 	bl	80011a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000ec4 	.word	0x20000ec4
 80010ac:	40011000 	.word	0x40011000

080010b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b10      	ldr	r3, [pc, #64]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a0f      	ldr	r2, [pc, #60]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a08      	ldr	r2, [pc, #32]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <MX_GPIO_Init+0x4c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    if(goRunning ==0)
 8001108:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <HAL_UART_RxCpltCallback+0x60>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d11c      	bne.n	800114c <HAL_UART_RxCpltCallback+0x4c>
    {
        if (uart_rx_length < UART_BUFF_LEN)
 8001112:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_UART_RxCpltCallback+0x64>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800111a:	d214      	bcs.n	8001146 <HAL_UART_RxCpltCallback+0x46>
        {
            uart_rx_buffer[uart_rx_length] = uart_rx_byte;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <HAL_UART_RxCpltCallback+0x64>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	461a      	mov	r2, r3
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <HAL_UART_RxCpltCallback+0x68>)
 8001124:	7819      	ldrb	r1, [r3, #0]
 8001126:	4b11      	ldr	r3, [pc, #68]	@ (800116c <HAL_UART_RxCpltCallback+0x6c>)
 8001128:	5499      	strb	r1, [r3, r2]
            uart_rx_length++;
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_UART_RxCpltCallback+0x64>)
 800112c:	881b      	ldrh	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	b29a      	uxth	r2, r3
 8001132:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <HAL_UART_RxCpltCallback+0x64>)
 8001134:	801a      	strh	r2, [r3, #0]

            if (uart_rx_byte == '\n')
 8001136:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <HAL_UART_RxCpltCallback+0x68>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b0a      	cmp	r3, #10
 800113c:	d106      	bne.n	800114c <HAL_UART_RxCpltCallback+0x4c>
            {
                goRunning = 1;
 800113e:	4b08      	ldr	r3, [pc, #32]	@ (8001160 <HAL_UART_RxCpltCallback+0x60>)
 8001140:	2201      	movs	r2, #1
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e002      	b.n	800114c <HAL_UART_RxCpltCallback+0x4c>
            }
        }
        else
        {
            uart_rx_length = 0;
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <HAL_UART_RxCpltCallback+0x64>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
        }
    }
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&uart_rx_byte, 1);
 800114c:	2201      	movs	r2, #1
 800114e:	4906      	ldr	r1, [pc, #24]	@ (8001168 <HAL_UART_RxCpltCallback+0x68>)
 8001150:	4807      	ldr	r0, [pc, #28]	@ (8001170 <HAL_UART_RxCpltCallback+0x70>)
 8001152:	f001 fab2 	bl	80026ba <HAL_UART_Receive_IT>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20001310 	.word	0x20001310
 8001164:	20000f0c 	.word	0x20000f0c
 8001168:	20000f0e 	.word	0x20000f0e
 800116c:	20000f10 	.word	0x20000f10
 8001170:	20000ec4 	.word	0x20000ec4

08001174 <Uart_send>:

void Uart_send(char * str)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str),0xffff);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff f877 	bl	8000270 <strlen>
 8001182:	4603      	mov	r3, r0
 8001184:	b29a      	uxth	r2, r3
 8001186:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800118a:	6879      	ldr	r1, [r7, #4]
 800118c:	4803      	ldr	r0, [pc, #12]	@ (800119c <Uart_send+0x28>)
 800118e:	f001 fa09 	bl	80025a4 <HAL_UART_Transmit>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000ec4 	.word	0x20000ec4

080011a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a4:	b672      	cpsid	i
}
 80011a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <Error_Handler+0x8>

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b10      	ldr	r3, [pc, #64]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	4a0f      	ldr	r2, [pc, #60]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80011c2:	4b0d      	ldr	r3, [pc, #52]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d6:	4a08      	ldr	r2, [pc, #32]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <HAL_MspInit+0x4c>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800

080011fc <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a0b      	ldr	r2, [pc, #44]	@ (8001238 <HAL_CRC_MspInit+0x3c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d10d      	bne.n	800122a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b0a      	ldr	r3, [pc, #40]	@ (800123c <HAL_CRC_MspInit+0x40>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a09      	ldr	r2, [pc, #36]	@ (800123c <HAL_CRC_MspInit+0x40>)
 8001218:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <HAL_CRC_MspInit+0x40>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	40023000 	.word	0x40023000
 800123c:	40023800 	.word	0x40023800

08001240 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b08a      	sub	sp, #40	@ 0x28
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a1d      	ldr	r2, [pc, #116]	@ (80012d4 <HAL_UART_MspInit+0x94>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d134      	bne.n	80012cc <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126a:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 800126c:	f043 0310 	orr.w	r3, r3, #16
 8001270:	6453      	str	r3, [r2, #68]	@ 0x44
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 8001274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001276:	f003 0310 	and.w	r3, r3, #16
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001286:	4a14      	ldr	r2, [pc, #80]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6313      	str	r3, [r2, #48]	@ 0x30
 800128e:	4b12      	ldr	r3, [pc, #72]	@ (80012d8 <HAL_UART_MspInit+0x98>)
 8001290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800129a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800129e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012ac:	2307      	movs	r3, #7
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4809      	ldr	r0, [pc, #36]	@ (80012dc <HAL_UART_MspInit+0x9c>)
 80012b8:	f000 faf0 	bl	800189c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012bc:	2200      	movs	r2, #0
 80012be:	2100      	movs	r1, #0
 80012c0:	2025      	movs	r0, #37	@ 0x25
 80012c2:	f000 fa06 	bl	80016d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012c6:	2025      	movs	r0, #37	@ 0x25
 80012c8:	f000 fa1f 	bl	800170a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012cc:	bf00      	nop
 80012ce:	3728      	adds	r7, #40	@ 0x28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40011000 	.word	0x40011000
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40020000 	.word	0x40020000

080012e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <NMI_Handler+0x4>

080012e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ec:	bf00      	nop
 80012ee:	e7fd      	b.n	80012ec <HardFault_Handler+0x4>

080012f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <MemManage_Handler+0x4>

080012f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <BusFault_Handler+0x4>

08001300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <UsageFault_Handler+0x4>

08001308 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001316:	b480      	push	{r7}
 8001318:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131a:	bf00      	nop
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001336:	f000 f8d1 	bl	80014dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001344:	4802      	ldr	r0, [pc, #8]	@ (8001350 <USART1_IRQHandler+0x10>)
 8001346:	f001 f9dd 	bl	8002704 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000ec4 	.word	0x20000ec4

08001354 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800135c:	4a14      	ldr	r2, [pc, #80]	@ (80013b0 <_sbrk+0x5c>)
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <_sbrk+0x60>)
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001368:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <_sbrk+0x64>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d102      	bne.n	8001376 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <_sbrk+0x64>)
 8001372:	4a12      	ldr	r2, [pc, #72]	@ (80013bc <_sbrk+0x68>)
 8001374:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001376:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <_sbrk+0x64>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	429a      	cmp	r2, r3
 8001382:	d207      	bcs.n	8001394 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001384:	f00a ff08 	bl	800c198 <__errno>
 8001388:	4603      	mov	r3, r0
 800138a:	220c      	movs	r2, #12
 800138c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001392:	e009      	b.n	80013a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <_sbrk+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800139a:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <_sbrk+0x64>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <_sbrk+0x64>)
 80013a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	2001c000 	.word	0x2001c000
 80013b4:	00000800 	.word	0x00000800
 80013b8:	20001314 	.word	0x20001314
 80013bc:	20005d48 	.word	0x20005d48

080013c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <SystemInit+0x20>)
 80013c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ca:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <SystemInit+0x20>)
 80013cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800141c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013e8:	f7ff ffea 	bl	80013c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ee:	490d      	ldr	r1, [pc, #52]	@ (8001424 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001428 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001404:	4c0a      	ldr	r4, [pc, #40]	@ (8001430 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001412:	f00a fec7 	bl	800c1a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001416:	f7ff fd5d 	bl	8000ed4 <main>
  bx  lr    
 800141a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800141c:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8001420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001424:	20000e88 	.word	0x20000e88
  ldr r2, =_sidata
 8001428:	08026aa4 	.word	0x08026aa4
  ldr r2, =_sbss
 800142c:	20000ea0 	.word	0x20000ea0
  ldr r4, =_ebss
 8001430:	20005d44 	.word	0x20005d44

08001434 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001434:	e7fe      	b.n	8001434 <ADC_IRQHandler>
	...

08001438 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800143c:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <HAL_Init+0x40>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <HAL_Init+0x40>)
 8001442:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001446:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001448:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <HAL_Init+0x40>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <HAL_Init+0x40>)
 800144e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001452:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001454:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <HAL_Init+0x40>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a07      	ldr	r2, [pc, #28]	@ (8001478 <HAL_Init+0x40>)
 800145a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001460:	2003      	movs	r0, #3
 8001462:	f000 f92b 	bl	80016bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001466:	200f      	movs	r0, #15
 8001468:	f000 f808 	bl	800147c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800146c:	f7ff fe9e 	bl	80011ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023c00 	.word	0x40023c00

0800147c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001484:	4b12      	ldr	r3, [pc, #72]	@ (80014d0 <HAL_InitTick+0x54>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <HAL_InitTick+0x58>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	4619      	mov	r1, r3
 800148e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001492:	fbb3 f3f1 	udiv	r3, r3, r1
 8001496:	fbb2 f3f3 	udiv	r3, r2, r3
 800149a:	4618      	mov	r0, r3
 800149c:	f000 f943 	bl	8001726 <HAL_SYSTICK_Config>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e00e      	b.n	80014c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b0f      	cmp	r3, #15
 80014ae:	d80a      	bhi.n	80014c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b0:	2200      	movs	r2, #0
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014b8:	f000 f90b 	bl	80016d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014bc:	4a06      	ldr	r2, [pc, #24]	@ (80014d8 <HAL_InitTick+0x5c>)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e000      	b.n	80014c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000008 	.word	0x20000008
 80014d8:	20000004 	.word	0x20000004

080014dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014e0:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_IncTick+0x20>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x24>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4413      	add	r3, r2
 80014ec:	4a04      	ldr	r2, [pc, #16]	@ (8001500 <HAL_IncTick+0x24>)
 80014ee:	6013      	str	r3, [r2, #0]
}
 80014f0:	bf00      	nop
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	20000008 	.word	0x20000008
 8001500:	20001318 	.word	0x20001318

08001504 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  return uwTick;
 8001508:	4b03      	ldr	r3, [pc, #12]	@ (8001518 <HAL_GetTick+0x14>)
 800150a:	681b      	ldr	r3, [r3, #0]
}
 800150c:	4618      	mov	r0, r3
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20001318 	.word	0x20001318

0800151c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <__NVIC_SetPriorityGrouping+0x44>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001532:	68ba      	ldr	r2, [r7, #8]
 8001534:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001538:	4013      	ands	r3, r2
 800153a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001544:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001548:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800154c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800154e:	4a04      	ldr	r2, [pc, #16]	@ (8001560 <__NVIC_SetPriorityGrouping+0x44>)
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	60d3      	str	r3, [r2, #12]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001568:	4b04      	ldr	r3, [pc, #16]	@ (800157c <__NVIC_GetPriorityGrouping+0x18>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	f003 0307 	and.w	r3, r3, #7
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	db0b      	blt.n	80015aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	f003 021f 	and.w	r2, r3, #31
 8001598:	4907      	ldr	r1, [pc, #28]	@ (80015b8 <__NVIC_EnableIRQ+0x38>)
 800159a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159e:	095b      	lsrs	r3, r3, #5
 80015a0:	2001      	movs	r0, #1
 80015a2:	fa00 f202 	lsl.w	r2, r0, r2
 80015a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000e100 	.word	0xe000e100

080015bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	db0a      	blt.n	80015e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	490c      	ldr	r1, [pc, #48]	@ (8001608 <__NVIC_SetPriority+0x4c>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	440b      	add	r3, r1
 80015e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e4:	e00a      	b.n	80015fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	b2da      	uxtb	r2, r3
 80015ea:	4908      	ldr	r1, [pc, #32]	@ (800160c <__NVIC_SetPriority+0x50>)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	3b04      	subs	r3, #4
 80015f4:	0112      	lsls	r2, r2, #4
 80015f6:	b2d2      	uxtb	r2, r2
 80015f8:	440b      	add	r3, r1
 80015fa:	761a      	strb	r2, [r3, #24]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100
 800160c:	e000ed00 	.word	0xe000ed00

08001610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001610:	b480      	push	{r7}
 8001612:	b089      	sub	sp, #36	@ 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f003 0307 	and.w	r3, r3, #7
 8001622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f1c3 0307 	rsb	r3, r3, #7
 800162a:	2b04      	cmp	r3, #4
 800162c:	bf28      	it	cs
 800162e:	2304      	movcs	r3, #4
 8001630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	3304      	adds	r3, #4
 8001636:	2b06      	cmp	r3, #6
 8001638:	d902      	bls.n	8001640 <NVIC_EncodePriority+0x30>
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	3b03      	subs	r3, #3
 800163e:	e000      	b.n	8001642 <NVIC_EncodePriority+0x32>
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001644:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43da      	mvns	r2, r3
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	401a      	ands	r2, r3
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001658:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	fa01 f303 	lsl.w	r3, r1, r3
 8001662:	43d9      	mvns	r1, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001668:	4313      	orrs	r3, r2
         );
}
 800166a:	4618      	mov	r0, r3
 800166c:	3724      	adds	r7, #36	@ 0x24
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
	...

08001678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	3b01      	subs	r3, #1
 8001684:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001688:	d301      	bcc.n	800168e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800168a:	2301      	movs	r3, #1
 800168c:	e00f      	b.n	80016ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168e:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <SysTick_Config+0x40>)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3b01      	subs	r3, #1
 8001694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001696:	210f      	movs	r1, #15
 8001698:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800169c:	f7ff ff8e 	bl	80015bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a0:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <SysTick_Config+0x40>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a6:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <SysTick_Config+0x40>)
 80016a8:	2207      	movs	r2, #7
 80016aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	e000e010 	.word	0xe000e010

080016bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff ff29 	bl	800151c <__NVIC_SetPriorityGrouping>
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
 80016de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e4:	f7ff ff3e 	bl	8001564 <__NVIC_GetPriorityGrouping>
 80016e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	68b9      	ldr	r1, [r7, #8]
 80016ee:	6978      	ldr	r0, [r7, #20]
 80016f0:	f7ff ff8e 	bl	8001610 <NVIC_EncodePriority>
 80016f4:	4602      	mov	r2, r0
 80016f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff ff5d 	bl	80015bc <__NVIC_SetPriority>
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	4603      	mov	r3, r0
 8001712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff ff31 	bl	8001580 <__NVIC_EnableIRQ>
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff ffa2 	bl	8001678 <SysTick_Config>
 8001734:	4603      	mov	r3, r0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d101      	bne.n	8001750 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e00e      	b.n	800176e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	795b      	ldrb	r3, [r3, #5]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b00      	cmp	r3, #0
 8001758:	d105      	bne.n	8001766 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff fd4b 	bl	80011fc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	b084      	sub	sp, #16
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001782:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff febe 	bl	8001504 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b02      	cmp	r3, #2
 8001794:	d008      	beq.n	80017a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2280      	movs	r2, #128	@ 0x80
 800179a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2200      	movs	r2, #0
 80017a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e052      	b.n	800184e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0216 	bic.w	r2, r2, #22
 80017b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695a      	ldr	r2, [r3, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d103      	bne.n	80017d8 <HAL_DMA_Abort+0x62>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d007      	beq.n	80017e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0208 	bic.w	r2, r2, #8
 80017e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f8:	e013      	b.n	8001822 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017fa:	f7ff fe83 	bl	8001504 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b05      	cmp	r3, #5
 8001806:	d90c      	bls.n	8001822 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2220      	movs	r2, #32
 800180c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2203      	movs	r2, #3
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e015      	b.n	800184e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1e4      	bne.n	80017fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001834:	223f      	movs	r2, #63	@ 0x3f
 8001836:	409a      	lsls	r2, r3
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d004      	beq.n	8001874 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2280      	movs	r2, #128	@ 0x80
 800186e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e00c      	b.n	800188e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2205      	movs	r2, #5
 8001878:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0201 	bic.w	r2, r2, #1
 800188a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
	...

0800189c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	@ 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
 80018b6:	e16b      	b.n	8001b90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f040 815a 	bne.w	8001b8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d005      	beq.n	80018ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d130      	bne.n	8001950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4013      	ands	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001924:	2201      	movs	r2, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	f003 0201 	and.w	r2, r3, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	2b03      	cmp	r3, #3
 800195a:	d017      	beq.n	800198c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	2203      	movs	r2, #3
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d123      	bne.n	80019e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	08da      	lsrs	r2, r3, #3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3208      	adds	r2, #8
 80019a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	69b9      	ldr	r1, [r7, #24]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80b4 	beq.w	8001b8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b60      	ldr	r3, [pc, #384]	@ (8001ba8 <HAL_GPIO_Init+0x30c>)
 8001a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2a:	4a5f      	ldr	r2, [pc, #380]	@ (8001ba8 <HAL_GPIO_Init+0x30c>)
 8001a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a32:	4b5d      	ldr	r3, [pc, #372]	@ (8001ba8 <HAL_GPIO_Init+0x30c>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a3e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bac <HAL_GPIO_Init+0x310>)
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3302      	adds	r3, #2
 8001a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a4c:	69fb      	ldr	r3, [r7, #28]
 8001a4e:	f003 0303 	and.w	r3, r3, #3
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	220f      	movs	r2, #15
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43db      	mvns	r3, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4013      	ands	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a52      	ldr	r2, [pc, #328]	@ (8001bb0 <HAL_GPIO_Init+0x314>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d02b      	beq.n	8001ac2 <HAL_GPIO_Init+0x226>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a51      	ldr	r2, [pc, #324]	@ (8001bb4 <HAL_GPIO_Init+0x318>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d025      	beq.n	8001abe <HAL_GPIO_Init+0x222>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a50      	ldr	r2, [pc, #320]	@ (8001bb8 <HAL_GPIO_Init+0x31c>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d01f      	beq.n	8001aba <HAL_GPIO_Init+0x21e>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8001bbc <HAL_GPIO_Init+0x320>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d019      	beq.n	8001ab6 <HAL_GPIO_Init+0x21a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a4e      	ldr	r2, [pc, #312]	@ (8001bc0 <HAL_GPIO_Init+0x324>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d013      	beq.n	8001ab2 <HAL_GPIO_Init+0x216>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a4d      	ldr	r2, [pc, #308]	@ (8001bc4 <HAL_GPIO_Init+0x328>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d00d      	beq.n	8001aae <HAL_GPIO_Init+0x212>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a4c      	ldr	r2, [pc, #304]	@ (8001bc8 <HAL_GPIO_Init+0x32c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d007      	beq.n	8001aaa <HAL_GPIO_Init+0x20e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a4b      	ldr	r2, [pc, #300]	@ (8001bcc <HAL_GPIO_Init+0x330>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d101      	bne.n	8001aa6 <HAL_GPIO_Init+0x20a>
 8001aa2:	2307      	movs	r3, #7
 8001aa4:	e00e      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	e00c      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001aaa:	2306      	movs	r3, #6
 8001aac:	e00a      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001aae:	2305      	movs	r3, #5
 8001ab0:	e008      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	e006      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e004      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001aba:	2302      	movs	r3, #2
 8001abc:	e002      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_GPIO_Init+0x228>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	69fa      	ldr	r2, [r7, #28]
 8001ac6:	f002 0203 	and.w	r2, r2, #3
 8001aca:	0092      	lsls	r2, r2, #2
 8001acc:	4093      	lsls	r3, r2
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ad4:	4935      	ldr	r1, [pc, #212]	@ (8001bac <HAL_GPIO_Init+0x310>)
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	089b      	lsrs	r3, r3, #2
 8001ada:	3302      	adds	r3, #2
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b06:	4a32      	ldr	r2, [pc, #200]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b0c:	4b30      	ldr	r3, [pc, #192]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b30:	4a27      	ldr	r2, [pc, #156]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b36:	4b26      	ldr	r3, [pc, #152]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	4013      	ands	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b84:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <HAL_GPIO_Init+0x334>)
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	61fb      	str	r3, [r7, #28]
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	2b0f      	cmp	r3, #15
 8001b94:	f67f ae90 	bls.w	80018b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3724      	adds	r7, #36	@ 0x24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40013800 	.word	0x40013800
 8001bb0:	40020000 	.word	0x40020000
 8001bb4:	40020400 	.word	0x40020400
 8001bb8:	40020800 	.word	0x40020800
 8001bbc:	40020c00 	.word	0x40020c00
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	40021400 	.word	0x40021400
 8001bc8:	40021800 	.word	0x40021800
 8001bcc:	40021c00 	.word	0x40021c00
 8001bd0:	40013c00 	.word	0x40013c00

08001bd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e267      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d075      	beq.n	8001cde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001bf2:	4b88      	ldr	r3, [pc, #544]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 030c 	and.w	r3, r3, #12
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d00c      	beq.n	8001c18 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bfe:	4b85      	ldr	r3, [pc, #532]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d112      	bne.n	8001c30 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c0a:	4b82      	ldr	r3, [pc, #520]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c16:	d10b      	bne.n	8001c30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c18:	4b7e      	ldr	r3, [pc, #504]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d05b      	beq.n	8001cdc <HAL_RCC_OscConfig+0x108>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d157      	bne.n	8001cdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e242      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c38:	d106      	bne.n	8001c48 <HAL_RCC_OscConfig+0x74>
 8001c3a:	4b76      	ldr	r3, [pc, #472]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a75      	ldr	r2, [pc, #468]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c44:	6013      	str	r3, [r2, #0]
 8001c46:	e01d      	b.n	8001c84 <HAL_RCC_OscConfig+0xb0>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c50:	d10c      	bne.n	8001c6c <HAL_RCC_OscConfig+0x98>
 8001c52:	4b70      	ldr	r3, [pc, #448]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a6f      	ldr	r2, [pc, #444]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c5c:	6013      	str	r3, [r2, #0]
 8001c5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a6c      	ldr	r2, [pc, #432]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCC_OscConfig+0xb0>
 8001c6c:	4b69      	ldr	r3, [pc, #420]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a68      	ldr	r2, [pc, #416]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4b66      	ldr	r3, [pc, #408]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a65      	ldr	r2, [pc, #404]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001c7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d013      	beq.n	8001cb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8c:	f7ff fc3a 	bl	8001504 <HAL_GetTick>
 8001c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c94:	f7ff fc36 	bl	8001504 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e207      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca6:	4b5b      	ldr	r3, [pc, #364]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f0      	beq.n	8001c94 <HAL_RCC_OscConfig+0xc0>
 8001cb2:	e014      	b.n	8001cde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb4:	f7ff fc26 	bl	8001504 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cbc:	f7ff fc22 	bl	8001504 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b64      	cmp	r3, #100	@ 0x64
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e1f3      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cce:	4b51      	ldr	r3, [pc, #324]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d1f0      	bne.n	8001cbc <HAL_RCC_OscConfig+0xe8>
 8001cda:	e000      	b.n	8001cde <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d063      	beq.n	8001db2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001cea:	4b4a      	ldr	r3, [pc, #296]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 030c 	and.w	r3, r3, #12
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d00b      	beq.n	8001d0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cf6:	4b47      	ldr	r3, [pc, #284]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001cfe:	2b08      	cmp	r3, #8
 8001d00:	d11c      	bne.n	8001d3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d02:	4b44      	ldr	r3, [pc, #272]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d116      	bne.n	8001d3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0e:	4b41      	ldr	r3, [pc, #260]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d005      	beq.n	8001d26 <HAL_RCC_OscConfig+0x152>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d001      	beq.n	8001d26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e1c7      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d26:	4b3b      	ldr	r3, [pc, #236]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4937      	ldr	r1, [pc, #220]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d3a:	e03a      	b.n	8001db2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d020      	beq.n	8001d86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d44:	4b34      	ldr	r3, [pc, #208]	@ (8001e18 <HAL_RCC_OscConfig+0x244>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4a:	f7ff fbdb 	bl	8001504 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d52:	f7ff fbd7 	bl	8001504 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e1a8      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d64:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0302 	and.w	r3, r3, #2
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d0f0      	beq.n	8001d52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d70:	4b28      	ldr	r3, [pc, #160]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	4925      	ldr	r1, [pc, #148]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	600b      	str	r3, [r1, #0]
 8001d84:	e015      	b.n	8001db2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d86:	4b24      	ldr	r3, [pc, #144]	@ (8001e18 <HAL_RCC_OscConfig+0x244>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff fbba 	bl	8001504 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d94:	f7ff fbb6 	bl	8001504 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e187      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001da6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f0      	bne.n	8001d94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d036      	beq.n	8001e2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d016      	beq.n	8001df4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dc6:	4b15      	ldr	r3, [pc, #84]	@ (8001e1c <HAL_RCC_OscConfig+0x248>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dcc:	f7ff fb9a 	bl	8001504 <HAL_GetTick>
 8001dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dd2:	e008      	b.n	8001de6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd4:	f7ff fb96 	bl	8001504 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e167      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001de6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e14 <HAL_RCC_OscConfig+0x240>)
 8001de8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d0f0      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x200>
 8001df2:	e01b      	b.n	8001e2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001df4:	4b09      	ldr	r3, [pc, #36]	@ (8001e1c <HAL_RCC_OscConfig+0x248>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fb83 	bl	8001504 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e00:	e00e      	b.n	8001e20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e02:	f7ff fb7f 	bl	8001504 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d907      	bls.n	8001e20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e150      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
 8001e14:	40023800 	.word	0x40023800
 8001e18:	42470000 	.word	0x42470000
 8001e1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e20:	4b88      	ldr	r3, [pc, #544]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001e22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e24:	f003 0302 	and.w	r3, r3, #2
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1ea      	bne.n	8001e02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0304 	and.w	r3, r3, #4
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 8097 	beq.w	8001f68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e3e:	4b81      	ldr	r3, [pc, #516]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10f      	bne.n	8001e6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	4b7d      	ldr	r3, [pc, #500]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e52:	4a7c      	ldr	r2, [pc, #496]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5a:	4b7a      	ldr	r3, [pc, #488]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e66:	2301      	movs	r3, #1
 8001e68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6a:	4b77      	ldr	r3, [pc, #476]	@ (8002048 <HAL_RCC_OscConfig+0x474>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d118      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e76:	4b74      	ldr	r3, [pc, #464]	@ (8002048 <HAL_RCC_OscConfig+0x474>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a73      	ldr	r2, [pc, #460]	@ (8002048 <HAL_RCC_OscConfig+0x474>)
 8001e7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e82:	f7ff fb3f 	bl	8001504 <HAL_GetTick>
 8001e86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e8a:	f7ff fb3b 	bl	8001504 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e10c      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9c:	4b6a      	ldr	r3, [pc, #424]	@ (8002048 <HAL_RCC_OscConfig+0x474>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f0      	beq.n	8001e8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d106      	bne.n	8001ebe <HAL_RCC_OscConfig+0x2ea>
 8001eb0:	4b64      	ldr	r3, [pc, #400]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb4:	4a63      	ldr	r2, [pc, #396]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ebc:	e01c      	b.n	8001ef8 <HAL_RCC_OscConfig+0x324>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	2b05      	cmp	r3, #5
 8001ec4:	d10c      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x30c>
 8001ec6:	4b5f      	ldr	r3, [pc, #380]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eca:	4a5e      	ldr	r2, [pc, #376]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ed2:	4b5c      	ldr	r3, [pc, #368]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed6:	4a5b      	ldr	r2, [pc, #364]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ede:	e00b      	b.n	8001ef8 <HAL_RCC_OscConfig+0x324>
 8001ee0:	4b58      	ldr	r3, [pc, #352]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee4:	4a57      	ldr	r2, [pc, #348]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ee6:	f023 0301 	bic.w	r3, r3, #1
 8001eea:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eec:	4b55      	ldr	r3, [pc, #340]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef0:	4a54      	ldr	r2, [pc, #336]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ef2:	f023 0304 	bic.w	r3, r3, #4
 8001ef6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d015      	beq.n	8001f2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff fb00 	bl	8001504 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f08:	f7ff fafc 	bl	8001504 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e0cb      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f1e:	4b49      	ldr	r3, [pc, #292]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0ee      	beq.n	8001f08 <HAL_RCC_OscConfig+0x334>
 8001f2a:	e014      	b.n	8001f56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2c:	f7ff faea 	bl	8001504 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f32:	e00a      	b.n	8001f4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f34:	f7ff fae6 	bl	8001504 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0b5      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1ee      	bne.n	8001f34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d105      	bne.n	8001f68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f5c:	4b39      	ldr	r3, [pc, #228]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	4a38      	ldr	r2, [pc, #224]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001f62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 80a1 	beq.w	80020b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f72:	4b34      	ldr	r3, [pc, #208]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d05c      	beq.n	8002038 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d141      	bne.n	800200a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f86:	4b31      	ldr	r3, [pc, #196]	@ (800204c <HAL_RCC_OscConfig+0x478>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff faba 	bl	8001504 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f94:	f7ff fab6 	bl	8001504 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e087      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa6:	4b27      	ldr	r3, [pc, #156]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1f0      	bne.n	8001f94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69da      	ldr	r2, [r3, #28]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc0:	019b      	lsls	r3, r3, #6
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc8:	085b      	lsrs	r3, r3, #1
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	041b      	lsls	r3, r3, #16
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd4:	061b      	lsls	r3, r3, #24
 8001fd6:	491b      	ldr	r1, [pc, #108]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <HAL_RCC_OscConfig+0x478>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe2:	f7ff fa8f 	bl	8001504 <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fea:	f7ff fa8b 	bl	8001504 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e05c      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffc:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x416>
 8002008:	e054      	b.n	80020b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <HAL_RCC_OscConfig+0x478>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff fa78 	bl	8001504 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002018:	f7ff fa74 	bl	8001504 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e045      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800202a:	4b06      	ldr	r3, [pc, #24]	@ (8002044 <HAL_RCC_OscConfig+0x470>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x444>
 8002036:	e03d      	b.n	80020b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e038      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
 8002044:	40023800 	.word	0x40023800
 8002048:	40007000 	.word	0x40007000
 800204c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002050:	4b1b      	ldr	r3, [pc, #108]	@ (80020c0 <HAL_RCC_OscConfig+0x4ec>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d028      	beq.n	80020b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002068:	429a      	cmp	r2, r3
 800206a:	d121      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002076:	429a      	cmp	r2, r3
 8002078:	d11a      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002080:	4013      	ands	r3, r2
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002086:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002088:	4293      	cmp	r3, r2
 800208a:	d111      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002096:	085b      	lsrs	r3, r3, #1
 8002098:	3b01      	subs	r3, #1
 800209a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800209c:	429a      	cmp	r2, r3
 800209e:	d107      	bne.n	80020b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d001      	beq.n	80020b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e000      	b.n	80020b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40023800 	.word	0x40023800

080020c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e0cc      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020d8:	4b68      	ldr	r3, [pc, #416]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	683a      	ldr	r2, [r7, #0]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d90c      	bls.n	8002100 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020e6:	4b65      	ldr	r3, [pc, #404]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ee:	4b63      	ldr	r3, [pc, #396]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0307 	and.w	r3, r3, #7
 80020f6:	683a      	ldr	r2, [r7, #0]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d001      	beq.n	8002100 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0b8      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d020      	beq.n	800214e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002118:	4b59      	ldr	r3, [pc, #356]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	4a58      	ldr	r2, [pc, #352]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800211e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002122:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0308 	and.w	r3, r3, #8
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002130:	4b53      	ldr	r3, [pc, #332]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4a52      	ldr	r2, [pc, #328]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800213a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800213c:	4b50      	ldr	r3, [pc, #320]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	494d      	ldr	r1, [pc, #308]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	4313      	orrs	r3, r2
 800214c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d044      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d107      	bne.n	8002172 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002162:	4b47      	ldr	r3, [pc, #284]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d119      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e07f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b02      	cmp	r3, #2
 8002178:	d003      	beq.n	8002182 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800217e:	2b03      	cmp	r3, #3
 8002180:	d107      	bne.n	8002192 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002182:	4b3f      	ldr	r3, [pc, #252]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e06f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002192:	4b3b      	ldr	r3, [pc, #236]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e067      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021a2:	4b37      	ldr	r3, [pc, #220]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f023 0203 	bic.w	r2, r3, #3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	4934      	ldr	r1, [pc, #208]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	4313      	orrs	r3, r2
 80021b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021b4:	f7ff f9a6 	bl	8001504 <HAL_GetTick>
 80021b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ba:	e00a      	b.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021bc:	f7ff f9a2 	bl	8001504 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e04f      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 020c 	and.w	r2, r3, #12
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d1eb      	bne.n	80021bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021e4:	4b25      	ldr	r3, [pc, #148]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	683a      	ldr	r2, [r7, #0]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d20c      	bcs.n	800220c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f2:	4b22      	ldr	r3, [pc, #136]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	b2d2      	uxtb	r2, r2
 80021f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <HAL_RCC_ClockConfig+0x1b8>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d001      	beq.n	800220c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e032      	b.n	8002272 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d008      	beq.n	800222a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002218:	4b19      	ldr	r3, [pc, #100]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	4916      	ldr	r1, [pc, #88]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002226:	4313      	orrs	r3, r2
 8002228:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	2b00      	cmp	r3, #0
 8002234:	d009      	beq.n	800224a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002236:	4b12      	ldr	r3, [pc, #72]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	00db      	lsls	r3, r3, #3
 8002244:	490e      	ldr	r1, [pc, #56]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002246:	4313      	orrs	r3, r2
 8002248:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800224a:	f000 f821 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 800224e:	4602      	mov	r2, r0
 8002250:	4b0b      	ldr	r3, [pc, #44]	@ (8002280 <HAL_RCC_ClockConfig+0x1bc>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	091b      	lsrs	r3, r3, #4
 8002256:	f003 030f 	and.w	r3, r3, #15
 800225a:	490a      	ldr	r1, [pc, #40]	@ (8002284 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	5ccb      	ldrb	r3, [r1, r3]
 800225e:	fa22 f303 	lsr.w	r3, r2, r3
 8002262:	4a09      	ldr	r2, [pc, #36]	@ (8002288 <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <HAL_RCC_ClockConfig+0x1c8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f7ff f906 	bl	800147c <HAL_InitTick>

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023c00 	.word	0x40023c00
 8002280:	40023800 	.word	0x40023800
 8002284:	0800e62c 	.word	0x0800e62c
 8002288:	20000000 	.word	0x20000000
 800228c:	20000004 	.word	0x20000004

08002290 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002294:	b094      	sub	sp, #80	@ 0x50
 8002296:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002298:	2300      	movs	r3, #0
 800229a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022a8:	4b79      	ldr	r3, [pc, #484]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 030c 	and.w	r3, r3, #12
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d00d      	beq.n	80022d0 <HAL_RCC_GetSysClockFreq+0x40>
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	f200 80e1 	bhi.w	800247c <HAL_RCC_GetSysClockFreq+0x1ec>
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <HAL_RCC_GetSysClockFreq+0x34>
 80022be:	2b04      	cmp	r3, #4
 80022c0:	d003      	beq.n	80022ca <HAL_RCC_GetSysClockFreq+0x3a>
 80022c2:	e0db      	b.n	800247c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022c4:	4b73      	ldr	r3, [pc, #460]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x204>)
 80022c6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80022c8:	e0db      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022ca:	4b73      	ldr	r3, [pc, #460]	@ (8002498 <HAL_RCC_GetSysClockFreq+0x208>)
 80022cc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80022ce:	e0d8      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022d0:	4b6f      	ldr	r3, [pc, #444]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022d8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022da:	4b6d      	ldr	r3, [pc, #436]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d063      	beq.n	80023ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022e6:	4b6a      	ldr	r3, [pc, #424]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	099b      	lsrs	r3, r3, #6
 80022ec:	2200      	movs	r2, #0
 80022ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80022f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80022f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80022fa:	2300      	movs	r3, #0
 80022fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80022fe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002302:	4622      	mov	r2, r4
 8002304:	462b      	mov	r3, r5
 8002306:	f04f 0000 	mov.w	r0, #0
 800230a:	f04f 0100 	mov.w	r1, #0
 800230e:	0159      	lsls	r1, r3, #5
 8002310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002314:	0150      	lsls	r0, r2, #5
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	4621      	mov	r1, r4
 800231c:	1a51      	subs	r1, r2, r1
 800231e:	6139      	str	r1, [r7, #16]
 8002320:	4629      	mov	r1, r5
 8002322:	eb63 0301 	sbc.w	r3, r3, r1
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	f04f 0300 	mov.w	r3, #0
 8002330:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002334:	4659      	mov	r1, fp
 8002336:	018b      	lsls	r3, r1, #6
 8002338:	4651      	mov	r1, sl
 800233a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800233e:	4651      	mov	r1, sl
 8002340:	018a      	lsls	r2, r1, #6
 8002342:	4651      	mov	r1, sl
 8002344:	ebb2 0801 	subs.w	r8, r2, r1
 8002348:	4659      	mov	r1, fp
 800234a:	eb63 0901 	sbc.w	r9, r3, r1
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800235a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800235e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002362:	4690      	mov	r8, r2
 8002364:	4699      	mov	r9, r3
 8002366:	4623      	mov	r3, r4
 8002368:	eb18 0303 	adds.w	r3, r8, r3
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	462b      	mov	r3, r5
 8002370:	eb49 0303 	adc.w	r3, r9, r3
 8002374:	60fb      	str	r3, [r7, #12]
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002382:	4629      	mov	r1, r5
 8002384:	024b      	lsls	r3, r1, #9
 8002386:	4621      	mov	r1, r4
 8002388:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800238c:	4621      	mov	r1, r4
 800238e:	024a      	lsls	r2, r1, #9
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002396:	2200      	movs	r2, #0
 8002398:	62bb      	str	r3, [r7, #40]	@ 0x28
 800239a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800239c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023a0:	f7fe fc02 	bl	8000ba8 <__aeabi_uldivmod>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4613      	mov	r3, r2
 80023aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023ac:	e058      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ae:	4b38      	ldr	r3, [pc, #224]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	099b      	lsrs	r3, r3, #6
 80023b4:	2200      	movs	r2, #0
 80023b6:	4618      	mov	r0, r3
 80023b8:	4611      	mov	r1, r2
 80023ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023be:	623b      	str	r3, [r7, #32]
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80023c8:	4642      	mov	r2, r8
 80023ca:	464b      	mov	r3, r9
 80023cc:	f04f 0000 	mov.w	r0, #0
 80023d0:	f04f 0100 	mov.w	r1, #0
 80023d4:	0159      	lsls	r1, r3, #5
 80023d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023da:	0150      	lsls	r0, r2, #5
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4641      	mov	r1, r8
 80023e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80023e6:	4649      	mov	r1, r9
 80023e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80023ec:	f04f 0200 	mov.w	r2, #0
 80023f0:	f04f 0300 	mov.w	r3, #0
 80023f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80023f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80023fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002400:	ebb2 040a 	subs.w	r4, r2, sl
 8002404:	eb63 050b 	sbc.w	r5, r3, fp
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	f04f 0300 	mov.w	r3, #0
 8002410:	00eb      	lsls	r3, r5, #3
 8002412:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002416:	00e2      	lsls	r2, r4, #3
 8002418:	4614      	mov	r4, r2
 800241a:	461d      	mov	r5, r3
 800241c:	4643      	mov	r3, r8
 800241e:	18e3      	adds	r3, r4, r3
 8002420:	603b      	str	r3, [r7, #0]
 8002422:	464b      	mov	r3, r9
 8002424:	eb45 0303 	adc.w	r3, r5, r3
 8002428:	607b      	str	r3, [r7, #4]
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	f04f 0300 	mov.w	r3, #0
 8002432:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002436:	4629      	mov	r1, r5
 8002438:	028b      	lsls	r3, r1, #10
 800243a:	4621      	mov	r1, r4
 800243c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002440:	4621      	mov	r1, r4
 8002442:	028a      	lsls	r2, r1, #10
 8002444:	4610      	mov	r0, r2
 8002446:	4619      	mov	r1, r3
 8002448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800244a:	2200      	movs	r2, #0
 800244c:	61bb      	str	r3, [r7, #24]
 800244e:	61fa      	str	r2, [r7, #28]
 8002450:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002454:	f7fe fba8 	bl	8000ba8 <__aeabi_uldivmod>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	4613      	mov	r3, r2
 800245e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002460:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <HAL_RCC_GetSysClockFreq+0x200>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	0c1b      	lsrs	r3, r3, #16
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	3301      	adds	r3, #1
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002470:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800247a:	e002      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800247c:	4b05      	ldr	r3, [pc, #20]	@ (8002494 <HAL_RCC_GetSysClockFreq+0x204>)
 800247e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002484:	4618      	mov	r0, r3
 8002486:	3750      	adds	r7, #80	@ 0x50
 8002488:	46bd      	mov	sp, r7
 800248a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800
 8002494:	00f42400 	.word	0x00f42400
 8002498:	007a1200 	.word	0x007a1200

0800249c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024a0:	4b03      	ldr	r3, [pc, #12]	@ (80024b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80024a2:	681b      	ldr	r3, [r3, #0]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000000 	.word	0x20000000

080024b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024b8:	f7ff fff0 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024bc:	4602      	mov	r2, r0
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	0a9b      	lsrs	r3, r3, #10
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	4903      	ldr	r1, [pc, #12]	@ (80024d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40023800 	.word	0x40023800
 80024d8:	0800e63c 	.word	0x0800e63c

080024dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024e0:	f7ff ffdc 	bl	800249c <HAL_RCC_GetHCLKFreq>
 80024e4:	4602      	mov	r2, r0
 80024e6:	4b05      	ldr	r3, [pc, #20]	@ (80024fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	0b5b      	lsrs	r3, r3, #13
 80024ec:	f003 0307 	and.w	r3, r3, #7
 80024f0:	4903      	ldr	r1, [pc, #12]	@ (8002500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024f2:	5ccb      	ldrb	r3, [r1, r3]
 80024f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40023800 	.word	0x40023800
 8002500:	0800e63c 	.word	0x0800e63c

08002504 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e042      	b.n	800259c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d106      	bne.n	8002530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7fe fe88 	bl	8001240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2224      	movs	r2, #36	@ 0x24
 8002534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002546:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 fdd3 	bl	80030f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800255c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	695a      	ldr	r2, [r3, #20]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800256c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800257c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2220      	movs	r2, #32
 8002590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	@ 0x28
 80025a8:	af02      	add	r7, sp, #8
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	2b20      	cmp	r3, #32
 80025c2:	d175      	bne.n	80026b0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <HAL_UART_Transmit+0x2c>
 80025ca:	88fb      	ldrh	r3, [r7, #6]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e06e      	b.n	80026b2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2200      	movs	r2, #0
 80025d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2221      	movs	r2, #33	@ 0x21
 80025de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025e2:	f7fe ff8f 	bl	8001504 <HAL_GetTick>
 80025e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	88fa      	ldrh	r2, [r7, #6]
 80025ec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	88fa      	ldrh	r2, [r7, #6]
 80025f2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025fc:	d108      	bne.n	8002610 <HAL_UART_Transmit+0x6c>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d104      	bne.n	8002610 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	61bb      	str	r3, [r7, #24]
 800260e:	e003      	b.n	8002618 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002614:	2300      	movs	r3, #0
 8002616:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002618:	e02e      	b.n	8002678 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2200      	movs	r2, #0
 8002622:	2180      	movs	r1, #128	@ 0x80
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fb37 	bl	8002c98 <UART_WaitOnFlagUntilTimeout>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d005      	beq.n	800263c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2220      	movs	r2, #32
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e03a      	b.n	80026b2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10b      	bne.n	800265a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002650:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	3302      	adds	r3, #2
 8002656:	61bb      	str	r3, [r7, #24]
 8002658:	e007      	b.n	800266a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	781a      	ldrb	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	3301      	adds	r3, #1
 8002668:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800266e:	b29b      	uxth	r3, r3
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800267c:	b29b      	uxth	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1cb      	bne.n	800261a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2200      	movs	r2, #0
 800268a:	2140      	movs	r1, #64	@ 0x40
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fb03 	bl	8002c98 <UART_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2220      	movs	r2, #32
 800269c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e006      	b.n	80026b2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	e000      	b.n	80026b2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026b0:	2302      	movs	r3, #2
  }
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3720      	adds	r7, #32
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b084      	sub	sp, #16
 80026be:	af00      	add	r7, sp, #0
 80026c0:	60f8      	str	r0, [r7, #12]
 80026c2:	60b9      	str	r1, [r7, #8]
 80026c4:	4613      	mov	r3, r2
 80026c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b20      	cmp	r3, #32
 80026d2:	d112      	bne.n	80026fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <HAL_UART_Receive_IT+0x26>
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d101      	bne.n	80026e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e00b      	b.n	80026fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	461a      	mov	r2, r3
 80026ee:	68b9      	ldr	r1, [r7, #8]
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f000 fb2a 	bl	8002d4a <UART_Start_Receive_IT>
 80026f6:	4603      	mov	r3, r0
 80026f8:	e000      	b.n	80026fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80026fa:	2302      	movs	r3, #2
  }
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b0ba      	sub	sp, #232	@ 0xe8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800272a:	2300      	movs	r3, #0
 800272c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002730:	2300      	movs	r3, #0
 8002732:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002742:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10f      	bne.n	800276a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800274a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d009      	beq.n	800276a <HAL_UART_IRQHandler+0x66>
 8002756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d003      	beq.n	800276a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 fc07 	bl	8002f76 <UART_Receive_IT>
      return;
 8002768:	e273      	b.n	8002c52 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800276a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80de 	beq.w	8002930 <HAL_UART_IRQHandler+0x22c>
 8002774:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	d106      	bne.n	800278e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002784:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 80d1 	beq.w	8002930 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800278e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00b      	beq.n	80027b2 <HAL_UART_IRQHandler+0xae>
 800279a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800279e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d005      	beq.n	80027b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027aa:	f043 0201 	orr.w	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027b6:	f003 0304 	and.w	r3, r3, #4
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00b      	beq.n	80027d6 <HAL_UART_IRQHandler+0xd2>
 80027be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ce:	f043 0202 	orr.w	r2, r3, #2
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00b      	beq.n	80027fa <HAL_UART_IRQHandler+0xf6>
 80027e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d005      	beq.n	80027fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f2:	f043 0204 	orr.w	r2, r3, #4
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027fe:	f003 0308 	and.w	r3, r3, #8
 8002802:	2b00      	cmp	r3, #0
 8002804:	d011      	beq.n	800282a <HAL_UART_IRQHandler+0x126>
 8002806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	2b00      	cmp	r3, #0
 8002810:	d105      	bne.n	800281e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	f043 0208 	orr.w	r2, r3, #8
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 820a 	beq.w	8002c48 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002838:	f003 0320 	and.w	r3, r3, #32
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <HAL_UART_IRQHandler+0x14e>
 8002840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002844:	f003 0320 	and.w	r3, r3, #32
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 fb92 	bl	8002f76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800285c:	2b40      	cmp	r3, #64	@ 0x40
 800285e:	bf0c      	ite	eq
 8002860:	2301      	moveq	r3, #1
 8002862:	2300      	movne	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d103      	bne.n	800287e <HAL_UART_IRQHandler+0x17a>
 8002876:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800287a:	2b00      	cmp	r3, #0
 800287c:	d04f      	beq.n	800291e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 fa9d 	bl	8002dbe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800288e:	2b40      	cmp	r3, #64	@ 0x40
 8002890:	d141      	bne.n	8002916 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	3314      	adds	r3, #20
 8002898:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028a0:	e853 3f00 	ldrex	r3, [r3]
 80028a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80028a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	3314      	adds	r3, #20
 80028ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80028be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80028c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80028ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80028ce:	e841 2300 	strex	r3, r2, [r1]
 80028d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1d9      	bne.n	8002892 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d013      	beq.n	800290e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ea:	4a8a      	ldr	r2, [pc, #552]	@ (8002b14 <HAL_UART_IRQHandler+0x410>)
 80028ec:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe ffaf 	bl	8001856 <HAL_DMA_Abort_IT>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d016      	beq.n	800292c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002908:	4610      	mov	r0, r2
 800290a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800290c:	e00e      	b.n	800292c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f9ac 	bl	8002c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002914:	e00a      	b.n	800292c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f9a8 	bl	8002c6c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	e006      	b.n	800292c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f9a4 	bl	8002c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800292a:	e18d      	b.n	8002c48 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800292c:	bf00      	nop
    return;
 800292e:	e18b      	b.n	8002c48 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002934:	2b01      	cmp	r3, #1
 8002936:	f040 8167 	bne.w	8002c08 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800293a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	2b00      	cmp	r3, #0
 8002944:	f000 8160 	beq.w	8002c08 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800294c:	f003 0310 	and.w	r3, r3, #16
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 8159 	beq.w	8002c08 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002956:	2300      	movs	r3, #0
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002976:	2b40      	cmp	r3, #64	@ 0x40
 8002978:	f040 80ce 	bne.w	8002b18 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002988:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80a9 	beq.w	8002ae4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002996:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800299a:	429a      	cmp	r2, r3
 800299c:	f080 80a2 	bcs.w	8002ae4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029b2:	f000 8088 	beq.w	8002ac6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	330c      	adds	r3, #12
 80029bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029c4:	e853 3f00 	ldrex	r3, [r3]
 80029c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80029cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	330c      	adds	r3, #12
 80029de:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80029e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80029ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029f2:	e841 2300 	strex	r3, r2, [r1]
 80029f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80029fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1d9      	bne.n	80029b6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	3314      	adds	r3, #20
 8002a08:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a0c:	e853 3f00 	ldrex	r3, [r3]
 8002a10:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a14:	f023 0301 	bic.w	r3, r3, #1
 8002a18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	3314      	adds	r3, #20
 8002a22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a26:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a2c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a32:	e841 2300 	strex	r3, r2, [r1]
 8002a36:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1e1      	bne.n	8002a02 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	3314      	adds	r3, #20
 8002a44:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a48:	e853 3f00 	ldrex	r3, [r3]
 8002a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3314      	adds	r3, #20
 8002a5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a62:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a66:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a6a:	e841 2300 	strex	r3, r2, [r1]
 8002a6e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1e3      	bne.n	8002a3e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a8e:	e853 3f00 	ldrex	r3, [r3]
 8002a92:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a96:	f023 0310 	bic.w	r3, r3, #16
 8002a9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002aa8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002aaa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002aae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ab0:	e841 2300 	strex	r3, r2, [r1]
 8002ab4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002ab6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1e3      	bne.n	8002a84 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7fe fe58 	bl	8001776 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	4619      	mov	r1, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f8cf 	bl	8002c80 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002ae2:	e0b3      	b.n	8002c4c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002ae8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002aec:	429a      	cmp	r2, r3
 8002aee:	f040 80ad 	bne.w	8002c4c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af6:	69db      	ldr	r3, [r3, #28]
 8002af8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002afc:	f040 80a6 	bne.w	8002c4c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2202      	movs	r2, #2
 8002b04:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 f8b7 	bl	8002c80 <HAL_UARTEx_RxEventCallback>
      return;
 8002b12:	e09b      	b.n	8002c4c <HAL_UART_IRQHandler+0x548>
 8002b14:	08002e85 	.word	0x08002e85
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b2c:	b29b      	uxth	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 808e 	beq.w	8002c50 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8002b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 8089 	beq.w	8002c50 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	330c      	adds	r3, #12
 8002b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b48:	e853 3f00 	ldrex	r3, [r3]
 8002b4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	330c      	adds	r3, #12
 8002b5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b62:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1e3      	bne.n	8002b3e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	3314      	adds	r3, #20
 8002b7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	e853 3f00 	ldrex	r3, [r3]
 8002b84:	623b      	str	r3, [r7, #32]
   return(result);
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	f023 0301 	bic.w	r3, r3, #1
 8002b8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	3314      	adds	r3, #20
 8002b96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002b9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ba2:	e841 2300 	strex	r3, r2, [r1]
 8002ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1e3      	bne.n	8002b76 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2220      	movs	r2, #32
 8002bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	330c      	adds	r3, #12
 8002bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	e853 3f00 	ldrex	r3, [r3]
 8002bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f023 0310 	bic.w	r3, r3, #16
 8002bd2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	330c      	adds	r3, #12
 8002bdc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002be0:	61fa      	str	r2, [r7, #28]
 8002be2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be4:	69b9      	ldr	r1, [r7, #24]
 8002be6:	69fa      	ldr	r2, [r7, #28]
 8002be8:	e841 2300 	strex	r3, r2, [r1]
 8002bec:	617b      	str	r3, [r7, #20]
   return(result);
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d1e3      	bne.n	8002bbc <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bfa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bfe:	4619      	mov	r1, r3
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f83d 	bl	8002c80 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c06:	e023      	b.n	8002c50 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d009      	beq.n	8002c28 <HAL_UART_IRQHandler+0x524>
 8002c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d003      	beq.n	8002c28 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f940 	bl	8002ea6 <UART_Transmit_IT>
    return;
 8002c26:	e014      	b.n	8002c52 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00e      	beq.n	8002c52 <HAL_UART_IRQHandler+0x54e>
 8002c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 f980 	bl	8002f46 <UART_EndTransmit_IT>
    return;
 8002c46:	e004      	b.n	8002c52 <HAL_UART_IRQHandler+0x54e>
    return;
 8002c48:	bf00      	nop
 8002c4a:	e002      	b.n	8002c52 <HAL_UART_IRQHandler+0x54e>
      return;
 8002c4c:	bf00      	nop
 8002c4e:	e000      	b.n	8002c52 <HAL_UART_IRQHandler+0x54e>
      return;
 8002c50:	bf00      	nop
  }
}
 8002c52:	37e8      	adds	r7, #232	@ 0xe8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ca8:	e03b      	b.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cb0:	d037      	beq.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb2:	f7fe fc27 	bl	8001504 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	6a3a      	ldr	r2, [r7, #32]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cc2:	6a3b      	ldr	r3, [r7, #32]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e03a      	b.n	8002d42 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f003 0304 	and.w	r3, r3, #4
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d023      	beq.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	2b80      	cmp	r3, #128	@ 0x80
 8002cde:	d020      	beq.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2b40      	cmp	r3, #64	@ 0x40
 8002ce4:	d01d      	beq.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d116      	bne.n	8002d22 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	617b      	str	r3, [r7, #20]
 8002d08:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 f857 	bl	8002dbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2208      	movs	r2, #8
 8002d14:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e00f      	b.n	8002d42 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	bf0c      	ite	eq
 8002d32:	2301      	moveq	r3, #1
 8002d34:	2300      	movne	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	461a      	mov	r2, r3
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d0b4      	beq.n	8002caa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b085      	sub	sp, #20
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	4613      	mov	r3, r2
 8002d56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	88fa      	ldrh	r2, [r7, #6]
 8002d62:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	88fa      	ldrh	r2, [r7, #6]
 8002d68:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2222      	movs	r2, #34	@ 0x22
 8002d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d007      	beq.n	8002d90 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d8e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f042 0201 	orr.w	r2, r2, #1
 8002d9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f042 0220 	orr.w	r2, r2, #32
 8002dae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b095      	sub	sp, #84	@ 0x54
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	330c      	adds	r3, #12
 8002dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dd0:	e853 3f00 	ldrex	r3, [r3]
 8002dd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	330c      	adds	r3, #12
 8002de4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002de6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002dec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002dee:	e841 2300 	strex	r3, r2, [r1]
 8002df2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1e5      	bne.n	8002dc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	3314      	adds	r3, #20
 8002e00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e02:	6a3b      	ldr	r3, [r7, #32]
 8002e04:	e853 3f00 	ldrex	r3, [r3]
 8002e08:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	f023 0301 	bic.w	r3, r3, #1
 8002e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3314      	adds	r3, #20
 8002e18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e22:	e841 2300 	strex	r3, r2, [r1]
 8002e26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1e5      	bne.n	8002dfa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d119      	bne.n	8002e6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	330c      	adds	r3, #12
 8002e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	e853 3f00 	ldrex	r3, [r3]
 8002e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	f023 0310 	bic.w	r3, r3, #16
 8002e4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	330c      	adds	r3, #12
 8002e54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e56:	61ba      	str	r2, [r7, #24]
 8002e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e5a:	6979      	ldr	r1, [r7, #20]
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	e841 2300 	strex	r3, r2, [r1]
 8002e62:	613b      	str	r3, [r7, #16]
   return(result);
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1e5      	bne.n	8002e36 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e78:	bf00      	nop
 8002e7a:	3754      	adds	r7, #84	@ 0x54
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7ff fee7 	bl	8002c6c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e9e:	bf00      	nop
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b085      	sub	sp, #20
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b21      	cmp	r3, #33	@ 0x21
 8002eb8:	d13e      	bne.n	8002f38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ec2:	d114      	bne.n	8002eee <UART_Transmit_IT+0x48>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d110      	bne.n	8002eee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	881b      	ldrh	r3, [r3, #0]
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ee0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	1c9a      	adds	r2, r3, #2
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	621a      	str	r2, [r3, #32]
 8002eec:	e008      	b.n	8002f00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	1c59      	adds	r1, r3, #1
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6211      	str	r1, [r2, #32]
 8002ef8:	781a      	ldrb	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f04:	b29b      	uxth	r3, r3
 8002f06:	3b01      	subs	r3, #1
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10f      	bne.n	8002f34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68da      	ldr	r2, [r3, #12]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002f34:	2300      	movs	r3, #0
 8002f36:	e000      	b.n	8002f3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002f38:	2302      	movs	r3, #2
  }
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3714      	adds	r7, #20
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b082      	sub	sp, #8
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2220      	movs	r2, #32
 8002f62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7ff fe76 	bl	8002c58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b08c      	sub	sp, #48	@ 0x30
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002f82:	2300      	movs	r3, #0
 8002f84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b22      	cmp	r3, #34	@ 0x22
 8002f90:	f040 80aa 	bne.w	80030e8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f9c:	d115      	bne.n	8002fca <UART_Receive_IT+0x54>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d111      	bne.n	8002fca <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002faa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc2:	1c9a      	adds	r2, r3, #2
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fc8:	e024      	b.n	8003014 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fd8:	d007      	beq.n	8002fea <UART_Receive_IT+0x74>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d10a      	bne.n	8002ff8 <UART_Receive_IT+0x82>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d106      	bne.n	8002ff8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff4:	701a      	strb	r2, [r3, #0]
 8002ff6:	e008      	b.n	800300a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003004:	b2da      	uxtb	r2, r3
 8003006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003008:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800300e:	1c5a      	adds	r2, r3, #1
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003018:	b29b      	uxth	r3, r3
 800301a:	3b01      	subs	r3, #1
 800301c:	b29b      	uxth	r3, r3
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	4619      	mov	r1, r3
 8003022:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003024:	2b00      	cmp	r3, #0
 8003026:	d15d      	bne.n	80030e4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68da      	ldr	r2, [r3, #12]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0220 	bic.w	r2, r2, #32
 8003036:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68da      	ldr	r2, [r3, #12]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003046:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695a      	ldr	r2, [r3, #20]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0201 	bic.w	r2, r2, #1
 8003056:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800306a:	2b01      	cmp	r3, #1
 800306c:	d135      	bne.n	80030da <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	330c      	adds	r3, #12
 800307a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	e853 3f00 	ldrex	r3, [r3]
 8003082:	613b      	str	r3, [r7, #16]
   return(result);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f023 0310 	bic.w	r3, r3, #16
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	330c      	adds	r3, #12
 8003092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003094:	623a      	str	r2, [r7, #32]
 8003096:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003098:	69f9      	ldr	r1, [r7, #28]
 800309a:	6a3a      	ldr	r2, [r7, #32]
 800309c:	e841 2300 	strex	r3, r2, [r1]
 80030a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1e5      	bne.n	8003074 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d10a      	bne.n	80030cc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	60fb      	str	r3, [r7, #12]
 80030ca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80030d0:	4619      	mov	r1, r3
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff fdd4 	bl	8002c80 <HAL_UARTEx_RxEventCallback>
 80030d8:	e002      	b.n	80030e0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7fe f810 	bl	8001100 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80030e0:	2300      	movs	r3, #0
 80030e2:	e002      	b.n	80030ea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e000      	b.n	80030ea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80030e8:	2302      	movs	r3, #2
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3730      	adds	r7, #48	@ 0x30
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
	...

080030f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030f8:	b0c0      	sub	sp, #256	@ 0x100
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800310c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003110:	68d9      	ldr	r1, [r3, #12]
 8003112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	ea40 0301 	orr.w	r3, r0, r1
 800311c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800311e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	431a      	orrs	r2, r3
 800312c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	431a      	orrs	r2, r3
 8003134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800314c:	f021 010c 	bic.w	r1, r1, #12
 8003150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800315a:	430b      	orrs	r3, r1
 800315c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800315e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800316a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800316e:	6999      	ldr	r1, [r3, #24]
 8003170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	ea40 0301 	orr.w	r3, r0, r1
 800317a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800317c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4b8f      	ldr	r3, [pc, #572]	@ (80033c0 <UART_SetConfig+0x2cc>)
 8003184:	429a      	cmp	r2, r3
 8003186:	d005      	beq.n	8003194 <UART_SetConfig+0xa0>
 8003188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	4b8d      	ldr	r3, [pc, #564]	@ (80033c4 <UART_SetConfig+0x2d0>)
 8003190:	429a      	cmp	r2, r3
 8003192:	d104      	bne.n	800319e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003194:	f7ff f9a2 	bl	80024dc <HAL_RCC_GetPCLK2Freq>
 8003198:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800319c:	e003      	b.n	80031a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800319e:	f7ff f989 	bl	80024b4 <HAL_RCC_GetPCLK1Freq>
 80031a2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031aa:	69db      	ldr	r3, [r3, #28]
 80031ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031b0:	f040 810c 	bne.w	80033cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80031b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031b8:	2200      	movs	r2, #0
 80031ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80031be:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80031c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80031c6:	4622      	mov	r2, r4
 80031c8:	462b      	mov	r3, r5
 80031ca:	1891      	adds	r1, r2, r2
 80031cc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80031ce:	415b      	adcs	r3, r3
 80031d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80031d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80031d6:	4621      	mov	r1, r4
 80031d8:	eb12 0801 	adds.w	r8, r2, r1
 80031dc:	4629      	mov	r1, r5
 80031de:	eb43 0901 	adc.w	r9, r3, r1
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031f6:	4690      	mov	r8, r2
 80031f8:	4699      	mov	r9, r3
 80031fa:	4623      	mov	r3, r4
 80031fc:	eb18 0303 	adds.w	r3, r8, r3
 8003200:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003204:	462b      	mov	r3, r5
 8003206:	eb49 0303 	adc.w	r3, r9, r3
 800320a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800321a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800321e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003222:	460b      	mov	r3, r1
 8003224:	18db      	adds	r3, r3, r3
 8003226:	653b      	str	r3, [r7, #80]	@ 0x50
 8003228:	4613      	mov	r3, r2
 800322a:	eb42 0303 	adc.w	r3, r2, r3
 800322e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003230:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003234:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003238:	f7fd fcb6 	bl	8000ba8 <__aeabi_uldivmod>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	4b61      	ldr	r3, [pc, #388]	@ (80033c8 <UART_SetConfig+0x2d4>)
 8003242:	fba3 2302 	umull	r2, r3, r3, r2
 8003246:	095b      	lsrs	r3, r3, #5
 8003248:	011c      	lsls	r4, r3, #4
 800324a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800324e:	2200      	movs	r2, #0
 8003250:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003254:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003258:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800325c:	4642      	mov	r2, r8
 800325e:	464b      	mov	r3, r9
 8003260:	1891      	adds	r1, r2, r2
 8003262:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003264:	415b      	adcs	r3, r3
 8003266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003268:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800326c:	4641      	mov	r1, r8
 800326e:	eb12 0a01 	adds.w	sl, r2, r1
 8003272:	4649      	mov	r1, r9
 8003274:	eb43 0b01 	adc.w	fp, r3, r1
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003284:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003288:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800328c:	4692      	mov	sl, r2
 800328e:	469b      	mov	fp, r3
 8003290:	4643      	mov	r3, r8
 8003292:	eb1a 0303 	adds.w	r3, sl, r3
 8003296:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800329a:	464b      	mov	r3, r9
 800329c:	eb4b 0303 	adc.w	r3, fp, r3
 80032a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80032a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80032b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80032b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80032b8:	460b      	mov	r3, r1
 80032ba:	18db      	adds	r3, r3, r3
 80032bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80032be:	4613      	mov	r3, r2
 80032c0:	eb42 0303 	adc.w	r3, r2, r3
 80032c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80032c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80032ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80032ce:	f7fd fc6b 	bl	8000ba8 <__aeabi_uldivmod>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4611      	mov	r1, r2
 80032d8:	4b3b      	ldr	r3, [pc, #236]	@ (80033c8 <UART_SetConfig+0x2d4>)
 80032da:	fba3 2301 	umull	r2, r3, r3, r1
 80032de:	095b      	lsrs	r3, r3, #5
 80032e0:	2264      	movs	r2, #100	@ 0x64
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	1acb      	subs	r3, r1, r3
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80032ee:	4b36      	ldr	r3, [pc, #216]	@ (80033c8 <UART_SetConfig+0x2d4>)
 80032f0:	fba3 2302 	umull	r2, r3, r3, r2
 80032f4:	095b      	lsrs	r3, r3, #5
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80032fc:	441c      	add	r4, r3
 80032fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003302:	2200      	movs	r2, #0
 8003304:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003308:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800330c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003310:	4642      	mov	r2, r8
 8003312:	464b      	mov	r3, r9
 8003314:	1891      	adds	r1, r2, r2
 8003316:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003318:	415b      	adcs	r3, r3
 800331a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800331c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003320:	4641      	mov	r1, r8
 8003322:	1851      	adds	r1, r2, r1
 8003324:	6339      	str	r1, [r7, #48]	@ 0x30
 8003326:	4649      	mov	r1, r9
 8003328:	414b      	adcs	r3, r1
 800332a:	637b      	str	r3, [r7, #52]	@ 0x34
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	f04f 0300 	mov.w	r3, #0
 8003334:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003338:	4659      	mov	r1, fp
 800333a:	00cb      	lsls	r3, r1, #3
 800333c:	4651      	mov	r1, sl
 800333e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003342:	4651      	mov	r1, sl
 8003344:	00ca      	lsls	r2, r1, #3
 8003346:	4610      	mov	r0, r2
 8003348:	4619      	mov	r1, r3
 800334a:	4603      	mov	r3, r0
 800334c:	4642      	mov	r2, r8
 800334e:	189b      	adds	r3, r3, r2
 8003350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003354:	464b      	mov	r3, r9
 8003356:	460a      	mov	r2, r1
 8003358:	eb42 0303 	adc.w	r3, r2, r3
 800335c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800336c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003370:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003374:	460b      	mov	r3, r1
 8003376:	18db      	adds	r3, r3, r3
 8003378:	62bb      	str	r3, [r7, #40]	@ 0x28
 800337a:	4613      	mov	r3, r2
 800337c:	eb42 0303 	adc.w	r3, r2, r3
 8003380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003382:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003386:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800338a:	f7fd fc0d 	bl	8000ba8 <__aeabi_uldivmod>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4b0d      	ldr	r3, [pc, #52]	@ (80033c8 <UART_SetConfig+0x2d4>)
 8003394:	fba3 1302 	umull	r1, r3, r3, r2
 8003398:	095b      	lsrs	r3, r3, #5
 800339a:	2164      	movs	r1, #100	@ 0x64
 800339c:	fb01 f303 	mul.w	r3, r1, r3
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	00db      	lsls	r3, r3, #3
 80033a4:	3332      	adds	r3, #50	@ 0x32
 80033a6:	4a08      	ldr	r2, [pc, #32]	@ (80033c8 <UART_SetConfig+0x2d4>)
 80033a8:	fba2 2303 	umull	r2, r3, r2, r3
 80033ac:	095b      	lsrs	r3, r3, #5
 80033ae:	f003 0207 	and.w	r2, r3, #7
 80033b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4422      	add	r2, r4
 80033ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80033bc:	e106      	b.n	80035cc <UART_SetConfig+0x4d8>
 80033be:	bf00      	nop
 80033c0:	40011000 	.word	0x40011000
 80033c4:	40011400 	.word	0x40011400
 80033c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033d0:	2200      	movs	r2, #0
 80033d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80033d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80033da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80033de:	4642      	mov	r2, r8
 80033e0:	464b      	mov	r3, r9
 80033e2:	1891      	adds	r1, r2, r2
 80033e4:	6239      	str	r1, [r7, #32]
 80033e6:	415b      	adcs	r3, r3
 80033e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80033ee:	4641      	mov	r1, r8
 80033f0:	1854      	adds	r4, r2, r1
 80033f2:	4649      	mov	r1, r9
 80033f4:	eb43 0501 	adc.w	r5, r3, r1
 80033f8:	f04f 0200 	mov.w	r2, #0
 80033fc:	f04f 0300 	mov.w	r3, #0
 8003400:	00eb      	lsls	r3, r5, #3
 8003402:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003406:	00e2      	lsls	r2, r4, #3
 8003408:	4614      	mov	r4, r2
 800340a:	461d      	mov	r5, r3
 800340c:	4643      	mov	r3, r8
 800340e:	18e3      	adds	r3, r4, r3
 8003410:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003414:	464b      	mov	r3, r9
 8003416:	eb45 0303 	adc.w	r3, r5, r3
 800341a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800342a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800343a:	4629      	mov	r1, r5
 800343c:	008b      	lsls	r3, r1, #2
 800343e:	4621      	mov	r1, r4
 8003440:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003444:	4621      	mov	r1, r4
 8003446:	008a      	lsls	r2, r1, #2
 8003448:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800344c:	f7fd fbac 	bl	8000ba8 <__aeabi_uldivmod>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4b60      	ldr	r3, [pc, #384]	@ (80035d8 <UART_SetConfig+0x4e4>)
 8003456:	fba3 2302 	umull	r2, r3, r3, r2
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	011c      	lsls	r4, r3, #4
 800345e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003462:	2200      	movs	r2, #0
 8003464:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003468:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800346c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003470:	4642      	mov	r2, r8
 8003472:	464b      	mov	r3, r9
 8003474:	1891      	adds	r1, r2, r2
 8003476:	61b9      	str	r1, [r7, #24]
 8003478:	415b      	adcs	r3, r3
 800347a:	61fb      	str	r3, [r7, #28]
 800347c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003480:	4641      	mov	r1, r8
 8003482:	1851      	adds	r1, r2, r1
 8003484:	6139      	str	r1, [r7, #16]
 8003486:	4649      	mov	r1, r9
 8003488:	414b      	adcs	r3, r1
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003498:	4659      	mov	r1, fp
 800349a:	00cb      	lsls	r3, r1, #3
 800349c:	4651      	mov	r1, sl
 800349e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034a2:	4651      	mov	r1, sl
 80034a4:	00ca      	lsls	r2, r1, #3
 80034a6:	4610      	mov	r0, r2
 80034a8:	4619      	mov	r1, r3
 80034aa:	4603      	mov	r3, r0
 80034ac:	4642      	mov	r2, r8
 80034ae:	189b      	adds	r3, r3, r2
 80034b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034b4:	464b      	mov	r3, r9
 80034b6:	460a      	mov	r2, r1
 80034b8:	eb42 0303 	adc.w	r3, r2, r3
 80034bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80034ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80034d8:	4649      	mov	r1, r9
 80034da:	008b      	lsls	r3, r1, #2
 80034dc:	4641      	mov	r1, r8
 80034de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034e2:	4641      	mov	r1, r8
 80034e4:	008a      	lsls	r2, r1, #2
 80034e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80034ea:	f7fd fb5d 	bl	8000ba8 <__aeabi_uldivmod>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	4b38      	ldr	r3, [pc, #224]	@ (80035d8 <UART_SetConfig+0x4e4>)
 80034f6:	fba3 2301 	umull	r2, r3, r3, r1
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	2264      	movs	r2, #100	@ 0x64
 80034fe:	fb02 f303 	mul.w	r3, r2, r3
 8003502:	1acb      	subs	r3, r1, r3
 8003504:	011b      	lsls	r3, r3, #4
 8003506:	3332      	adds	r3, #50	@ 0x32
 8003508:	4a33      	ldr	r2, [pc, #204]	@ (80035d8 <UART_SetConfig+0x4e4>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	095b      	lsrs	r3, r3, #5
 8003510:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003514:	441c      	add	r4, r3
 8003516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800351a:	2200      	movs	r2, #0
 800351c:	673b      	str	r3, [r7, #112]	@ 0x70
 800351e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003520:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003524:	4642      	mov	r2, r8
 8003526:	464b      	mov	r3, r9
 8003528:	1891      	adds	r1, r2, r2
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	415b      	adcs	r3, r3
 800352e:	60fb      	str	r3, [r7, #12]
 8003530:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003534:	4641      	mov	r1, r8
 8003536:	1851      	adds	r1, r2, r1
 8003538:	6039      	str	r1, [r7, #0]
 800353a:	4649      	mov	r1, r9
 800353c:	414b      	adcs	r3, r1
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800354c:	4659      	mov	r1, fp
 800354e:	00cb      	lsls	r3, r1, #3
 8003550:	4651      	mov	r1, sl
 8003552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003556:	4651      	mov	r1, sl
 8003558:	00ca      	lsls	r2, r1, #3
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	4603      	mov	r3, r0
 8003560:	4642      	mov	r2, r8
 8003562:	189b      	adds	r3, r3, r2
 8003564:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003566:	464b      	mov	r3, r9
 8003568:	460a      	mov	r2, r1
 800356a:	eb42 0303 	adc.w	r3, r2, r3
 800356e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	663b      	str	r3, [r7, #96]	@ 0x60
 800357a:	667a      	str	r2, [r7, #100]	@ 0x64
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003588:	4649      	mov	r1, r9
 800358a:	008b      	lsls	r3, r1, #2
 800358c:	4641      	mov	r1, r8
 800358e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003592:	4641      	mov	r1, r8
 8003594:	008a      	lsls	r2, r1, #2
 8003596:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800359a:	f7fd fb05 	bl	8000ba8 <__aeabi_uldivmod>
 800359e:	4602      	mov	r2, r0
 80035a0:	460b      	mov	r3, r1
 80035a2:	4b0d      	ldr	r3, [pc, #52]	@ (80035d8 <UART_SetConfig+0x4e4>)
 80035a4:	fba3 1302 	umull	r1, r3, r3, r2
 80035a8:	095b      	lsrs	r3, r3, #5
 80035aa:	2164      	movs	r1, #100	@ 0x64
 80035ac:	fb01 f303 	mul.w	r3, r1, r3
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	3332      	adds	r3, #50	@ 0x32
 80035b6:	4a08      	ldr	r2, [pc, #32]	@ (80035d8 <UART_SetConfig+0x4e4>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	f003 020f 	and.w	r2, r3, #15
 80035c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4422      	add	r2, r4
 80035ca:	609a      	str	r2, [r3, #8]
}
 80035cc:	bf00      	nop
 80035ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80035d2:	46bd      	mov	sp, r7
 80035d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035d8:	51eb851f 	.word	0x51eb851f

080035dc <emnist_letter_from_index>:

/* USER CODE BEGIN includes */
// Declare external function
extern void Uart_send(char * str);

static inline char emnist_letter_from_index(uint32_t idx) {
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* EMNIST Letters trained as 0..25 -> 'A'..'Z' */
  if (idx < 26U) return (char)('A' + idx);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b19      	cmp	r3, #25
 80035e8:	d804      	bhi.n	80035f4 <emnist_letter_from_index+0x18>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	3341      	adds	r3, #65	@ 0x41
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	e000      	b.n	80035f6 <emnist_letter_from_index+0x1a>
  return '?';
 80035f4:	233f      	movs	r3, #63	@ 0x3f
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <ai_log_err>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d009      	beq.n	8003628 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8003614:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8003616:	461a      	mov	r2, r3
        err.type, err.code);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800361e:	6839      	ldr	r1, [r7, #0]
 8003620:	4807      	ldr	r0, [pc, #28]	@ (8003640 <ai_log_err+0x3c>)
 8003622:	f008 fd17 	bl	800c054 <iprintf>
 8003626:	e009      	b.n	800363c <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8003628:	793b      	ldrb	r3, [r7, #4]
 800362a:	4619      	mov	r1, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8003632:	461a      	mov	r2, r3
 8003634:	4803      	ldr	r0, [pc, #12]	@ (8003644 <ai_log_err+0x40>)
 8003636:	f008 fd0d 	bl	800c054 <iprintf>

  do {} while (1);
 800363a:	bf00      	nop
 800363c:	bf00      	nop
 800363e:	e7fd      	b.n	800363c <ai_log_err+0x38>
 8003640:	0800e4a0 	.word	0x0800e4a0
 8003644:	0800e4d4 	.word	0x0800e4d4

08003648 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b086      	sub	sp, #24
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_network_create_and_init(&network, act_addr, NULL);
 8003650:	2200      	movs	r2, #0
 8003652:	6879      	ldr	r1, [r7, #4]
 8003654:	4828      	ldr	r0, [pc, #160]	@ (80036f8 <ai_boostrap+0xb0>)
 8003656:	f000 fc67 	bl	8003f28 <ai_network_create_and_init>
 800365a:	4603      	mov	r3, r0
 800365c:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 800365e:	7b3b      	ldrb	r3, [r7, #12]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d006      	beq.n	8003672 <ai_boostrap+0x2a>
    ai_log_err(err, "ai_network_create_and_init");
 8003664:	4925      	ldr	r1, [pc, #148]	@ (80036fc <ai_boostrap+0xb4>)
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f7ff ffcc 	bl	8003604 <ai_log_err>
    return -1;
 800366c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003670:	e03e      	b.n	80036f0 <ai_boostrap+0xa8>
  }

  ai_input = ai_network_inputs_get(network, NULL);
 8003672:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <ai_boostrap+0xb0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2100      	movs	r1, #0
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fcc9 	bl	8004010 <ai_network_inputs_get>
 800367e:	4603      	mov	r3, r0
 8003680:	4a1f      	ldr	r2, [pc, #124]	@ (8003700 <ai_boostrap+0xb8>)
 8003682:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 8003684:	4b1c      	ldr	r3, [pc, #112]	@ (80036f8 <ai_boostrap+0xb0>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2100      	movs	r1, #0
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fcda 	bl	8004044 <ai_network_outputs_get>
 8003690:	4603      	mov	r3, r0
 8003692:	4a1c      	ldr	r2, [pc, #112]	@ (8003704 <ai_boostrap+0xbc>)
 8003694:	6013      	str	r3, [r2, #0]

#if defined(AI_NETWORK_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 8003696:	2300      	movs	r3, #0
 8003698:	617b      	str	r3, [r7, #20]
 800369a:	e00f      	b.n	80036bc <ai_boostrap+0x74>
    data_ins[idx] = ai_input[idx].data;
 800369c:	4b18      	ldr	r3, [pc, #96]	@ (8003700 <ai_boostrap+0xb8>)
 800369e:	6819      	ldr	r1, [r3, #0]
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	4613      	mov	r3, r2
 80036a4:	00db      	lsls	r3, r3, #3
 80036a6:	1a9b      	subs	r3, r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	440b      	add	r3, r1
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	4916      	ldr	r1, [pc, #88]	@ (8003708 <ai_boostrap+0xc0>)
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_IN_NUM; idx++) {
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	3301      	adds	r3, #1
 80036ba:	617b      	str	r3, [r7, #20]
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	ddec      	ble.n	800369c <ai_boostrap+0x54>

#if defined(AI_NETWORK_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 80036c2:	2300      	movs	r3, #0
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	e00f      	b.n	80036e8 <ai_boostrap+0xa0>
    data_outs[idx] = ai_output[idx].data;
 80036c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003704 <ai_boostrap+0xbc>)
 80036ca:	6819      	ldr	r1, [r3, #0]
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4613      	mov	r3, r2
 80036d0:	00db      	lsls	r3, r3, #3
 80036d2:	1a9b      	subs	r3, r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	440b      	add	r3, r1
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	490c      	ldr	r1, [pc, #48]	@ (800370c <ai_boostrap+0xc4>)
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	3301      	adds	r3, #1
 80036e6:	613b      	str	r3, [r7, #16]
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	ddec      	ble.n	80036c8 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_NETWORK_OUT_NUM; idx++) {
    ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	20005b00 	.word	0x20005b00
 80036fc:	0800e504 	.word	0x0800e504
 8003700:	20005b04 	.word	0x20005b04
 8003704:	20005b08 	.word	0x20005b08
 8003708:	2000162c 	.word	0x2000162c
 800370c:	20001630 	.word	0x20001630

08003710 <ai_run>:

static int ai_run(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_network_run(network, ai_input, ai_output);
 8003716:	4b0f      	ldr	r3, [pc, #60]	@ (8003754 <ai_run+0x44>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a0f      	ldr	r2, [pc, #60]	@ (8003758 <ai_run+0x48>)
 800371c:	6811      	ldr	r1, [r2, #0]
 800371e:	4a0f      	ldr	r2, [pc, #60]	@ (800375c <ai_run+0x4c>)
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f000 fce4 	bl	80040f0 <ai_network_run>
 8003728:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d00c      	beq.n	800374a <ai_run+0x3a>
    ai_log_err(ai_network_get_error(network),
 8003730:	4b08      	ldr	r3, [pc, #32]	@ (8003754 <ai_run+0x44>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f000 fbd5 	bl	8003ee4 <ai_network_get_error>
 800373a:	4603      	mov	r3, r0
 800373c:	4908      	ldr	r1, [pc, #32]	@ (8003760 <ai_run+0x50>)
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff ff60 	bl	8003604 <ai_log_err>
        "ai_network_run");
    return -1;
 8003744:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003748:	e000      	b.n	800374c <ai_run+0x3c>
  }

  return 0;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20005b00 	.word	0x20005b00
 8003758:	20005b04 	.word	0x20005b04
 800375c:	20005b08 	.word	0x20005b08
 8003760:	0800e520 	.word	0x0800e520

08003764 <AI_SetBinaryImage>:
// Add a static flag to ensure data is processed only once
static int data_processed = 0;

/* Public API to feed 28x28 binary image (0/1 or arbitrary non-zero = 1) */
void AI_SetBinaryImage(const uint8_t* src, uint32_t len)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t n = (len < (IMG_H*IMG_W)) ? len : (IMG_H*IMG_W);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f5b3 7f44 	cmp.w	r3, #784	@ 0x310
 8003774:	bf28      	it	cs
 8003776:	f44f 7344 	movcs.w	r3, #784	@ 0x310
 800377a:	60bb      	str	r3, [r7, #8]
  for (uint32_t i = 0; i < n; i++) {
 800377c:	2300      	movs	r3, #0
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	e011      	b.n	80037a6 <AI_SetBinaryImage+0x42>
    g_rx_img[i] = (src[i] != 0) ? 1 : 0;
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4413      	add	r3, r2
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	bf14      	ite	ne
 800378e:	2301      	movne	r3, #1
 8003790:	2300      	moveq	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	4619      	mov	r1, r3
 8003796:	4a0a      	ldr	r2, [pc, #40]	@ (80037c0 <AI_SetBinaryImage+0x5c>)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4413      	add	r3, r2
 800379c:	460a      	mov	r2, r1
 800379e:	701a      	strb	r2, [r3, #0]
  for (uint32_t i = 0; i < n; i++) {
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3301      	adds	r3, #1
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d3e9      	bcc.n	8003782 <AI_SetBinaryImage+0x1e>
  }
  /* allow next acquire_and_process_data to proceed */
  data_processed = 0;
 80037ae:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <AI_SetBinaryImage+0x60>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]
}
 80037b4:	bf00      	nop
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	2000131c 	.word	0x2000131c
 80037c4:	20005b0c 	.word	0x20005b0c

080037c8 <acquire_and_process_data>:

int acquire_and_process_data(float* data[])
{
 80037c8:	b480      	push	{r7}
 80037ca:	b089      	sub	sp, #36	@ 0x24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
      data[idx] = ....
  }
  */

  // Check if data has already been processed
  if (data_processed) {
 80037d0:	4b23      	ldr	r3, [pc, #140]	@ (8003860 <acquire_and_process_data+0x98>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d002      	beq.n	80037de <acquire_and_process_data+0x16>
    return -1;  // Already processed, skip
 80037d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037dc:	e03a      	b.n	8003854 <acquire_and_process_data+0x8c>
  /*
   * Quantized input (UINT8): x_fp32 = INPUT_SCALE * (x_u8 - INPUT_ZERO_POINT)
   * Our sender provides 0/1 bitmap; to match x_fp32 in {0,1}, feed x_u8 in {0,255}.
   * Model expects NHWC (1,28,28,1) contiguous layout.
   */
  ai_u8* in_q = (ai_u8*)data_ins[0];
 80037de:	4b21      	ldr	r3, [pc, #132]	@ (8003864 <acquire_and_process_data+0x9c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	617b      	str	r3, [r7, #20]
  for (uint32_t y = 0; y < IMG_H; y++) {
 80037e4:	2300      	movs	r3, #0
 80037e6:	61fb      	str	r3, [r7, #28]
 80037e8:	e02d      	b.n	8003846 <acquire_and_process_data+0x7e>
    for (uint32_t x = 0; x < IMG_W; x++) {
 80037ea:	2300      	movs	r3, #0
 80037ec:	61bb      	str	r3, [r7, #24]
 80037ee:	e024      	b.n	800383a <acquire_and_process_data+0x72>
      uint32_t src_idx = y * IMG_W + x;             /* from g_rx_img (0/1) */
 80037f0:	69fa      	ldr	r2, [r7, #28]
 80037f2:	4613      	mov	r3, r2
 80037f4:	00db      	lsls	r3, r3, #3
 80037f6:	1a9b      	subs	r3, r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	461a      	mov	r2, r3
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	4413      	add	r3, r2
 8003800:	613b      	str	r3, [r7, #16]
      uint32_t dst_idx = y * (IMG_W * IMG_C) + x;   /* NHWC with C=1 */
 8003802:	69fa      	ldr	r2, [r7, #28]
 8003804:	4613      	mov	r3, r2
 8003806:	00db      	lsls	r3, r3, #3
 8003808:	1a9b      	subs	r3, r3, r2
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	461a      	mov	r2, r3
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	4413      	add	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]
      uint8_t v01 = (g_rx_img[src_idx] != 0) ? 255 : 0;  /* 0/255 */
 8003814:	4a14      	ldr	r2, [pc, #80]	@ (8003868 <acquire_and_process_data+0xa0>)
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	4413      	add	r3, r2
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <acquire_and_process_data+0x5e>
 8003822:	23ff      	movs	r3, #255	@ 0xff
 8003824:	e000      	b.n	8003828 <acquire_and_process_data+0x60>
 8003826:	2300      	movs	r3, #0
 8003828:	72fb      	strb	r3, [r7, #11]
      in_q[dst_idx] = (ai_u8)(v01);
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	4413      	add	r3, r2
 8003830:	7afa      	ldrb	r2, [r7, #11]
 8003832:	701a      	strb	r2, [r3, #0]
    for (uint32_t x = 0; x < IMG_W; x++) {
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	3301      	adds	r3, #1
 8003838:	61bb      	str	r3, [r7, #24]
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	2b1b      	cmp	r3, #27
 800383e:	d9d7      	bls.n	80037f0 <acquire_and_process_data+0x28>
  for (uint32_t y = 0; y < IMG_H; y++) {
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	3301      	adds	r3, #1
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2b1b      	cmp	r3, #27
 800384a:	d9ce      	bls.n	80037ea <acquire_and_process_data+0x22>
    }
  }

  /* Mark data as ready for processing */
  data_processed = 1;
 800384c:	4b04      	ldr	r3, [pc, #16]	@ (8003860 <acquire_and_process_data+0x98>)
 800384e:	2201      	movs	r2, #1
 8003850:	601a      	str	r2, [r3, #0]
  return 0;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3724      	adds	r7, #36	@ 0x24
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr
 8003860:	20005b0c 	.word	0x20005b0c
 8003864:	2000162c 	.word	0x2000162c
 8003868:	2000131c 	.word	0x2000131c

0800386c <post_process>:

int post_process(float* data[])
{
 800386c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800386e:	f5ad 7d31 	sub.w	sp, sp, #708	@ 0x2c4
 8003872:	af04      	add	r7, sp, #16
 8003874:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003878:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800387c:	6018      	str	r0, [r3, #0]
  char logStr[120];

  /* Output buffer is uint8 quantized */
  ai_u8* out_q = (ai_u8*)data_outs[0];
 800387e:	4b92      	ldr	r3, [pc, #584]	@ (8003ac8 <post_process+0x25c>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290

  /* Compute number of classes safely.
     data_out_1 is ai_i8[] sized AI_NETWORK_OUT_1_SIZE_BYTES.
     So classes = bytes / sizeof(ai_u8) */
  const uint32_t n_classes = (uint32_t)(AI_NETWORK_OUT_1_SIZE_BYTES / sizeof(ai_u8));
 8003886:	231a      	movs	r3, #26
 8003888:	f8c7 328c 	str.w	r3, [r7, #652]	@ 0x28c

  uint32_t argmax = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
  float max_logit = -1e30f;
 8003892:	4b8e      	ldr	r3, [pc, #568]	@ (8003acc <post_process+0x260>)
 8003894:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8

  /* Allocate logits dynamically if you prefer; for 26 it's fine static.
     But keep safe upper bound if you might change to ByClass etc. */
  float logits[128];  /* enough for 26, 47, 62; adjust if needed */
  if (n_classes > (sizeof(logits)/sizeof(logits[0]))) {
 8003898:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 800389c:	2b80      	cmp	r3, #128	@ 0x80
 800389e:	d908      	bls.n	80038b2 <post_process+0x46>
    Uart_send("Error: n_classes too large for logits buffer\r\n");
 80038a0:	488b      	ldr	r0, [pc, #556]	@ (8003ad0 <post_process+0x264>)
 80038a2:	f7fd fc67 	bl	8001174 <Uart_send>
    data_processed = 0;
 80038a6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ad4 <post_process+0x268>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
    return -1;
 80038ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038b0:	e105      	b.n	8003abe <post_process+0x252>
  }

  /* Dequantize logits and find max */
  float max_val = -1e30f;
 80038b2:	4b86      	ldr	r3, [pc, #536]	@ (8003acc <post_process+0x260>)
 80038b4:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
  for (uint32_t i = 0; i < n_classes; i++) {
 80038b8:	2300      	movs	r3, #0
 80038ba:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 80038be:	e02d      	b.n	800391c <post_process+0xb0>
    float l = OUTPUT_SCALE * ((int32_t)out_q[i] - OUTPUT_ZERO_POINT);
 80038c0:	f8d7 2290 	ldr.w	r2, [r7, #656]	@ 0x290
 80038c4:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 80038c8:	4413      	add	r3, r2
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	3b7c      	subs	r3, #124	@ 0x7c
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038d6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8003ad8 <post_process+0x26c>
 80038da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038de:	edc7 7aa0 	vstr	s15, [r7, #640]	@ 0x280
    logits[i] = l;
 80038e2:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80038e6:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 80038ea:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	f8d7 2280 	ldr.w	r2, [r7, #640]	@ 0x280
 80038f6:	601a      	str	r2, [r3, #0]
    if (l > max_val) max_val = l;
 80038f8:	ed97 7aa0 	vldr	s14, [r7, #640]	@ 0x280
 80038fc:	edd7 7aa9 	vldr	s15, [r7, #676]	@ 0x2a4
 8003900:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003908:	dd03      	ble.n	8003912 <post_process+0xa6>
 800390a:	f8d7 3280 	ldr.w	r3, [r7, #640]	@ 0x280
 800390e:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
  for (uint32_t i = 0; i < n_classes; i++) {
 8003912:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8003916:	3301      	adds	r3, #1
 8003918:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
 800391c:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 8003920:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8003924:	429a      	cmp	r2, r3
 8003926:	d3cb      	bcc.n	80038c0 <post_process+0x54>
  }

  /* Softmax (stable) */
  float sum_exp = 0.0f;
 8003928:	f04f 0300 	mov.w	r3, #0
 800392c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
  for (uint32_t i = 0; i < n_classes; i++) {
 8003930:	2300      	movs	r3, #0
 8003932:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 8003936:	e01e      	b.n	8003976 <post_process+0x10a>
    sum_exp += expf(logits[i] - max_val);
 8003938:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800393c:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 8003940:	f8d7 3298 	ldr.w	r3, [r7, #664]	@ 0x298
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	ed93 7a00 	vldr	s14, [r3]
 800394c:	edd7 7aa9 	vldr	s15, [r7, #676]	@ 0x2a4
 8003950:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003954:	eeb0 0a67 	vmov.f32	s0, s15
 8003958:	f00a fc18 	bl	800e18c <expf>
 800395c:	eeb0 7a40 	vmov.f32	s14, s0
 8003960:	edd7 7aa7 	vldr	s15, [r7, #668]	@ 0x29c
 8003964:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003968:	edc7 7aa7 	vstr	s15, [r7, #668]	@ 0x29c
  for (uint32_t i = 0; i < n_classes; i++) {
 800396c:	f8d7 3298 	ldr.w	r3, [r7, #664]	@ 0x298
 8003970:	3301      	adds	r3, #1
 8003972:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 8003976:	f8d7 2298 	ldr.w	r2, [r7, #664]	@ 0x298
 800397a:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 800397e:	429a      	cmp	r2, r3
 8003980:	d3da      	bcc.n	8003938 <post_process+0xcc>
  }
  if (sum_exp <= 0.0f) sum_exp = 1.0f;
 8003982:	edd7 7aa7 	vldr	s15, [r7, #668]	@ 0x29c
 8003986:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	d803      	bhi.n	8003998 <post_process+0x12c>
 8003990:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003994:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c

  for (uint32_t i = 0; i < n_classes; i++) {
 8003998:	2300      	movs	r3, #0
 800399a:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
 800399e:	e072      	b.n	8003a86 <post_process+0x21a>
    float prob = expf(logits[i] - max_val) / sum_exp;
 80039a0:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80039a4:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 80039a8:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4413      	add	r3, r2
 80039b0:	ed93 7a00 	vldr	s14, [r3]
 80039b4:	edd7 7aa9 	vldr	s15, [r7, #676]	@ 0x2a4
 80039b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039bc:	eeb0 0a67 	vmov.f32	s0, s15
 80039c0:	f00a fbe4 	bl	800e18c <expf>
 80039c4:	eef0 6a40 	vmov.f32	s13, s0
 80039c8:	ed97 7aa7 	vldr	s14, [r7, #668]	@ 0x29c
 80039cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039d0:	edc7 7aa2 	vstr	s15, [r7, #648]	@ 0x288

    /* argmax */
    if (logits[i] > max_logit) {
 80039d4:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80039d8:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 80039dc:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	edd3 7a00 	vldr	s15, [r3]
 80039e8:	ed97 7aaa 	vldr	s14, [r7, #680]	@ 0x2a8
 80039ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f4:	d50e      	bpl.n	8003a14 <post_process+0x1a8>
      max_logit = logits[i];
 80039f6:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80039fa:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 80039fe:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
      argmax = i;
 8003a0c:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003a10:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
    }

    /* print index + letter + logit + prob */
    char ch = emnist_letter_from_index(i);
 8003a14:	f8d7 0294 	ldr.w	r0, [r7, #660]	@ 0x294
 8003a18:	f7ff fde0 	bl	80035dc <emnist_letter_from_index>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 3287 	strb.w	r3, [r7, #647]	@ 0x287
    sprintf(logStr, "%2lu (%c)  logit=%8.5f  prob=%6.3f%%\r\n",
 8003a22:	f897 6287 	ldrb.w	r6, [r7, #647]	@ 0x287
            (unsigned long)i, ch, logits[i], prob * 100.0f);
 8003a26:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8003a2a:	f5a3 722a 	sub.w	r2, r3, #680	@ 0x2a8
 8003a2e:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	681b      	ldr	r3, [r3, #0]
    sprintf(logStr, "%2lu (%c)  logit=%8.5f  prob=%6.3f%%\r\n",
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fc fd85 	bl	8000548 <__aeabi_f2d>
 8003a3e:	4604      	mov	r4, r0
 8003a40:	460d      	mov	r5, r1
            (unsigned long)i, ch, logits[i], prob * 100.0f);
 8003a42:	edd7 7aa2 	vldr	s15, [r7, #648]	@ 0x288
 8003a46:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003adc <post_process+0x270>
 8003a4a:	ee67 7a87 	vmul.f32	s15, s15, s14
    sprintf(logStr, "%2lu (%c)  logit=%8.5f  prob=%6.3f%%\r\n",
 8003a4e:	ee17 0a90 	vmov	r0, s15
 8003a52:	f7fc fd79 	bl	8000548 <__aeabi_f2d>
 8003a56:	4602      	mov	r2, r0
 8003a58:	460b      	mov	r3, r1
 8003a5a:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8003a5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003a62:	e9cd 4500 	strd	r4, r5, [sp]
 8003a66:	4633      	mov	r3, r6
 8003a68:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8003a6c:	491c      	ldr	r1, [pc, #112]	@ (8003ae0 <post_process+0x274>)
 8003a6e:	f008 f9df 	bl	800be30 <siprintf>
    Uart_send(logStr);
 8003a72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fd fb7c 	bl	8001174 <Uart_send>
  for (uint32_t i = 0; i < n_classes; i++) {
 8003a7c:	f8d7 3294 	ldr.w	r3, [r7, #660]	@ 0x294
 8003a80:	3301      	adds	r3, #1
 8003a82:	f8c7 3294 	str.w	r3, [r7, #660]	@ 0x294
 8003a86:	f8d7 2294 	ldr.w	r2, [r7, #660]	@ 0x294
 8003a8a:	f8d7 328c 	ldr.w	r3, [r7, #652]	@ 0x28c
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d386      	bcc.n	80039a0 <post_process+0x134>
  }

  /* final prediction as letter */
  sprintf(logStr, "current letter is %c (index %lu)\r\n",
          emnist_letter_from_index(argmax), (unsigned long)argmax);
 8003a92:	f8d7 02ac 	ldr.w	r0, [r7, #684]	@ 0x2ac
 8003a96:	f7ff fda1 	bl	80035dc <emnist_letter_from_index>
 8003a9a:	4603      	mov	r3, r0
  sprintf(logStr, "current letter is %c (index %lu)\r\n",
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	f507 7002 	add.w	r0, r7, #520	@ 0x208
 8003aa2:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8003aa6:	490f      	ldr	r1, [pc, #60]	@ (8003ae4 <post_process+0x278>)
 8003aa8:	f008 f9c2 	bl	800be30 <siprintf>
  Uart_send(logStr);
 8003aac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7fd fb5f 	bl	8001174 <Uart_send>

  data_processed = 0;
 8003ab6:	4b07      	ldr	r3, [pc, #28]	@ (8003ad4 <post_process+0x268>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
  return 0;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ac8:	20001630 	.word	0x20001630
 8003acc:	f149f2ca 	.word	0xf149f2ca
 8003ad0:	0800e530 	.word	0x0800e530
 8003ad4:	20005b0c 	.word	0x20005b0c
 8003ad8:	3d7fed63 	.word	0x3d7fed63
 8003adc:	42c80000 	.word	0x42c80000
 8003ae0:	0800e560 	.word	0x0800e560
 8003ae4:	0800e588 	.word	0x0800e588

08003ae8 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8003aec:	4803      	ldr	r0, [pc, #12]	@ (8003afc <MX_X_CUBE_AI_Init+0x14>)
 8003aee:	f008 fb19 	bl	800c124 <puts>

  ai_boostrap(data_activations0);
 8003af2:	4803      	ldr	r0, [pc, #12]	@ (8003b00 <MX_X_CUBE_AI_Init+0x18>)
 8003af4:	f7ff fda8 	bl	8003648 <ai_boostrap>
    /* USER CODE END 5 */
}
 8003af8:	bf00      	nop
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	0800e5ac 	.word	0x0800e5ac
 8003b00:	2000000c 	.word	0x2000000c

08003b04 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8003b0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b0e:	607b      	str	r3, [r7, #4]

  printf("TEMPLATE - run - main loop\r\n");
 8003b10:	4814      	ldr	r0, [pc, #80]	@ (8003b64 <MX_X_CUBE_AI_Process+0x60>)
 8003b12:	f008 fb07 	bl	800c124 <puts>

  if (network) {
 8003b16:	4b14      	ldr	r3, [pc, #80]	@ (8003b68 <MX_X_CUBE_AI_Process+0x64>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d010      	beq.n	8003b40 <MX_X_CUBE_AI_Process+0x3c>

      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 8003b1e:	4813      	ldr	r0, [pc, #76]	@ (8003b6c <MX_X_CUBE_AI_Process+0x68>)
 8003b20:	f7ff fe52 	bl	80037c8 <acquire_and_process_data>
 8003b24:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d102      	bne.n	8003b32 <MX_X_CUBE_AI_Process+0x2e>
        res = ai_run();
 8003b2c:	f7ff fdf0 	bl	8003710 <ai_run>
 8003b30:	6078      	str	r0, [r7, #4]
      /* 3 - post-process the predictions */
      if (res == 0){
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d103      	bne.n	8003b40 <MX_X_CUBE_AI_Process+0x3c>
        res = post_process(data_outs);
 8003b38:	480d      	ldr	r0, [pc, #52]	@ (8003b70 <MX_X_CUBE_AI_Process+0x6c>)
 8003b3a:	f7ff fe97 	bl	800386c <post_process>
 8003b3e:	6078      	str	r0, [r7, #4]
        }
  }

  if (res) {
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00a      	beq.n	8003b5c <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8003b46:	2311      	movs	r3, #17
 8003b48:	703b      	strb	r3, [r7, #0]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2210      	movs	r2, #16
 8003b4e:	f362 231f 	bfi	r3, r2, #8, #24
 8003b52:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 8003b54:	4907      	ldr	r1, [pc, #28]	@ (8003b74 <MX_X_CUBE_AI_Process+0x70>)
 8003b56:	6838      	ldr	r0, [r7, #0]
 8003b58:	f7ff fd54 	bl	8003604 <ai_log_err>
  }
    /* USER CODE END 6 */
}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	0800e5cc 	.word	0x0800e5cc
 8003b68:	20005b00 	.word	0x20005b00
 8003b6c:	2000162c 	.word	0x2000162c
 8003b70:	20001630 	.word	0x20001630
 8003b74:	0800e5e8 	.word	0x0800e5e8

08003b78 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	2101      	movs	r1, #1
 8003b86:	4864      	ldr	r0, [pc, #400]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003b88:	f000 fb90 	bl	80042ac <ai_platform_get_activations_map>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 80b8 	beq.w	8003d04 <network_configure_activations+0x18c>
    /* Updating activations (byte) offsets */
    
    input_output_array.data = AI_PTR(g_network_activations_map[0] + 5004);
 8003b94:	4b60      	ldr	r3, [pc, #384]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8003b9c:	330c      	adds	r3, #12
 8003b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8003d1c <network_configure_activations+0x1a4>)
 8003ba0:	6093      	str	r3, [r2, #8]
    input_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5004);
 8003ba2:	4b5d      	ldr	r3, [pc, #372]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8003baa:	330c      	adds	r3, #12
 8003bac:	4a5b      	ldr	r2, [pc, #364]	@ (8003d1c <network_configure_activations+0x1a4>)
 8003bae:	60d3      	str	r3, [r2, #12]
    
    input_0_conversion_output_array.data = AI_PTR(g_network_activations_map[0] + 5004);
 8003bb0:	4b59      	ldr	r3, [pc, #356]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8003bb8:	330c      	adds	r3, #12
 8003bba:	4a59      	ldr	r2, [pc, #356]	@ (8003d20 <network_configure_activations+0x1a8>)
 8003bbc:	6093      	str	r3, [r2, #8]
    input_0_conversion_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5004);
 8003bbe:	4b56      	ldr	r3, [pc, #344]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8003bc6:	330c      	adds	r3, #12
 8003bc8:	4a55      	ldr	r2, [pc, #340]	@ (8003d20 <network_configure_activations+0x1a8>)
 8003bca:	60d3      	str	r3, [r2, #12]
    
    _Relu_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 5788);
 8003bcc:	4b52      	ldr	r3, [pc, #328]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f503 53b4 	add.w	r3, r3, #5760	@ 0x1680
 8003bd4:	331c      	adds	r3, #28
 8003bd6:	4a53      	ldr	r2, [pc, #332]	@ (8003d24 <network_configure_activations+0x1ac>)
 8003bd8:	6093      	str	r3, [r2, #8]
    _Relu_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 5788);
 8003bda:	4b4f      	ldr	r3, [pc, #316]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f503 53b4 	add.w	r3, r3, #5760	@ 0x1680
 8003be2:	331c      	adds	r3, #28
 8003be4:	4a4f      	ldr	r2, [pc, #316]	@ (8003d24 <network_configure_activations+0x1ac>)
 8003be6:	60d3      	str	r3, [r2, #12]
    
    _Relu_output_0_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 6848);
 8003be8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f503 53d6 	add.w	r3, r3, #6848	@ 0x1ac0
 8003bf0:	4a4d      	ldr	r2, [pc, #308]	@ (8003d28 <network_configure_activations+0x1b0>)
 8003bf2:	6093      	str	r3, [r2, #8]
    _Relu_output_0_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 6848);
 8003bf4:	4b48      	ldr	r3, [pc, #288]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f503 53d6 	add.w	r3, r3, #6848	@ 0x1ac0
 8003bfc:	4a4a      	ldr	r2, [pc, #296]	@ (8003d28 <network_configure_activations+0x1b0>)
 8003bfe:	60d3      	str	r3, [r2, #12]
    
    _Relu_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 8640);
 8003c00:	4b45      	ldr	r3, [pc, #276]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f503 5307 	add.w	r3, r3, #8640	@ 0x21c0
 8003c08:	4a48      	ldr	r2, [pc, #288]	@ (8003d2c <network_configure_activations+0x1b4>)
 8003c0a:	6093      	str	r3, [r2, #8]
    _Relu_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8640);
 8003c0c:	4b42      	ldr	r3, [pc, #264]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f503 5307 	add.w	r3, r3, #8640	@ 0x21c0
 8003c14:	4a45      	ldr	r2, [pc, #276]	@ (8003d2c <network_configure_activations+0x1b4>)
 8003c16:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 448);
 8003c18:	4b3f      	ldr	r3, [pc, #252]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8003c20:	4a43      	ldr	r2, [pc, #268]	@ (8003d30 <network_configure_activations+0x1b8>)
 8003c22:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 448);
 8003c24:	4b3c      	ldr	r3, [pc, #240]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8003c2c:	4a40      	ldr	r2, [pc, #256]	@ (8003d30 <network_configure_activations+0x1b8>)
 8003c2e:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8640);
 8003c30:	4b39      	ldr	r3, [pc, #228]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f503 5307 	add.w	r3, r3, #8640	@ 0x21c0
 8003c38:	4a3e      	ldr	r2, [pc, #248]	@ (8003d34 <network_configure_activations+0x1bc>)
 8003c3a:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8640);
 8003c3c:	4b36      	ldr	r3, [pc, #216]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f503 5307 	add.w	r3, r3, #8640	@ 0x21c0
 8003c44:	4a3b      	ldr	r2, [pc, #236]	@ (8003d34 <network_configure_activations+0x1bc>)
 8003c46:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 15808);
 8003c48:	4b33      	ldr	r3, [pc, #204]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f503 5377 	add.w	r3, r3, #15808	@ 0x3dc0
 8003c50:	4a39      	ldr	r2, [pc, #228]	@ (8003d38 <network_configure_activations+0x1c0>)
 8003c52:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 15808);
 8003c54:	4b30      	ldr	r3, [pc, #192]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f503 5377 	add.w	r3, r3, #15808	@ 0x3dc0
 8003c5c:	4a36      	ldr	r2, [pc, #216]	@ (8003d38 <network_configure_activations+0x1c0>)
 8003c5e:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003c60:	4b2d      	ldr	r3, [pc, #180]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a35      	ldr	r2, [pc, #212]	@ (8003d3c <network_configure_activations+0x1c4>)
 8003c66:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003c68:	4b2b      	ldr	r3, [pc, #172]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a33      	ldr	r2, [pc, #204]	@ (8003d3c <network_configure_activations+0x1c4>)
 8003c6e:	60d3      	str	r3, [r2, #12]
    
    _Relu_2_output_0_pad_before_output_array.data = AI_PTR(g_network_activations_map[0] + 3136);
 8003c70:	4b29      	ldr	r3, [pc, #164]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f503 6344 	add.w	r3, r3, #3136	@ 0xc40
 8003c78:	4a31      	ldr	r2, [pc, #196]	@ (8003d40 <network_configure_activations+0x1c8>)
 8003c7a:	6093      	str	r3, [r2, #8]
    _Relu_2_output_0_pad_before_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3136);
 8003c7c:	4b26      	ldr	r3, [pc, #152]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f503 6344 	add.w	r3, r3, #3136	@ 0xc40
 8003c84:	4a2e      	ldr	r2, [pc, #184]	@ (8003d40 <network_configure_activations+0x1c8>)
 8003c86:	60d3      	str	r3, [r2, #12]
    
    _Relu_2_output_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 8320);
 8003c88:	4b23      	ldr	r3, [pc, #140]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8003c90:	4a2c      	ldr	r2, [pc, #176]	@ (8003d44 <network_configure_activations+0x1cc>)
 8003c92:	6093      	str	r3, [r2, #8]
    _Relu_2_output_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 8320);
 8003c94:	4b20      	ldr	r3, [pc, #128]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f503 5302 	add.w	r3, r3, #8320	@ 0x2080
 8003c9c:	4a29      	ldr	r2, [pc, #164]	@ (8003d44 <network_configure_activations+0x1cc>)
 8003c9e:	60d3      	str	r3, [r2, #12]
    
    _Relu_2_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a28      	ldr	r2, [pc, #160]	@ (8003d48 <network_configure_activations+0x1d0>)
 8003ca6:	6093      	str	r3, [r2, #8]
    _Relu_2_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a26      	ldr	r2, [pc, #152]	@ (8003d48 <network_configure_activations+0x1d0>)
 8003cae:	60d3      	str	r3, [r2, #12]
    
    _GlobalAveragePool_output_0_output_array.data = AI_PTR(g_network_activations_map[0] + 6272);
 8003cb0:	4b19      	ldr	r3, [pc, #100]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f503 53c4 	add.w	r3, r3, #6272	@ 0x1880
 8003cb8:	4a24      	ldr	r2, [pc, #144]	@ (8003d4c <network_configure_activations+0x1d4>)
 8003cba:	6093      	str	r3, [r2, #8]
    _GlobalAveragePool_output_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 6272);
 8003cbc:	4b16      	ldr	r3, [pc, #88]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f503 53c4 	add.w	r3, r3, #6272	@ 0x1880
 8003cc4:	4a21      	ldr	r2, [pc, #132]	@ (8003d4c <network_configure_activations+0x1d4>)
 8003cc6:	60d3      	str	r3, [r2, #12]
    
    logits_QuantizeLinear_Input_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003cc8:	4b13      	ldr	r3, [pc, #76]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a20      	ldr	r2, [pc, #128]	@ (8003d50 <network_configure_activations+0x1d8>)
 8003cce:	6093      	str	r3, [r2, #8]
    logits_QuantizeLinear_Input_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a1e      	ldr	r2, [pc, #120]	@ (8003d50 <network_configure_activations+0x1d8>)
 8003cd6:	60d3      	str	r3, [r2, #12]
    
    logits_QuantizeLinear_Input_output_array.data = AI_PTR(g_network_activations_map[0] + 516);
 8003cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8003ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8003d54 <network_configure_activations+0x1dc>)
 8003ce2:	6093      	str	r3, [r2, #8]
    logits_QuantizeLinear_Input_output_array.data_start = AI_PTR(g_network_activations_map[0] + 516);
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8003cec:	4a19      	ldr	r2, [pc, #100]	@ (8003d54 <network_configure_activations+0x1dc>)
 8003cee:	60d3      	str	r3, [r2, #12]
    
    logits_QuantizeLinear_Input_0_conversion_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003cf0:	4b09      	ldr	r3, [pc, #36]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a18      	ldr	r2, [pc, #96]	@ (8003d58 <network_configure_activations+0x1e0>)
 8003cf6:	6093      	str	r3, [r2, #8]
    logits_QuantizeLinear_Input_0_conversion_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003cf8:	4b07      	ldr	r3, [pc, #28]	@ (8003d18 <network_configure_activations+0x1a0>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a16      	ldr	r2, [pc, #88]	@ (8003d58 <network_configure_activations+0x1e0>)
 8003cfe:	60d3      	str	r3, [r2, #12]
    
    return true;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e005      	b.n	8003d10 <network_configure_activations+0x198>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8003d04:	2213      	movs	r2, #19
 8003d06:	2130      	movs	r1, #48	@ 0x30
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 fbb3 	bl	8004474 <ai_platform_network_set_error>
  return false;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20005b10 	.word	0x20005b10
 8003d1c:	20000010 	.word	0x20000010
 8003d20:	20000020 	.word	0x20000020
 8003d24:	20000130 	.word	0x20000130
 8003d28:	20000140 	.word	0x20000140
 8003d2c:	20000030 	.word	0x20000030
 8003d30:	20000040 	.word	0x20000040
 8003d34:	20000150 	.word	0x20000150
 8003d38:	20000160 	.word	0x20000160
 8003d3c:	20000050 	.word	0x20000050
 8003d40:	20000060 	.word	0x20000060
 8003d44:	20000170 	.word	0x20000170
 8003d48:	20000070 	.word	0x20000070
 8003d4c:	20000080 	.word	0x20000080
 8003d50:	20000180 	.word	0x20000180
 8003d54:	20000090 	.word	0x20000090
 8003d58:	200000a0 	.word	0x200000a0

08003d5c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	2101      	movs	r1, #1
 8003d6a:	4855      	ldr	r0, [pc, #340]	@ (8003ec0 <network_configure_weights+0x164>)
 8003d6c:	f000 fa4a 	bl	8004204 <ai_platform_get_weights_map>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f000 809a 	beq.w	8003eac <network_configure_weights+0x150>
    /* Updating weights (byte) offsets */
    
    _Relu_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003d78:	4b52      	ldr	r3, [pc, #328]	@ (8003ec4 <network_configure_weights+0x168>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d80:	4a50      	ldr	r2, [pc, #320]	@ (8003ec4 <network_configure_weights+0x168>)
 8003d82:	6013      	str	r3, [r2, #0]
    _Relu_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8003d84:	4b4e      	ldr	r3, [pc, #312]	@ (8003ec0 <network_configure_weights+0x164>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a4e      	ldr	r2, [pc, #312]	@ (8003ec4 <network_configure_weights+0x168>)
 8003d8a:	6093      	str	r3, [r2, #8]
    _Relu_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8003d8c:	4b4c      	ldr	r3, [pc, #304]	@ (8003ec0 <network_configure_weights+0x164>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a4c      	ldr	r2, [pc, #304]	@ (8003ec4 <network_configure_weights+0x168>)
 8003d92:	60d3      	str	r3, [r2, #12]
    
    _Relu_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003d94:	4b4c      	ldr	r3, [pc, #304]	@ (8003ec8 <network_configure_weights+0x16c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d9c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec8 <network_configure_weights+0x16c>)
 8003d9e:	6013      	str	r3, [r2, #0]
    _Relu_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 288);
 8003da0:	4b47      	ldr	r3, [pc, #284]	@ (8003ec0 <network_configure_weights+0x164>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8003da8:	4a47      	ldr	r2, [pc, #284]	@ (8003ec8 <network_configure_weights+0x16c>)
 8003daa:	6093      	str	r3, [r2, #8]
    _Relu_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 288);
 8003dac:	4b44      	ldr	r3, [pc, #272]	@ (8003ec0 <network_configure_weights+0x164>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8003db4:	4a44      	ldr	r2, [pc, #272]	@ (8003ec8 <network_configure_weights+0x16c>)
 8003db6:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003db8:	4b44      	ldr	r3, [pc, #272]	@ (8003ecc <network_configure_weights+0x170>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003dc0:	4a42      	ldr	r2, [pc, #264]	@ (8003ecc <network_configure_weights+0x170>)
 8003dc2:	6013      	str	r3, [r2, #0]
    _Relu_1_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 416);
 8003dc4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec0 <network_configure_weights+0x164>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8003ecc <network_configure_weights+0x170>)
 8003dce:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 416);
 8003dd0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ec0 <network_configure_weights+0x164>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003dd8:	4a3c      	ldr	r2, [pc, #240]	@ (8003ecc <network_configure_weights+0x170>)
 8003dda:	60d3      	str	r3, [r2, #12]
    
    _Relu_1_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003ddc:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed0 <network_configure_weights+0x174>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003de4:	4a3a      	ldr	r2, [pc, #232]	@ (8003ed0 <network_configure_weights+0x174>)
 8003de6:	6013      	str	r3, [r2, #0]
    _Relu_1_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 18848);
 8003de8:	4b35      	ldr	r3, [pc, #212]	@ (8003ec0 <network_configure_weights+0x164>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f503 4393 	add.w	r3, r3, #18816	@ 0x4980
 8003df0:	3320      	adds	r3, #32
 8003df2:	4a37      	ldr	r2, [pc, #220]	@ (8003ed0 <network_configure_weights+0x174>)
 8003df4:	6093      	str	r3, [r2, #8]
    _Relu_1_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 18848);
 8003df6:	4b32      	ldr	r3, [pc, #200]	@ (8003ec0 <network_configure_weights+0x164>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f503 4393 	add.w	r3, r3, #18816	@ 0x4980
 8003dfe:	3320      	adds	r3, #32
 8003e00:	4a33      	ldr	r2, [pc, #204]	@ (8003ed0 <network_configure_weights+0x174>)
 8003e02:	60d3      	str	r3, [r2, #12]
    
    _Relu_2_output_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e04:	4b33      	ldr	r3, [pc, #204]	@ (8003ed4 <network_configure_weights+0x178>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e0c:	4a31      	ldr	r2, [pc, #196]	@ (8003ed4 <network_configure_weights+0x178>)
 8003e0e:	6013      	str	r3, [r2, #0]
    _Relu_2_output_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 19104);
 8003e10:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f503 4395 	add.w	r3, r3, #19072	@ 0x4a80
 8003e18:	3320      	adds	r3, #32
 8003e1a:	4a2e      	ldr	r2, [pc, #184]	@ (8003ed4 <network_configure_weights+0x178>)
 8003e1c:	6093      	str	r3, [r2, #8]
    _Relu_2_output_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 19104);
 8003e1e:	4b28      	ldr	r3, [pc, #160]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f503 4395 	add.w	r3, r3, #19072	@ 0x4a80
 8003e26:	3320      	adds	r3, #32
 8003e28:	4a2a      	ldr	r2, [pc, #168]	@ (8003ed4 <network_configure_weights+0x178>)
 8003e2a:	60d3      	str	r3, [r2, #12]
    
    _Relu_2_output_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed8 <network_configure_weights+0x17c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e34:	4a28      	ldr	r2, [pc, #160]	@ (8003ed8 <network_configure_weights+0x17c>)
 8003e36:	6013      	str	r3, [r2, #0]
    _Relu_2_output_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 92832);
 8003e38:	4b21      	ldr	r3, [pc, #132]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f503 33b5 	add.w	r3, r3, #92672	@ 0x16a00
 8003e40:	33a0      	adds	r3, #160	@ 0xa0
 8003e42:	4a25      	ldr	r2, [pc, #148]	@ (8003ed8 <network_configure_weights+0x17c>)
 8003e44:	6093      	str	r3, [r2, #8]
    _Relu_2_output_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 92832);
 8003e46:	4b1e      	ldr	r3, [pc, #120]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f503 33b5 	add.w	r3, r3, #92672	@ 0x16a00
 8003e4e:	33a0      	adds	r3, #160	@ 0xa0
 8003e50:	4a21      	ldr	r2, [pc, #132]	@ (8003ed8 <network_configure_weights+0x17c>)
 8003e52:	60d3      	str	r3, [r2, #12]
    
    logits_QuantizeLinear_Input_weights_array.format |= AI_FMT_FLAG_CONST;
 8003e54:	4b21      	ldr	r3, [pc, #132]	@ (8003edc <network_configure_weights+0x180>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003edc <network_configure_weights+0x180>)
 8003e5e:	6013      	str	r3, [r2, #0]
    logits_QuantizeLinear_Input_weights_array.data = AI_PTR(g_network_weights_map[0] + 93344);
 8003e60:	4b17      	ldr	r3, [pc, #92]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f503 33b6 	add.w	r3, r3, #93184	@ 0x16c00
 8003e68:	33a0      	adds	r3, #160	@ 0xa0
 8003e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003edc <network_configure_weights+0x180>)
 8003e6c:	6093      	str	r3, [r2, #8]
    logits_QuantizeLinear_Input_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 93344);
 8003e6e:	4b14      	ldr	r3, [pc, #80]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f503 33b6 	add.w	r3, r3, #93184	@ 0x16c00
 8003e76:	33a0      	adds	r3, #160	@ 0xa0
 8003e78:	4a18      	ldr	r2, [pc, #96]	@ (8003edc <network_configure_weights+0x180>)
 8003e7a:	60d3      	str	r3, [r2, #12]
    
    logits_QuantizeLinear_Input_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e7c:	4b18      	ldr	r3, [pc, #96]	@ (8003ee0 <network_configure_weights+0x184>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e84:	4a16      	ldr	r2, [pc, #88]	@ (8003ee0 <network_configure_weights+0x184>)
 8003e86:	6013      	str	r3, [r2, #0]
    logits_QuantizeLinear_Input_bias_array.data = AI_PTR(g_network_weights_map[0] + 96672);
 8003e88:	4b0d      	ldr	r3, [pc, #52]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f503 33bc 	add.w	r3, r3, #96256	@ 0x17800
 8003e90:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003e94:	4a12      	ldr	r2, [pc, #72]	@ (8003ee0 <network_configure_weights+0x184>)
 8003e96:	6093      	str	r3, [r2, #8]
    logits_QuantizeLinear_Input_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 96672);
 8003e98:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <network_configure_weights+0x164>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f503 33bc 	add.w	r3, r3, #96256	@ 0x17800
 8003ea0:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003ea4:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee0 <network_configure_weights+0x184>)
 8003ea6:	60d3      	str	r3, [r2, #12]
    
    return true;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e005      	b.n	8003eb8 <network_configure_weights+0x15c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8003eac:	2212      	movs	r2, #18
 8003eae:	2130      	movs	r1, #48	@ 0x30
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fadf 	bl	8004474 <ai_platform_network_set_error>
  return false;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3708      	adds	r7, #8
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	20005b14 	.word	0x20005b14
 8003ec4:	200000b0 	.word	0x200000b0
 8003ec8:	200000c0 	.word	0x200000c0
 8003ecc:	200000d0 	.word	0x200000d0
 8003ed0:	200000e0 	.word	0x200000e0
 8003ed4:	200000f0 	.word	0x200000f0
 8003ed8:	20000100 	.word	0x20000100
 8003edc:	20000110 	.word	0x20000110
 8003ee0:	20000120 	.word	0x20000120

08003ee4 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fa53 	bl	8004398 <ai_platform_network_get_error>
 8003ef2:	4603      	mov	r3, r0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3708      	adds	r7, #8
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af02      	add	r7, sp, #8
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8003f06:	2300      	movs	r3, #0
 8003f08:	9301      	str	r3, [sp, #4]
 8003f0a:	2305      	movs	r3, #5
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	2301      	movs	r3, #1
 8003f10:	4a04      	ldr	r2, [pc, #16]	@ (8003f24 <ai_network_create+0x28>)
 8003f12:	6839      	ldr	r1, [r7, #0]
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 fc59 	bl	80047cc <ai_platform_network_create>
 8003f1a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20000c1c 	.word	0x20000c1c

08003f28 <ai_network_create_and_init>:

AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b096      	sub	sp, #88	@ 0x58
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8003f34:	2100      	movs	r1, #0
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f7ff ffe0 	bl	8003efc <ai_network_create>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (err.type != AI_ERROR_NONE)
 8003f40:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <ai_network_create_and_init+0x24>
        return err;
 8003f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f4a:	e05d      	b.n	8004008 <ai_network_create_and_init+0xe0>
    if (ai_network_data_params_get(&params) != true) {
 8003f4c:	f107 0314 	add.w	r3, r7, #20
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 f8dd 	bl	8004110 <ai_network_data_params_get>
 8003f56:	4603      	mov	r3, r0
 8003f58:	f083 0301 	eor.w	r3, r3, #1
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d008      	beq.n	8003f74 <ai_network_create_and_init+0x4c>
        err = ai_network_get_error(*network);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff ffbc 	bl	8003ee4 <ai_network_get_error>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
        return err;
 8003f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f72:	e049      	b.n	8004008 <ai_network_create_and_init+0xe0>
    }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d016      	beq.n	8003fa8 <ai_network_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f7e:	e00e      	b.n	8003f9e <ai_network_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8003f80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4413      	add	r3, r2
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	f107 0314 	add.w	r3, r7, #20
 8003f90:	330c      	adds	r3, #12
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 f922 	bl	80041dc <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8003f98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	dbeb      	blt.n	8003f80 <ai_network_create_and_init+0x58>
    }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
    if (weights) {
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <ai_network_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8003fae:	2300      	movs	r3, #0
 8003fb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fb2:	e00e      	b.n	8003fd2 <ai_network_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8003fb4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003fb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 f908 	bl	80041dc <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8003fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fce:	3301      	adds	r3, #1
 8003fd0:	653b      	str	r3, [r7, #80]	@ 0x50
 8003fd2:	8b7b      	ldrh	r3, [r7, #26]
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	dbeb      	blt.n	8003fb4 <ai_network_create_and_init+0x8c>
    }
#endif
    if (ai_network_init(*network, &params) != true) {
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f107 0214 	add.w	r2, r7, #20
 8003fe4:	4611      	mov	r1, r2
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f846 	bl	8004078 <ai_network_init>
 8003fec:	4603      	mov	r3, r0
 8003fee:	f083 0301 	eor.w	r3, r3, #1
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d006      	beq.n	8004006 <ai_network_create_and_init+0xde>
        err = ai_network_get_error(*network);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff ff71 	bl	8003ee4 <ai_network_get_error>
 8004002:	4603      	mov	r3, r0
 8004004:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
    return err;
 8004006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8004008:	4618      	mov	r0, r3
 800400a:	3758      	adds	r7, #88	@ 0x58
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <ai_network_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d104      	bne.n	800402a <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8004020:	4b06      	ldr	r3, [pc, #24]	@ (800403c <ai_network_inputs_get+0x2c>)
 8004022:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a06      	ldr	r2, [pc, #24]	@ (8004040 <ai_network_inputs_get+0x30>)
 8004028:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800402a:	6839      	ldr	r1, [r7, #0]
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fa27 	bl	8004480 <ai_platform_inputs_get>
 8004032:	4603      	mov	r3, r0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3708      	adds	r7, #8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	20000c1c 	.word	0x20000c1c
 8004040:	a1c00100 	.word	0xa1c00100

08004044 <ai_network_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d104      	bne.n	800405e <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8004054:	4b06      	ldr	r3, [pc, #24]	@ (8004070 <ai_network_outputs_get+0x2c>)
 8004056:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a06      	ldr	r2, [pc, #24]	@ (8004074 <ai_network_outputs_get+0x30>)
 800405c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800405e:	6839      	ldr	r1, [r7, #0]
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 fae3 	bl	800462c <ai_platform_outputs_get>
 8004066:	4603      	mov	r3, r0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	20000c1c 	.word	0x20000c1c
 8004074:	a1c00100 	.word	0xa1c00100

08004078 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8004082:	6839      	ldr	r1, [r7, #0]
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fc77 	bl	8004978 <ai_platform_network_init>
 800408a:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <ai_network_init+0x1e>
 8004092:	2300      	movs	r3, #0
 8004094:	e028      	b.n	80040e8 <ai_network_init+0x70>

  ai_bool ok = true;
 8004096:	2301      	movs	r3, #1
 8004098:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, params);
 800409a:	6839      	ldr	r1, [r7, #0]
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff fe5d 	bl	8003d5c <network_configure_weights>
 80040a2:	4603      	mov	r3, r0
 80040a4:	461a      	mov	r2, r3
 80040a6:	7afb      	ldrb	r3, [r7, #11]
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	bf14      	ite	ne
 80040ae:	2301      	movne	r3, #1
 80040b0:	2300      	moveq	r3, #0
 80040b2:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 80040b4:	6839      	ldr	r1, [r7, #0]
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f7ff fd5e 	bl	8003b78 <network_configure_activations>
 80040bc:	4603      	mov	r3, r0
 80040be:	461a      	mov	r2, r3
 80040c0:	7afb      	ldrb	r3, [r7, #11]
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bf14      	ite	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	2300      	moveq	r3, #0
 80040cc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fd40 	bl	8004b54 <ai_platform_network_post_init>
 80040d4:	4603      	mov	r3, r0
 80040d6:	461a      	mov	r2, r3
 80040d8:	7afb      	ldrb	r3, [r7, #11]
 80040da:	4013      	ands	r3, r2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	bf14      	ite	ne
 80040e0:	2301      	movne	r3, #1
 80040e2:	2300      	moveq	r3, #0
 80040e4:	72fb      	strb	r3, [r7, #11]

  return ok;
 80040e6:	7afb      	ldrb	r3, [r7, #11]
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	68b9      	ldr	r1, [r7, #8]
 8004100:	68f8      	ldr	r0, [r7, #12]
 8004102:	f000 fdaf 	bl	8004c64 <ai_platform_network_process>
 8004106:	4603      	mov	r3, r0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <ai_network_data_params_get+0x12>
 800411e:	2300      	movs	r3, #0
 8004120:	e016      	b.n	8004150 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8004122:	4a0d      	ldr	r2, [pc, #52]	@ (8004158 <ai_network_data_params_get+0x48>)
 8004124:	f107 0310 	add.w	r3, r7, #16
 8004128:	e892 0003 	ldmia.w	r2, {r0, r1}
 800412c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8004130:	4a0a      	ldr	r2, [pc, #40]	@ (800415c <ai_network_data_params_get+0x4c>)
 8004132:	f107 0308 	add.w	r3, r7, #8
 8004136:	e892 0003 	ldmia.w	r2, {r0, r1}
 800413a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800413e:	f107 0210 	add.w	r2, r7, #16
 8004142:	f107 0308 	add.w	r3, r7, #8
 8004146:	4619      	mov	r1, r3
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 f903 	bl	8004354 <ai_platform_bind_network_params>
 800414e:	4603      	mov	r3, r0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	0800e61c 	.word	0x0800e61c
 800415c:	0800e624 	.word	0x0800e624

08004160 <ai_buffer_get_size>:
 8004160:	b378      	cbz	r0, 80041c2 <ai_buffer_get_size+0x62>
 8004162:	b410      	push	{r4}
 8004164:	6803      	ldr	r3, [r0, #0]
 8004166:	4a17      	ldr	r2, [pc, #92]	@ (80041c4 <ai_buffer_get_size+0x64>)
 8004168:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800416c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004170:	4293      	cmp	r3, r2
 8004172:	d01e      	beq.n	80041b2 <ai_buffer_get_size+0x52>
 8004174:	6984      	ldr	r4, [r0, #24]
 8004176:	6862      	ldr	r2, [r4, #4]
 8004178:	7d03      	ldrb	r3, [r0, #20]
 800417a:	6941      	ldr	r1, [r0, #20]
 800417c:	f1a3 0301 	sub.w	r3, r3, #1
 8004180:	fab3 f383 	clz	r3, r3
 8004184:	095b      	lsrs	r3, r3, #5
 8004186:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800418a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800418e:	da0b      	bge.n	80041a8 <ai_buffer_get_size+0x48>
 8004190:	2b01      	cmp	r3, #1
 8004192:	d102      	bne.n	800419a <ai_buffer_get_size+0x3a>
 8004194:	2802      	cmp	r0, #2
 8004196:	d007      	beq.n	80041a8 <ai_buffer_get_size+0x48>
 8004198:	2302      	movs	r3, #2
 800419a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800419e:	3301      	adds	r3, #1
 80041a0:	4298      	cmp	r0, r3
 80041a2:	fb01 f202 	mul.w	r2, r1, r2
 80041a6:	d1f3      	bne.n	8004190 <ai_buffer_get_size+0x30>
 80041a8:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80041ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	2900      	cmp	r1, #0
 80041b4:	d0de      	beq.n	8004174 <ai_buffer_get_size+0x14>
 80041b6:	6984      	ldr	r4, [r0, #24]
 80041b8:	6863      	ldr	r3, [r4, #4]
 80041ba:	331f      	adds	r3, #31
 80041bc:	f023 021f 	bic.w	r2, r3, #31
 80041c0:	e7da      	b.n	8004178 <ai_buffer_get_size+0x18>
 80041c2:	4770      	bx	lr
 80041c4:	000400c0 	.word	0x000400c0

080041c8 <ai_buffer_array_sane>:
 80041c8:	b138      	cbz	r0, 80041da <ai_buffer_array_sane+0x12>
 80041ca:	6843      	ldr	r3, [r0, #4]
 80041cc:	b123      	cbz	r3, 80041d8 <ai_buffer_array_sane+0x10>
 80041ce:	8840      	ldrh	r0, [r0, #2]
 80041d0:	3800      	subs	r0, #0
 80041d2:	bf18      	it	ne
 80041d4:	2001      	movne	r0, #1
 80041d6:	4770      	bx	lr
 80041d8:	4618      	mov	r0, r3
 80041da:	4770      	bx	lr

080041dc <ai_buffer_array_item_set_address>:
 80041dc:	b150      	cbz	r0, 80041f4 <ai_buffer_array_item_set_address+0x18>
 80041de:	6843      	ldr	r3, [r0, #4]
 80041e0:	b14b      	cbz	r3, 80041f6 <ai_buffer_array_item_set_address+0x1a>
 80041e2:	8840      	ldrh	r0, [r0, #2]
 80041e4:	b900      	cbnz	r0, 80041e8 <ai_buffer_array_item_set_address+0xc>
 80041e6:	4770      	bx	lr
 80041e8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80041ec:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80041f0:	2001      	movs	r0, #1
 80041f2:	604a      	str	r2, [r1, #4]
 80041f4:	4770      	bx	lr
 80041f6:	4618      	mov	r0, r3
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop

080041fc <_ai_platform_acquire_crc>:
 80041fc:	2001      	movs	r0, #1
 80041fe:	4770      	bx	lr

08004200 <_ai_platform_release_crc>:
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop

08004204 <ai_platform_get_weights_map>:
 8004204:	2a00      	cmp	r2, #0
 8004206:	d037      	beq.n	8004278 <ai_platform_get_weights_map+0x74>
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	4604      	mov	r4, r0
 800420c:	b1a0      	cbz	r0, 8004238 <ai_platform_get_weights_map+0x34>
 800420e:	460f      	mov	r7, r1
 8004210:	b191      	cbz	r1, 8004238 <ai_platform_get_weights_map+0x34>
 8004212:	4b25      	ldr	r3, [pc, #148]	@ (80042a8 <ai_platform_get_weights_map+0xa4>)
 8004214:	6810      	ldr	r0, [r2, #0]
 8004216:	4298      	cmp	r0, r3
 8004218:	4615      	mov	r5, r2
 800421a:	d00f      	beq.n	800423c <ai_platform_get_weights_map+0x38>
 800421c:	6855      	ldr	r5, [r2, #4]
 800421e:	b15d      	cbz	r5, 8004238 <ai_platform_get_weights_map+0x34>
 8004220:	682e      	ldr	r6, [r5, #0]
 8004222:	429e      	cmp	r6, r3
 8004224:	d02a      	beq.n	800427c <ai_platform_get_weights_map+0x78>
 8004226:	f1a1 0001 	sub.w	r0, r1, #1
 800422a:	6025      	str	r5, [r4, #0]
 800422c:	fab0 f080 	clz	r0, r0
 8004230:	0940      	lsrs	r0, r0, #5
 8004232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004234:	42a7      	cmp	r7, r4
 8004236:	d034      	beq.n	80042a2 <ai_platform_get_weights_map+0x9e>
 8004238:	2000      	movs	r0, #0
 800423a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800423c:	1d10      	adds	r0, r2, #4
 800423e:	f7ff ffc3 	bl	80041c8 <ai_buffer_array_sane>
 8004242:	2800      	cmp	r0, #0
 8004244:	d0f8      	beq.n	8004238 <ai_platform_get_weights_map+0x34>
 8004246:	88eb      	ldrh	r3, [r5, #6]
 8004248:	429f      	cmp	r7, r3
 800424a:	d1f5      	bne.n	8004238 <ai_platform_get_weights_map+0x34>
 800424c:	f04f 0e00 	mov.w	lr, #0
 8004250:	1f23      	subs	r3, r4, #4
 8004252:	4670      	mov	r0, lr
 8004254:	68aa      	ldr	r2, [r5, #8]
 8004256:	eb02 0c0e 	add.w	ip, r2, lr
 800425a:	f10e 0e1c 	add.w	lr, lr, #28
 800425e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8004262:	b124      	cbz	r4, 800426e <ai_platform_get_weights_map+0x6a>
 8004264:	3001      	adds	r0, #1
 8004266:	4287      	cmp	r7, r0
 8004268:	f843 4f04 	str.w	r4, [r3, #4]!
 800426c:	d1f2      	bne.n	8004254 <ai_platform_get_weights_map+0x50>
 800426e:	1a38      	subs	r0, r7, r0
 8004270:	fab0 f080 	clz	r0, r0
 8004274:	0940      	lsrs	r0, r0, #5
 8004276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004278:	2000      	movs	r0, #0
 800427a:	4770      	bx	lr
 800427c:	1f23      	subs	r3, r4, #4
 800427e:	4628      	mov	r0, r5
 8004280:	2400      	movs	r4, #0
 8004282:	e000      	b.n	8004286 <ai_platform_get_weights_map+0x82>
 8004284:	4614      	mov	r4, r2
 8004286:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800428a:	42b2      	cmp	r2, r6
 800428c:	d0d2      	beq.n	8004234 <ai_platform_get_weights_map+0x30>
 800428e:	f843 2f04 	str.w	r2, [r3, #4]!
 8004292:	1c62      	adds	r2, r4, #1
 8004294:	4297      	cmp	r7, r2
 8004296:	d1f5      	bne.n	8004284 <ai_platform_get_weights_map+0x80>
 8004298:	3402      	adds	r4, #2
 800429a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800429e:	42b3      	cmp	r3, r6
 80042a0:	d1ca      	bne.n	8004238 <ai_platform_get_weights_map+0x34>
 80042a2:	2001      	movs	r0, #1
 80042a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042a6:	bf00      	nop
 80042a8:	a1facade 	.word	0xa1facade

080042ac <ai_platform_get_activations_map>:
 80042ac:	2a00      	cmp	r2, #0
 80042ae:	d038      	beq.n	8004322 <ai_platform_get_activations_map+0x76>
 80042b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b2:	4604      	mov	r4, r0
 80042b4:	b1a0      	cbz	r0, 80042e0 <ai_platform_get_activations_map+0x34>
 80042b6:	460f      	mov	r7, r1
 80042b8:	b191      	cbz	r1, 80042e0 <ai_platform_get_activations_map+0x34>
 80042ba:	4b25      	ldr	r3, [pc, #148]	@ (8004350 <ai_platform_get_activations_map+0xa4>)
 80042bc:	6810      	ldr	r0, [r2, #0]
 80042be:	4298      	cmp	r0, r3
 80042c0:	4615      	mov	r5, r2
 80042c2:	d00f      	beq.n	80042e4 <ai_platform_get_activations_map+0x38>
 80042c4:	6a15      	ldr	r5, [r2, #32]
 80042c6:	b15d      	cbz	r5, 80042e0 <ai_platform_get_activations_map+0x34>
 80042c8:	682e      	ldr	r6, [r5, #0]
 80042ca:	429e      	cmp	r6, r3
 80042cc:	d02b      	beq.n	8004326 <ai_platform_get_activations_map+0x7a>
 80042ce:	f1a1 0001 	sub.w	r0, r1, #1
 80042d2:	6025      	str	r5, [r4, #0]
 80042d4:	fab0 f080 	clz	r0, r0
 80042d8:	0940      	lsrs	r0, r0, #5
 80042da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042dc:	42a7      	cmp	r7, r4
 80042de:	d035      	beq.n	800434c <ai_platform_get_activations_map+0xa0>
 80042e0:	2000      	movs	r0, #0
 80042e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042e4:	f102 000c 	add.w	r0, r2, #12
 80042e8:	f7ff ff6e 	bl	80041c8 <ai_buffer_array_sane>
 80042ec:	2800      	cmp	r0, #0
 80042ee:	d0f7      	beq.n	80042e0 <ai_platform_get_activations_map+0x34>
 80042f0:	89eb      	ldrh	r3, [r5, #14]
 80042f2:	429f      	cmp	r7, r3
 80042f4:	d1f4      	bne.n	80042e0 <ai_platform_get_activations_map+0x34>
 80042f6:	f04f 0e00 	mov.w	lr, #0
 80042fa:	1f23      	subs	r3, r4, #4
 80042fc:	4670      	mov	r0, lr
 80042fe:	692a      	ldr	r2, [r5, #16]
 8004300:	eb02 0c0e 	add.w	ip, r2, lr
 8004304:	f10e 0e1c 	add.w	lr, lr, #28
 8004308:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800430c:	b124      	cbz	r4, 8004318 <ai_platform_get_activations_map+0x6c>
 800430e:	3001      	adds	r0, #1
 8004310:	4287      	cmp	r7, r0
 8004312:	f843 4f04 	str.w	r4, [r3, #4]!
 8004316:	d1f2      	bne.n	80042fe <ai_platform_get_activations_map+0x52>
 8004318:	1a38      	subs	r0, r7, r0
 800431a:	fab0 f080 	clz	r0, r0
 800431e:	0940      	lsrs	r0, r0, #5
 8004320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004322:	2000      	movs	r0, #0
 8004324:	4770      	bx	lr
 8004326:	1f23      	subs	r3, r4, #4
 8004328:	4628      	mov	r0, r5
 800432a:	2400      	movs	r4, #0
 800432c:	e000      	b.n	8004330 <ai_platform_get_activations_map+0x84>
 800432e:	4614      	mov	r4, r2
 8004330:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8004334:	42b2      	cmp	r2, r6
 8004336:	d0d1      	beq.n	80042dc <ai_platform_get_activations_map+0x30>
 8004338:	f843 2f04 	str.w	r2, [r3, #4]!
 800433c:	1c62      	adds	r2, r4, #1
 800433e:	4297      	cmp	r7, r2
 8004340:	d1f5      	bne.n	800432e <ai_platform_get_activations_map+0x82>
 8004342:	3402      	adds	r4, #2
 8004344:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8004348:	42b3      	cmp	r3, r6
 800434a:	d1c9      	bne.n	80042e0 <ai_platform_get_activations_map+0x34>
 800434c:	2001      	movs	r0, #1
 800434e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004350:	a1facade 	.word	0xa1facade

08004354 <ai_platform_bind_network_params>:
 8004354:	b1a0      	cbz	r0, 8004380 <ai_platform_bind_network_params+0x2c>
 8004356:	b1b1      	cbz	r1, 8004386 <ai_platform_bind_network_params+0x32>
 8004358:	b1c2      	cbz	r2, 800438c <ai_platform_bind_network_params+0x38>
 800435a:	b410      	push	{r4}
 800435c:	4603      	mov	r3, r0
 800435e:	4c0d      	ldr	r4, [pc, #52]	@ (8004394 <ai_platform_bind_network_params+0x40>)
 8004360:	f843 4b04 	str.w	r4, [r3], #4
 8004364:	f100 0c0c 	add.w	ip, r0, #12
 8004368:	c903      	ldmia	r1, {r0, r1}
 800436a:	e883 0003 	stmia.w	r3, {r0, r1}
 800436e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004372:	e88c 0003 	stmia.w	ip, {r0, r1}
 8004376:	2301      	movs	r3, #1
 8004378:	4618      	mov	r0, r3
 800437a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	4603      	mov	r3, r0
 8004382:	4618      	mov	r0, r3
 8004384:	4770      	bx	lr
 8004386:	460b      	mov	r3, r1
 8004388:	4618      	mov	r0, r3
 800438a:	4770      	bx	lr
 800438c:	4613      	mov	r3, r2
 800438e:	4618      	mov	r0, r3
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	a1facade 	.word	0xa1facade

08004398 <ai_platform_network_get_error>:
 8004398:	b510      	push	{r4, lr}
 800439a:	b1f0      	cbz	r0, 80043da <ai_platform_network_get_error+0x42>
 800439c:	4b2f      	ldr	r3, [pc, #188]	@ (800445c <ai_platform_network_get_error+0xc4>)
 800439e:	6802      	ldr	r2, [r0, #0]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	4604      	mov	r4, r0
 80043a4:	d119      	bne.n	80043da <ai_platform_network_get_error+0x42>
 80043a6:	f7ff ff29 	bl	80041fc <_ai_platform_acquire_crc>
 80043aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004460 <ai_platform_network_get_error+0xc8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043b6:	d03c      	beq.n	8004432 <ai_platform_network_get_error+0x9a>
 80043b8:	4a2a      	ldr	r2, [pc, #168]	@ (8004464 <ai_platform_network_get_error+0xcc>)
 80043ba:	2301      	movs	r3, #1
 80043bc:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80043c0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1fb      	bne.n	80043c0 <ai_platform_network_get_error+0x28>
 80043c8:	4b27      	ldr	r3, [pc, #156]	@ (8004468 <ai_platform_network_get_error+0xd0>)
 80043ca:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80043ce:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80043d2:	4b26      	ldr	r3, [pc, #152]	@ (800446c <ai_platform_network_get_error+0xd4>)
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d038      	beq.n	800444a <ai_platform_network_get_error+0xb2>
 80043d8:	e7fe      	b.n	80043d8 <ai_platform_network_get_error+0x40>
 80043da:	f7ff ff0f 	bl	80041fc <_ai_platform_acquire_crc>
 80043de:	4b20      	ldr	r3, [pc, #128]	@ (8004460 <ai_platform_network_get_error+0xc8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043ea:	d010      	beq.n	800440e <ai_platform_network_get_error+0x76>
 80043ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004464 <ai_platform_network_get_error+0xcc>)
 80043ee:	2301      	movs	r3, #1
 80043f0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80043f4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1fb      	bne.n	80043f4 <ai_platform_network_get_error+0x5c>
 80043fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004468 <ai_platform_network_get_error+0xd0>)
 80043fe:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8004402:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8004406:	4b19      	ldr	r3, [pc, #100]	@ (800446c <ai_platform_network_get_error+0xd4>)
 8004408:	429a      	cmp	r2, r3
 800440a:	d00d      	beq.n	8004428 <ai_platform_network_get_error+0x90>
 800440c:	e7fe      	b.n	800440c <ai_platform_network_get_error+0x74>
 800440e:	4a18      	ldr	r2, [pc, #96]	@ (8004470 <ai_platform_network_get_error+0xd8>)
 8004410:	2301      	movs	r3, #1
 8004412:	6093      	str	r3, [r2, #8]
 8004414:	6893      	ldr	r3, [r2, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1fc      	bne.n	8004414 <ai_platform_network_get_error+0x7c>
 800441a:	4b13      	ldr	r3, [pc, #76]	@ (8004468 <ai_platform_network_get_error+0xd0>)
 800441c:	6013      	str	r3, [r2, #0]
 800441e:	6812      	ldr	r2, [r2, #0]
 8004420:	4b12      	ldr	r3, [pc, #72]	@ (800446c <ai_platform_network_get_error+0xd4>)
 8004422:	429a      	cmp	r2, r3
 8004424:	d000      	beq.n	8004428 <ai_platform_network_get_error+0x90>
 8004426:	e7fe      	b.n	8004426 <ai_platform_network_get_error+0x8e>
 8004428:	f7ff feea 	bl	8004200 <_ai_platform_release_crc>
 800442c:	f241 0010 	movw	r0, #4112	@ 0x1010
 8004430:	bd10      	pop	{r4, pc}
 8004432:	4a0f      	ldr	r2, [pc, #60]	@ (8004470 <ai_platform_network_get_error+0xd8>)
 8004434:	2301      	movs	r3, #1
 8004436:	6093      	str	r3, [r2, #8]
 8004438:	6893      	ldr	r3, [r2, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d1fc      	bne.n	8004438 <ai_platform_network_get_error+0xa0>
 800443e:	4b0a      	ldr	r3, [pc, #40]	@ (8004468 <ai_platform_network_get_error+0xd0>)
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	4b09      	ldr	r3, [pc, #36]	@ (800446c <ai_platform_network_get_error+0xd4>)
 8004446:	429a      	cmp	r2, r3
 8004448:	d107      	bne.n	800445a <ai_platform_network_get_error+0xc2>
 800444a:	f7ff fed9 	bl	8004200 <_ai_platform_release_crc>
 800444e:	f104 0010 	add.w	r0, r4, #16
 8004452:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004456:	f000 be8b 	b.w	8005170 <core_get_error>
 800445a:	e7fe      	b.n	800445a <ai_platform_network_get_error+0xc2>
 800445c:	a1c00100 	.word	0xa1c00100
 8004460:	e0042000 	.word	0xe0042000
 8004464:	58024000 	.word	0x58024000
 8004468:	f407a5c2 	.word	0xf407a5c2
 800446c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004470:	40023000 	.word	0x40023000

08004474 <ai_platform_network_set_error>:
 8004474:	b110      	cbz	r0, 800447c <ai_platform_network_set_error+0x8>
 8004476:	3010      	adds	r0, #16
 8004478:	f000 be80 	b.w	800517c <core_set_error>
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop

08004480 <ai_platform_inputs_get>:
 8004480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004484:	b085      	sub	sp, #20
 8004486:	9102      	str	r1, [sp, #8]
 8004488:	b1f0      	cbz	r0, 80044c8 <ai_platform_inputs_get+0x48>
 800448a:	4b62      	ldr	r3, [pc, #392]	@ (8004614 <ai_platform_inputs_get+0x194>)
 800448c:	6802      	ldr	r2, [r0, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	4607      	mov	r7, r0
 8004492:	d119      	bne.n	80044c8 <ai_platform_inputs_get+0x48>
 8004494:	f7ff feb2 	bl	80041fc <_ai_platform_acquire_crc>
 8004498:	4b5f      	ldr	r3, [pc, #380]	@ (8004618 <ai_platform_inputs_get+0x198>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a4:	d03d      	beq.n	8004522 <ai_platform_inputs_get+0xa2>
 80044a6:	4a5d      	ldr	r2, [pc, #372]	@ (800461c <ai_platform_inputs_get+0x19c>)
 80044a8:	2301      	movs	r3, #1
 80044aa:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80044ae:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1fb      	bne.n	80044ae <ai_platform_inputs_get+0x2e>
 80044b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004620 <ai_platform_inputs_get+0x1a0>)
 80044b8:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80044bc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80044c0:	4b58      	ldr	r3, [pc, #352]	@ (8004624 <ai_platform_inputs_get+0x1a4>)
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d039      	beq.n	800453a <ai_platform_inputs_get+0xba>
 80044c6:	e7fe      	b.n	80044c6 <ai_platform_inputs_get+0x46>
 80044c8:	f7ff fe98 	bl	80041fc <_ai_platform_acquire_crc>
 80044cc:	4b52      	ldr	r3, [pc, #328]	@ (8004618 <ai_platform_inputs_get+0x198>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d8:	d010      	beq.n	80044fc <ai_platform_inputs_get+0x7c>
 80044da:	4a50      	ldr	r2, [pc, #320]	@ (800461c <ai_platform_inputs_get+0x19c>)
 80044dc:	2301      	movs	r3, #1
 80044de:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80044e2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1fb      	bne.n	80044e2 <ai_platform_inputs_get+0x62>
 80044ea:	4b4d      	ldr	r3, [pc, #308]	@ (8004620 <ai_platform_inputs_get+0x1a0>)
 80044ec:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80044f0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80044f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004624 <ai_platform_inputs_get+0x1a4>)
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d00d      	beq.n	8004516 <ai_platform_inputs_get+0x96>
 80044fa:	e7fe      	b.n	80044fa <ai_platform_inputs_get+0x7a>
 80044fc:	4a4a      	ldr	r2, [pc, #296]	@ (8004628 <ai_platform_inputs_get+0x1a8>)
 80044fe:	2301      	movs	r3, #1
 8004500:	6093      	str	r3, [r2, #8]
 8004502:	6893      	ldr	r3, [r2, #8]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1fc      	bne.n	8004502 <ai_platform_inputs_get+0x82>
 8004508:	4b45      	ldr	r3, [pc, #276]	@ (8004620 <ai_platform_inputs_get+0x1a0>)
 800450a:	6013      	str	r3, [r2, #0]
 800450c:	6812      	ldr	r2, [r2, #0]
 800450e:	4b45      	ldr	r3, [pc, #276]	@ (8004624 <ai_platform_inputs_get+0x1a4>)
 8004510:	429a      	cmp	r2, r3
 8004512:	d000      	beq.n	8004516 <ai_platform_inputs_get+0x96>
 8004514:	e7fe      	b.n	8004514 <ai_platform_inputs_get+0x94>
 8004516:	f7ff fe73 	bl	8004200 <_ai_platform_release_crc>
 800451a:	2000      	movs	r0, #0
 800451c:	b005      	add	sp, #20
 800451e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004522:	4a41      	ldr	r2, [pc, #260]	@ (8004628 <ai_platform_inputs_get+0x1a8>)
 8004524:	2301      	movs	r3, #1
 8004526:	6093      	str	r3, [r2, #8]
 8004528:	6893      	ldr	r3, [r2, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1fc      	bne.n	8004528 <ai_platform_inputs_get+0xa8>
 800452e:	4b3c      	ldr	r3, [pc, #240]	@ (8004620 <ai_platform_inputs_get+0x1a0>)
 8004530:	6013      	str	r3, [r2, #0]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	4b3b      	ldr	r3, [pc, #236]	@ (8004624 <ai_platform_inputs_get+0x1a4>)
 8004536:	429a      	cmp	r2, r3
 8004538:	d155      	bne.n	80045e6 <ai_platform_inputs_get+0x166>
 800453a:	f7ff fe61 	bl	8004200 <_ai_platform_release_crc>
 800453e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004540:	2b00      	cmp	r3, #0
 8004542:	d051      	beq.n	80045e8 <ai_platform_inputs_get+0x168>
 8004544:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 8004548:	f1ba 0f00 	cmp.w	sl, #0
 800454c:	d04c      	beq.n	80045e8 <ai_platform_inputs_get+0x168>
 800454e:	f04f 0b00 	mov.w	fp, #0
 8004552:	465d      	mov	r5, fp
 8004554:	9703      	str	r7, [sp, #12]
 8004556:	e016      	b.n	8004586 <ai_platform_inputs_get+0x106>
 8004558:	9901      	ldr	r1, [sp, #4]
 800455a:	2301      	movs	r3, #1
 800455c:	507b      	str	r3, [r7, r1]
 800455e:	69b1      	ldr	r1, [r6, #24]
 8004560:	6849      	ldr	r1, [r1, #4]
 8004562:	6121      	str	r1, [r4, #16]
 8004564:	f04f 0301 	mov.w	r3, #1
 8004568:	7523      	strb	r3, [r4, #20]
 800456a:	e9c4 c200 	strd	ip, r2, [r4]
 800456e:	6962      	ldr	r2, [r4, #20]
 8004570:	60a0      	str	r0, [r4, #8]
 8004572:	2300      	movs	r3, #0
 8004574:	f369 221f 	bfi	r2, r9, #8, #24
 8004578:	f8c4 8018 	str.w	r8, [r4, #24]
 800457c:	60e3      	str	r3, [r4, #12]
 800457e:	3501      	adds	r5, #1
 8004580:	f10b 0b1c 	add.w	fp, fp, #28
 8004584:	6162      	str	r2, [r4, #20]
 8004586:	f8ba 3000 	ldrh.w	r3, [sl]
 800458a:	42ab      	cmp	r3, r5
 800458c:	b2aa      	uxth	r2, r5
 800458e:	d93a      	bls.n	8004606 <ai_platform_inputs_get+0x186>
 8004590:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004594:	00e9      	lsls	r1, r5, #3
 8004596:	9101      	str	r1, [sp, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d034      	beq.n	8004606 <ai_platform_inputs_get+0x186>
 800459c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80045a0:	2e00      	cmp	r6, #0
 80045a2:	d030      	beq.n	8004606 <ai_platform_inputs_get+0x186>
 80045a4:	f8da 3008 	ldr.w	r3, [sl, #8]
 80045a8:	69b2      	ldr	r2, [r6, #24]
 80045aa:	f8d6 800c 	ldr.w	r8, [r6, #12]
 80045ae:	6810      	ldr	r0, [r2, #0]
 80045b0:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80045b4:	68b3      	ldr	r3, [r6, #8]
 80045b6:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80045ba:	f006 fe31 	bl	800b220 <ai_array_to_buffer_fmt>
 80045be:	69b1      	ldr	r1, [r6, #24]
 80045c0:	4684      	mov	ip, r0
 80045c2:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 80045c6:	688a      	ldr	r2, [r1, #8]
 80045c8:	445c      	add	r4, fp
 80045ca:	2800      	cmp	r0, #0
 80045cc:	d0c8      	beq.n	8004560 <ai_platform_inputs_get+0xe0>
 80045ce:	2100      	movs	r1, #0
 80045d0:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 80045d4:	6831      	ldr	r1, [r6, #0]
 80045d6:	6041      	str	r1, [r0, #4]
 80045d8:	b111      	cbz	r1, 80045e0 <ai_platform_inputs_get+0x160>
 80045da:	8849      	ldrh	r1, [r1, #2]
 80045dc:	2900      	cmp	r1, #0
 80045de:	d1bb      	bne.n	8004558 <ai_platform_inputs_get+0xd8>
 80045e0:	69b1      	ldr	r1, [r6, #24]
 80045e2:	2000      	movs	r0, #0
 80045e4:	e7bc      	b.n	8004560 <ai_platform_inputs_get+0xe0>
 80045e6:	e7fe      	b.n	80045e6 <ai_platform_inputs_get+0x166>
 80045e8:	2218      	movs	r2, #24
 80045ea:	2111      	movs	r1, #17
 80045ec:	f107 0010 	add.w	r0, r7, #16
 80045f0:	f000 fdc4 	bl	800517c <core_set_error>
 80045f4:	2200      	movs	r2, #0
 80045f6:	4610      	mov	r0, r2
 80045f8:	9b02      	ldr	r3, [sp, #8]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d08e      	beq.n	800451c <ai_platform_inputs_get+0x9c>
 80045fe:	801a      	strh	r2, [r3, #0]
 8004600:	b005      	add	sp, #20
 8004602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004606:	9f03      	ldr	r7, [sp, #12]
 8004608:	2a00      	cmp	r2, #0
 800460a:	d0ed      	beq.n	80045e8 <ai_platform_inputs_get+0x168>
 800460c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004610:	6858      	ldr	r0, [r3, #4]
 8004612:	e7f1      	b.n	80045f8 <ai_platform_inputs_get+0x178>
 8004614:	a1c00100 	.word	0xa1c00100
 8004618:	e0042000 	.word	0xe0042000
 800461c:	58024000 	.word	0x58024000
 8004620:	f407a5c2 	.word	0xf407a5c2
 8004624:	b5e8b5cd 	.word	0xb5e8b5cd
 8004628:	40023000 	.word	0x40023000

0800462c <ai_platform_outputs_get>:
 800462c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004630:	b085      	sub	sp, #20
 8004632:	9102      	str	r1, [sp, #8]
 8004634:	b1f0      	cbz	r0, 8004674 <ai_platform_outputs_get+0x48>
 8004636:	4b5f      	ldr	r3, [pc, #380]	@ (80047b4 <ai_platform_outputs_get+0x188>)
 8004638:	6802      	ldr	r2, [r0, #0]
 800463a:	429a      	cmp	r2, r3
 800463c:	4607      	mov	r7, r0
 800463e:	d119      	bne.n	8004674 <ai_platform_outputs_get+0x48>
 8004640:	f7ff fddc 	bl	80041fc <_ai_platform_acquire_crc>
 8004644:	4b5c      	ldr	r3, [pc, #368]	@ (80047b8 <ai_platform_outputs_get+0x18c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800464c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004650:	d03d      	beq.n	80046ce <ai_platform_outputs_get+0xa2>
 8004652:	4a5a      	ldr	r2, [pc, #360]	@ (80047bc <ai_platform_outputs_get+0x190>)
 8004654:	2301      	movs	r3, #1
 8004656:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800465a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 800465e:	2b00      	cmp	r3, #0
 8004660:	d1fb      	bne.n	800465a <ai_platform_outputs_get+0x2e>
 8004662:	4b57      	ldr	r3, [pc, #348]	@ (80047c0 <ai_platform_outputs_get+0x194>)
 8004664:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8004668:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 800466c:	4b55      	ldr	r3, [pc, #340]	@ (80047c4 <ai_platform_outputs_get+0x198>)
 800466e:	429a      	cmp	r2, r3
 8004670:	d039      	beq.n	80046e6 <ai_platform_outputs_get+0xba>
 8004672:	e7fe      	b.n	8004672 <ai_platform_outputs_get+0x46>
 8004674:	f7ff fdc2 	bl	80041fc <_ai_platform_acquire_crc>
 8004678:	4b4f      	ldr	r3, [pc, #316]	@ (80047b8 <ai_platform_outputs_get+0x18c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004684:	d010      	beq.n	80046a8 <ai_platform_outputs_get+0x7c>
 8004686:	4a4d      	ldr	r2, [pc, #308]	@ (80047bc <ai_platform_outputs_get+0x190>)
 8004688:	2301      	movs	r3, #1
 800468a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 800468e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1fb      	bne.n	800468e <ai_platform_outputs_get+0x62>
 8004696:	4b4a      	ldr	r3, [pc, #296]	@ (80047c0 <ai_platform_outputs_get+0x194>)
 8004698:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 800469c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80046a0:	4b48      	ldr	r3, [pc, #288]	@ (80047c4 <ai_platform_outputs_get+0x198>)
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d00d      	beq.n	80046c2 <ai_platform_outputs_get+0x96>
 80046a6:	e7fe      	b.n	80046a6 <ai_platform_outputs_get+0x7a>
 80046a8:	4a47      	ldr	r2, [pc, #284]	@ (80047c8 <ai_platform_outputs_get+0x19c>)
 80046aa:	2301      	movs	r3, #1
 80046ac:	6093      	str	r3, [r2, #8]
 80046ae:	6893      	ldr	r3, [r2, #8]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1fc      	bne.n	80046ae <ai_platform_outputs_get+0x82>
 80046b4:	4b42      	ldr	r3, [pc, #264]	@ (80047c0 <ai_platform_outputs_get+0x194>)
 80046b6:	6013      	str	r3, [r2, #0]
 80046b8:	6812      	ldr	r2, [r2, #0]
 80046ba:	4b42      	ldr	r3, [pc, #264]	@ (80047c4 <ai_platform_outputs_get+0x198>)
 80046bc:	429a      	cmp	r2, r3
 80046be:	d000      	beq.n	80046c2 <ai_platform_outputs_get+0x96>
 80046c0:	e7fe      	b.n	80046c0 <ai_platform_outputs_get+0x94>
 80046c2:	f7ff fd9d 	bl	8004200 <_ai_platform_release_crc>
 80046c6:	2000      	movs	r0, #0
 80046c8:	b005      	add	sp, #20
 80046ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ce:	4a3e      	ldr	r2, [pc, #248]	@ (80047c8 <ai_platform_outputs_get+0x19c>)
 80046d0:	2301      	movs	r3, #1
 80046d2:	6093      	str	r3, [r2, #8]
 80046d4:	6893      	ldr	r3, [r2, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1fc      	bne.n	80046d4 <ai_platform_outputs_get+0xa8>
 80046da:	4b39      	ldr	r3, [pc, #228]	@ (80047c0 <ai_platform_outputs_get+0x194>)
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	6812      	ldr	r2, [r2, #0]
 80046e0:	4b38      	ldr	r3, [pc, #224]	@ (80047c4 <ai_platform_outputs_get+0x198>)
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d150      	bne.n	8004788 <ai_platform_outputs_get+0x15c>
 80046e6:	f7ff fd8b 	bl	8004200 <_ai_platform_release_crc>
 80046ea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d958      	bls.n	80047a2 <ai_platform_outputs_get+0x176>
 80046f0:	f04f 0b00 	mov.w	fp, #0
 80046f4:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 80046f8:	9703      	str	r7, [sp, #12]
 80046fa:	465d      	mov	r5, fp
 80046fc:	e016      	b.n	800472c <ai_platform_outputs_get+0x100>
 80046fe:	9901      	ldr	r1, [sp, #4]
 8004700:	2301      	movs	r3, #1
 8004702:	507b      	str	r3, [r7, r1]
 8004704:	69b1      	ldr	r1, [r6, #24]
 8004706:	6849      	ldr	r1, [r1, #4]
 8004708:	6121      	str	r1, [r4, #16]
 800470a:	f04f 0301 	mov.w	r3, #1
 800470e:	7523      	strb	r3, [r4, #20]
 8004710:	e9c4 c200 	strd	ip, r2, [r4]
 8004714:	6962      	ldr	r2, [r4, #20]
 8004716:	60a0      	str	r0, [r4, #8]
 8004718:	2300      	movs	r3, #0
 800471a:	f369 221f 	bfi	r2, r9, #8, #24
 800471e:	f8c4 8018 	str.w	r8, [r4, #24]
 8004722:	60e3      	str	r3, [r4, #12]
 8004724:	3501      	adds	r5, #1
 8004726:	f10b 0b1c 	add.w	fp, fp, #28
 800472a:	6162      	str	r2, [r4, #20]
 800472c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004730:	42ab      	cmp	r3, r5
 8004732:	b2aa      	uxth	r2, r5
 8004734:	d929      	bls.n	800478a <ai_platform_outputs_get+0x15e>
 8004736:	f8da 3010 	ldr.w	r3, [sl, #16]
 800473a:	00e9      	lsls	r1, r5, #3
 800473c:	9101      	str	r1, [sp, #4]
 800473e:	b323      	cbz	r3, 800478a <ai_platform_outputs_get+0x15e>
 8004740:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8004744:	b30e      	cbz	r6, 800478a <ai_platform_outputs_get+0x15e>
 8004746:	f8da 3014 	ldr.w	r3, [sl, #20]
 800474a:	69b2      	ldr	r2, [r6, #24]
 800474c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8004750:	6810      	ldr	r0, [r2, #0]
 8004752:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8004756:	68b3      	ldr	r3, [r6, #8]
 8004758:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800475c:	f006 fd60 	bl	800b220 <ai_array_to_buffer_fmt>
 8004760:	69b1      	ldr	r1, [r6, #24]
 8004762:	4684      	mov	ip, r0
 8004764:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8004768:	688a      	ldr	r2, [r1, #8]
 800476a:	445c      	add	r4, fp
 800476c:	2800      	cmp	r0, #0
 800476e:	d0ca      	beq.n	8004706 <ai_platform_outputs_get+0xda>
 8004770:	2100      	movs	r1, #0
 8004772:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8004776:	6831      	ldr	r1, [r6, #0]
 8004778:	6041      	str	r1, [r0, #4]
 800477a:	b111      	cbz	r1, 8004782 <ai_platform_outputs_get+0x156>
 800477c:	8849      	ldrh	r1, [r1, #2]
 800477e:	2900      	cmp	r1, #0
 8004780:	d1bd      	bne.n	80046fe <ai_platform_outputs_get+0xd2>
 8004782:	69b1      	ldr	r1, [r6, #24]
 8004784:	2000      	movs	r0, #0
 8004786:	e7be      	b.n	8004706 <ai_platform_outputs_get+0xda>
 8004788:	e7fe      	b.n	8004788 <ai_platform_outputs_get+0x15c>
 800478a:	9f03      	ldr	r7, [sp, #12]
 800478c:	b14a      	cbz	r2, 80047a2 <ai_platform_outputs_get+0x176>
 800478e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8004792:	6858      	ldr	r0, [r3, #4]
 8004794:	9b02      	ldr	r3, [sp, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d096      	beq.n	80046c8 <ai_platform_outputs_get+0x9c>
 800479a:	801a      	strh	r2, [r3, #0]
 800479c:	b005      	add	sp, #20
 800479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a2:	2218      	movs	r2, #24
 80047a4:	2111      	movs	r1, #17
 80047a6:	f107 0010 	add.w	r0, r7, #16
 80047aa:	f000 fce7 	bl	800517c <core_set_error>
 80047ae:	2200      	movs	r2, #0
 80047b0:	4610      	mov	r0, r2
 80047b2:	e7ef      	b.n	8004794 <ai_platform_outputs_get+0x168>
 80047b4:	a1c00100 	.word	0xa1c00100
 80047b8:	e0042000 	.word	0xe0042000
 80047bc:	58024000 	.word	0x58024000
 80047c0:	f407a5c2 	.word	0xf407a5c2
 80047c4:	b5e8b5cd 	.word	0xb5e8b5cd
 80047c8:	40023000 	.word	0x40023000

080047cc <ai_platform_network_create>:
 80047cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047d0:	b083      	sub	sp, #12
 80047d2:	4606      	mov	r6, r0
 80047d4:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 80047d8:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 80047dc:	4615      	mov	r5, r2
 80047de:	461f      	mov	r7, r3
 80047e0:	f7ff fd0c 	bl	80041fc <_ai_platform_acquire_crc>
 80047e4:	b188      	cbz	r0, 800480a <ai_platform_network_create+0x3e>
 80047e6:	4a5d      	ldr	r2, [pc, #372]	@ (800495c <ai_platform_network_create+0x190>)
 80047e8:	6812      	ldr	r2, [r2, #0]
 80047ea:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80047ee:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80047f2:	4603      	mov	r3, r0
 80047f4:	d00e      	beq.n	8004814 <ai_platform_network_create+0x48>
 80047f6:	4a5a      	ldr	r2, [pc, #360]	@ (8004960 <ai_platform_network_create+0x194>)
 80047f8:	2118      	movs	r1, #24
 80047fa:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 80047fe:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 8004802:	2918      	cmp	r1, #24
 8004804:	d018      	beq.n	8004838 <ai_platform_network_create+0x6c>
 8004806:	f7ff fcfb 	bl	8004200 <_ai_platform_release_crc>
 800480a:	f244 1033 	movw	r0, #16691	@ 0x4133
 800480e:	b003      	add	sp, #12
 8004810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004814:	4a53      	ldr	r2, [pc, #332]	@ (8004964 <ai_platform_network_create+0x198>)
 8004816:	2101      	movs	r1, #1
 8004818:	6091      	str	r1, [r2, #8]
 800481a:	2114      	movs	r1, #20
 800481c:	e001      	b.n	8004822 <ai_platform_network_create+0x56>
 800481e:	3901      	subs	r1, #1
 8004820:	d002      	beq.n	8004828 <ai_platform_network_create+0x5c>
 8004822:	6894      	ldr	r4, [r2, #8]
 8004824:	2c00      	cmp	r4, #0
 8004826:	d1fa      	bne.n	800481e <ai_platform_network_create+0x52>
 8004828:	4a4e      	ldr	r2, [pc, #312]	@ (8004964 <ai_platform_network_create+0x198>)
 800482a:	6891      	ldr	r1, [r2, #8]
 800482c:	b911      	cbnz	r1, 8004834 <ai_platform_network_create+0x68>
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	3201      	adds	r2, #1
 8004832:	d008      	beq.n	8004846 <ai_platform_network_create+0x7a>
 8004834:	4618      	mov	r0, r3
 8004836:	e7e6      	b.n	8004806 <ai_platform_network_create+0x3a>
 8004838:	2101      	movs	r1, #1
 800483a:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 800483e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 8004842:	2900      	cmp	r1, #0
 8004844:	d1fb      	bne.n	800483e <ai_platform_network_create+0x72>
 8004846:	4618      	mov	r0, r3
 8004848:	f7ff fcda 	bl	8004200 <_ai_platform_release_crc>
 800484c:	f7ff fcd6 	bl	80041fc <_ai_platform_acquire_crc>
 8004850:	4b42      	ldr	r3, [pc, #264]	@ (800495c <ai_platform_network_create+0x190>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800485c:	d010      	beq.n	8004880 <ai_platform_network_create+0xb4>
 800485e:	4b40      	ldr	r3, [pc, #256]	@ (8004960 <ai_platform_network_create+0x194>)
 8004860:	2201      	movs	r2, #1
 8004862:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
 8004866:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 800486a:	2900      	cmp	r1, #0
 800486c:	d1fb      	bne.n	8004866 <ai_platform_network_create+0x9a>
 800486e:	4a3e      	ldr	r2, [pc, #248]	@ (8004968 <ai_platform_network_create+0x19c>)
 8004870:	f8c3 2c00 	str.w	r2, [r3, #3072]	@ 0xc00
 8004874:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	@ 0xc00
 8004878:	4b3c      	ldr	r3, [pc, #240]	@ (800496c <ai_platform_network_create+0x1a0>)
 800487a:	429a      	cmp	r2, r3
 800487c:	d00c      	beq.n	8004898 <ai_platform_network_create+0xcc>
 800487e:	e7fe      	b.n	800487e <ai_platform_network_create+0xb2>
 8004880:	4a38      	ldr	r2, [pc, #224]	@ (8004964 <ai_platform_network_create+0x198>)
 8004882:	2301      	movs	r3, #1
 8004884:	6093      	str	r3, [r2, #8]
 8004886:	6893      	ldr	r3, [r2, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1fc      	bne.n	8004886 <ai_platform_network_create+0xba>
 800488c:	4b36      	ldr	r3, [pc, #216]	@ (8004968 <ai_platform_network_create+0x19c>)
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	6812      	ldr	r2, [r2, #0]
 8004892:	4b36      	ldr	r3, [pc, #216]	@ (800496c <ai_platform_network_create+0x1a0>)
 8004894:	429a      	cmp	r2, r3
 8004896:	d122      	bne.n	80048de <ai_platform_network_create+0x112>
 8004898:	f7ff fcb2 	bl	8004200 <_ai_platform_release_crc>
 800489c:	b38e      	cbz	r6, 8004902 <ai_platform_network_create+0x136>
 800489e:	4b34      	ldr	r3, [pc, #208]	@ (8004970 <ai_platform_network_create+0x1a4>)
 80048a0:	602b      	str	r3, [r5, #0]
 80048a2:	6035      	str	r5, [r6, #0]
 80048a4:	f000 fc62 	bl	800516c <core_init>
 80048a8:	b1d0      	cbz	r0, 80048e0 <ai_platform_network_create+0x114>
 80048aa:	f7ff fca7 	bl	80041fc <_ai_platform_acquire_crc>
 80048ae:	4b2b      	ldr	r3, [pc, #172]	@ (800495c <ai_platform_network_create+0x190>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80048b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ba:	d025      	beq.n	8004908 <ai_platform_network_create+0x13c>
 80048bc:	4a28      	ldr	r2, [pc, #160]	@ (8004960 <ai_platform_network_create+0x194>)
 80048be:	2301      	movs	r3, #1
 80048c0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80048c4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1fb      	bne.n	80048c4 <ai_platform_network_create+0xf8>
 80048cc:	4b26      	ldr	r3, [pc, #152]	@ (8004968 <ai_platform_network_create+0x19c>)
 80048ce:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80048d2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80048d6:	4b25      	ldr	r3, [pc, #148]	@ (800496c <ai_platform_network_create+0x1a0>)
 80048d8:	429a      	cmp	r2, r3
 80048da:	d022      	beq.n	8004922 <ai_platform_network_create+0x156>
 80048dc:	e7fe      	b.n	80048dc <ai_platform_network_create+0x110>
 80048de:	e7fe      	b.n	80048de <ai_platform_network_create+0x112>
 80048e0:	2430      	movs	r4, #48	@ 0x30
 80048e2:	2300      	movs	r3, #0
 80048e4:	6033      	str	r3, [r6, #0]
 80048e6:	2610      	movs	r6, #16
 80048e8:	464a      	mov	r2, r9
 80048ea:	4641      	mov	r1, r8
 80048ec:	4638      	mov	r0, r7
 80048ee:	f006 fd3d 	bl	800b36c <ai_version_get>
 80048f2:	4603      	mov	r3, r0
 80048f4:	2000      	movs	r0, #0
 80048f6:	f364 0007 	bfi	r0, r4, #0, #8
 80048fa:	64ab      	str	r3, [r5, #72]	@ 0x48
 80048fc:	f366 201f 	bfi	r0, r6, #8, #24
 8004900:	e785      	b.n	800480e <ai_platform_network_create+0x42>
 8004902:	f241 0010 	movw	r0, #4112	@ 0x1010
 8004906:	e782      	b.n	800480e <ai_platform_network_create+0x42>
 8004908:	4a16      	ldr	r2, [pc, #88]	@ (8004964 <ai_platform_network_create+0x198>)
 800490a:	2301      	movs	r3, #1
 800490c:	6093      	str	r3, [r2, #8]
 800490e:	6893      	ldr	r3, [r2, #8]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1fc      	bne.n	800490e <ai_platform_network_create+0x142>
 8004914:	4b14      	ldr	r3, [pc, #80]	@ (8004968 <ai_platform_network_create+0x19c>)
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	6812      	ldr	r2, [r2, #0]
 800491a:	4b14      	ldr	r3, [pc, #80]	@ (800496c <ai_platform_network_create+0x1a0>)
 800491c:	429a      	cmp	r2, r3
 800491e:	d000      	beq.n	8004922 <ai_platform_network_create+0x156>
 8004920:	e7fe      	b.n	8004920 <ai_platform_network_create+0x154>
 8004922:	f7ff fc6d 	bl	8004200 <_ai_platform_release_crc>
 8004926:	2200      	movs	r2, #0
 8004928:	4641      	mov	r1, r8
 800492a:	4638      	mov	r0, r7
 800492c:	f006 fd1e 	bl	800b36c <ai_version_get>
 8004930:	2200      	movs	r2, #0
 8004932:	4604      	mov	r4, r0
 8004934:	2105      	movs	r1, #5
 8004936:	2001      	movs	r0, #1
 8004938:	f006 fd18 	bl	800b36c <ai_version_get>
 800493c:	4284      	cmp	r4, r0
 800493e:	d001      	beq.n	8004944 <ai_platform_network_create+0x178>
 8004940:	2401      	movs	r4, #1
 8004942:	e7ce      	b.n	80048e2 <ai_platform_network_create+0x116>
 8004944:	4b0b      	ldr	r3, [pc, #44]	@ (8004974 <ai_platform_network_create+0x1a8>)
 8004946:	9301      	str	r3, [sp, #4]
 8004948:	a801      	add	r0, sp, #4
 800494a:	f000 fd37 	bl	80053bc <ai_check_custom_types>
 800494e:	b110      	cbz	r0, 8004956 <ai_platform_network_create+0x18a>
 8004950:	2600      	movs	r6, #0
 8004952:	4634      	mov	r4, r6
 8004954:	e7c8      	b.n	80048e8 <ai_platform_network_create+0x11c>
 8004956:	2402      	movs	r4, #2
 8004958:	e7c3      	b.n	80048e2 <ai_platform_network_create+0x116>
 800495a:	bf00      	nop
 800495c:	e0042000 	.word	0xe0042000
 8004960:	58024000 	.word	0x58024000
 8004964:	40023000 	.word	0x40023000
 8004968:	f407a5c2 	.word	0xf407a5c2
 800496c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004970:	a1c00100 	.word	0xa1c00100
 8004974:	84048403 	.word	0x84048403

08004978 <ai_platform_network_init>:
 8004978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800497c:	b1f8      	cbz	r0, 80049be <ai_platform_network_init+0x46>
 800497e:	4b6e      	ldr	r3, [pc, #440]	@ (8004b38 <ai_platform_network_init+0x1c0>)
 8004980:	6802      	ldr	r2, [r0, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	4604      	mov	r4, r0
 8004986:	d11a      	bne.n	80049be <ai_platform_network_init+0x46>
 8004988:	460e      	mov	r6, r1
 800498a:	f7ff fc37 	bl	80041fc <_ai_platform_acquire_crc>
 800498e:	4b6b      	ldr	r3, [pc, #428]	@ (8004b3c <ai_platform_network_init+0x1c4>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800499a:	d03d      	beq.n	8004a18 <ai_platform_network_init+0xa0>
 800499c:	4a68      	ldr	r2, [pc, #416]	@ (8004b40 <ai_platform_network_init+0x1c8>)
 800499e:	2301      	movs	r3, #1
 80049a0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80049a4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1fb      	bne.n	80049a4 <ai_platform_network_init+0x2c>
 80049ac:	4b65      	ldr	r3, [pc, #404]	@ (8004b44 <ai_platform_network_init+0x1cc>)
 80049ae:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80049b2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80049b6:	4b64      	ldr	r3, [pc, #400]	@ (8004b48 <ai_platform_network_init+0x1d0>)
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d039      	beq.n	8004a30 <ai_platform_network_init+0xb8>
 80049bc:	e7fe      	b.n	80049bc <ai_platform_network_init+0x44>
 80049be:	f7ff fc1d 	bl	80041fc <_ai_platform_acquire_crc>
 80049c2:	4b5e      	ldr	r3, [pc, #376]	@ (8004b3c <ai_platform_network_init+0x1c4>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ce:	d010      	beq.n	80049f2 <ai_platform_network_init+0x7a>
 80049d0:	4a5b      	ldr	r2, [pc, #364]	@ (8004b40 <ai_platform_network_init+0x1c8>)
 80049d2:	2301      	movs	r3, #1
 80049d4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 80049d8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d1fb      	bne.n	80049d8 <ai_platform_network_init+0x60>
 80049e0:	4b58      	ldr	r3, [pc, #352]	@ (8004b44 <ai_platform_network_init+0x1cc>)
 80049e2:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 80049e6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 80049ea:	4b57      	ldr	r3, [pc, #348]	@ (8004b48 <ai_platform_network_init+0x1d0>)
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d00d      	beq.n	8004a0c <ai_platform_network_init+0x94>
 80049f0:	e7fe      	b.n	80049f0 <ai_platform_network_init+0x78>
 80049f2:	4a56      	ldr	r2, [pc, #344]	@ (8004b4c <ai_platform_network_init+0x1d4>)
 80049f4:	2301      	movs	r3, #1
 80049f6:	6093      	str	r3, [r2, #8]
 80049f8:	6893      	ldr	r3, [r2, #8]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1fc      	bne.n	80049f8 <ai_platform_network_init+0x80>
 80049fe:	4b51      	ldr	r3, [pc, #324]	@ (8004b44 <ai_platform_network_init+0x1cc>)
 8004a00:	6013      	str	r3, [r2, #0]
 8004a02:	6812      	ldr	r2, [r2, #0]
 8004a04:	4b50      	ldr	r3, [pc, #320]	@ (8004b48 <ai_platform_network_init+0x1d0>)
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d000      	beq.n	8004a0c <ai_platform_network_init+0x94>
 8004a0a:	e7fe      	b.n	8004a0a <ai_platform_network_init+0x92>
 8004a0c:	f7ff fbf8 	bl	8004200 <_ai_platform_release_crc>
 8004a10:	2600      	movs	r6, #0
 8004a12:	4630      	mov	r0, r6
 8004a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a18:	4a4c      	ldr	r2, [pc, #304]	@ (8004b4c <ai_platform_network_init+0x1d4>)
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	6093      	str	r3, [r2, #8]
 8004a1e:	6893      	ldr	r3, [r2, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1fc      	bne.n	8004a1e <ai_platform_network_init+0xa6>
 8004a24:	4b47      	ldr	r3, [pc, #284]	@ (8004b44 <ai_platform_network_init+0x1cc>)
 8004a26:	6013      	str	r3, [r2, #0]
 8004a28:	6812      	ldr	r2, [r2, #0]
 8004a2a:	4b47      	ldr	r3, [pc, #284]	@ (8004b48 <ai_platform_network_init+0x1d0>)
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d11c      	bne.n	8004a6a <ai_platform_network_init+0xf2>
 8004a30:	f7ff fbe6 	bl	8004200 <_ai_platform_release_crc>
 8004a34:	2e00      	cmp	r6, #0
 8004a36:	d06f      	beq.n	8004b18 <ai_platform_network_init+0x1a0>
 8004a38:	4b45      	ldr	r3, [pc, #276]	@ (8004b50 <ai_platform_network_init+0x1d8>)
 8004a3a:	6832      	ldr	r2, [r6, #0]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d115      	bne.n	8004a6c <ai_platform_network_init+0xf4>
 8004a40:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8004a44:	6933      	ldr	r3, [r6, #16]
 8004a46:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8004a4a:	89f7      	ldrh	r7, [r6, #14]
 8004a4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a4e:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8004a52:	2303      	movs	r3, #3
 8004a54:	84e7      	strh	r7, [r4, #38]	@ 0x26
 8004a56:	f8a4 e024 	strh.w	lr, [r4, #36]	@ 0x24
 8004a5a:	60e3      	str	r3, [r4, #12]
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	4626      	mov	r6, r4
 8004a60:	f000 fcd6 	bl	8005410 <ai_layers_init_all>
 8004a64:	4630      	mov	r0, r6
 8004a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a6a:	e7fe      	b.n	8004a6a <ai_platform_network_init+0xf2>
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	4630      	mov	r0, r6
 8004a70:	4635      	mov	r5, r6
 8004a72:	6876      	ldr	r6, [r6, #4]
 8004a74:	f7ff fb74 	bl	8004160 <ai_buffer_get_size>
 8004a78:	f105 081c 	add.w	r8, r5, #28
 8004a7c:	4681      	mov	r9, r0
 8004a7e:	2101      	movs	r1, #1
 8004a80:	4640      	mov	r0, r8
 8004a82:	6a2f      	ldr	r7, [r5, #32]
 8004a84:	f7ff fb6c 	bl	8004160 <ai_buffer_get_size>
 8004a88:	f1b9 0f00 	cmp.w	r9, #0
 8004a8c:	d025      	beq.n	8004ada <ai_platform_network_init+0x162>
 8004a8e:	2201      	movs	r2, #1
 8004a90:	4696      	mov	lr, r2
 8004a92:	bb30      	cbnz	r0, 8004ae2 <ai_platform_network_init+0x16a>
 8004a94:	4680      	mov	r8, r0
 8004a96:	4607      	mov	r7, r0
 8004a98:	b376      	cbz	r6, 8004af8 <ai_platform_network_init+0x180>
 8004a9a:	8be3      	ldrh	r3, [r4, #30]
 8004a9c:	4573      	cmp	r3, lr
 8004a9e:	d323      	bcc.n	8004ae8 <ai_platform_network_init+0x170>
 8004aa0:	b142      	cbz	r2, 8004ab4 <ai_platform_network_init+0x13c>
 8004aa2:	46ac      	mov	ip, r5
 8004aa4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004aa8:	6a25      	ldr	r5, [r4, #32]
 8004aaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004aac:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004ab0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004ab4:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8004ab6:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8004aba:	2600      	movs	r6, #0
 8004abc:	42bb      	cmp	r3, r7
 8004abe:	83a6      	strh	r6, [r4, #28]
 8004ac0:	d323      	bcc.n	8004b0a <ai_platform_network_init+0x192>
 8004ac2:	b37f      	cbz	r7, 8004b24 <ai_platform_network_init+0x1ac>
 8004ac4:	46c4      	mov	ip, r8
 8004ac6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004aca:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8004acc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ace:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004ad2:	46b6      	mov	lr, r6
 8004ad4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004ad8:	e7bb      	b.n	8004a52 <ai_platform_network_init+0xda>
 8004ada:	464a      	mov	r2, r9
 8004adc:	46ce      	mov	lr, r9
 8004ade:	464d      	mov	r5, r9
 8004ae0:	e7d7      	b.n	8004a92 <ai_platform_network_init+0x11a>
 8004ae2:	b30f      	cbz	r7, 8004b28 <ai_platform_network_init+0x1b0>
 8004ae4:	2701      	movs	r7, #1
 8004ae6:	e7d7      	b.n	8004a98 <ai_platform_network_init+0x120>
 8004ae8:	2212      	movs	r2, #18
 8004aea:	2116      	movs	r1, #22
 8004aec:	f104 0010 	add.w	r0, r4, #16
 8004af0:	f000 fb44 	bl	800517c <core_set_error>
 8004af4:	2600      	movs	r6, #0
 8004af6:	e78c      	b.n	8004a12 <ai_platform_network_init+0x9a>
 8004af8:	f1b9 0f00 	cmp.w	r9, #0
 8004afc:	d0cd      	beq.n	8004a9a <ai_platform_network_init+0x122>
 8004afe:	2110      	movs	r1, #16
 8004b00:	2212      	movs	r2, #18
 8004b02:	1860      	adds	r0, r4, r1
 8004b04:	f000 fb3a 	bl	800517c <core_set_error>
 8004b08:	e783      	b.n	8004a12 <ai_platform_network_init+0x9a>
 8004b0a:	2213      	movs	r2, #19
 8004b0c:	2116      	movs	r1, #22
 8004b0e:	f104 0010 	add.w	r0, r4, #16
 8004b12:	f000 fb33 	bl	800517c <core_set_error>
 8004b16:	e77c      	b.n	8004a12 <ai_platform_network_init+0x9a>
 8004b18:	2110      	movs	r1, #16
 8004b1a:	2211      	movs	r2, #17
 8004b1c:	1860      	adds	r0, r4, r1
 8004b1e:	f000 fb2d 	bl	800517c <core_set_error>
 8004b22:	e776      	b.n	8004a12 <ai_platform_network_init+0x9a>
 8004b24:	46be      	mov	lr, r7
 8004b26:	e794      	b.n	8004a52 <ai_platform_network_init+0xda>
 8004b28:	2110      	movs	r1, #16
 8004b2a:	2213      	movs	r2, #19
 8004b2c:	1860      	adds	r0, r4, r1
 8004b2e:	f000 fb25 	bl	800517c <core_set_error>
 8004b32:	463e      	mov	r6, r7
 8004b34:	e76d      	b.n	8004a12 <ai_platform_network_init+0x9a>
 8004b36:	bf00      	nop
 8004b38:	a1c00100 	.word	0xa1c00100
 8004b3c:	e0042000 	.word	0xe0042000
 8004b40:	58024000 	.word	0x58024000
 8004b44:	f407a5c2 	.word	0xf407a5c2
 8004b48:	b5e8b5cd 	.word	0xb5e8b5cd
 8004b4c:	40023000 	.word	0x40023000
 8004b50:	a1facade 	.word	0xa1facade

08004b54 <ai_platform_network_post_init>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	b1f0      	cbz	r0, 8004b96 <ai_platform_network_post_init+0x42>
 8004b58:	4b3c      	ldr	r3, [pc, #240]	@ (8004c4c <ai_platform_network_post_init+0xf8>)
 8004b5a:	6802      	ldr	r2, [r0, #0]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	4604      	mov	r4, r0
 8004b60:	d119      	bne.n	8004b96 <ai_platform_network_post_init+0x42>
 8004b62:	f7ff fb4b 	bl	80041fc <_ai_platform_acquire_crc>
 8004b66:	4b3a      	ldr	r3, [pc, #232]	@ (8004c50 <ai_platform_network_post_init+0xfc>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b72:	d03b      	beq.n	8004bec <ai_platform_network_post_init+0x98>
 8004b74:	4a37      	ldr	r2, [pc, #220]	@ (8004c54 <ai_platform_network_post_init+0x100>)
 8004b76:	2301      	movs	r3, #1
 8004b78:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8004b7c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1fb      	bne.n	8004b7c <ai_platform_network_post_init+0x28>
 8004b84:	4b34      	ldr	r3, [pc, #208]	@ (8004c58 <ai_platform_network_post_init+0x104>)
 8004b86:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8004b8a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8004b8e:	4b33      	ldr	r3, [pc, #204]	@ (8004c5c <ai_platform_network_post_init+0x108>)
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d037      	beq.n	8004c04 <ai_platform_network_post_init+0xb0>
 8004b94:	e7fe      	b.n	8004b94 <ai_platform_network_post_init+0x40>
 8004b96:	f7ff fb31 	bl	80041fc <_ai_platform_acquire_crc>
 8004b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c50 <ai_platform_network_post_init+0xfc>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ba6:	d010      	beq.n	8004bca <ai_platform_network_post_init+0x76>
 8004ba8:	4a2a      	ldr	r2, [pc, #168]	@ (8004c54 <ai_platform_network_post_init+0x100>)
 8004baa:	2301      	movs	r3, #1
 8004bac:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8004bb0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1fb      	bne.n	8004bb0 <ai_platform_network_post_init+0x5c>
 8004bb8:	4b27      	ldr	r3, [pc, #156]	@ (8004c58 <ai_platform_network_post_init+0x104>)
 8004bba:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8004bbe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8004bc2:	4b26      	ldr	r3, [pc, #152]	@ (8004c5c <ai_platform_network_post_init+0x108>)
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d00d      	beq.n	8004be4 <ai_platform_network_post_init+0x90>
 8004bc8:	e7fe      	b.n	8004bc8 <ai_platform_network_post_init+0x74>
 8004bca:	4a25      	ldr	r2, [pc, #148]	@ (8004c60 <ai_platform_network_post_init+0x10c>)
 8004bcc:	2301      	movs	r3, #1
 8004bce:	6093      	str	r3, [r2, #8]
 8004bd0:	6893      	ldr	r3, [r2, #8]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1fc      	bne.n	8004bd0 <ai_platform_network_post_init+0x7c>
 8004bd6:	4b20      	ldr	r3, [pc, #128]	@ (8004c58 <ai_platform_network_post_init+0x104>)
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8004c5c <ai_platform_network_post_init+0x108>)
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d000      	beq.n	8004be4 <ai_platform_network_post_init+0x90>
 8004be2:	e7fe      	b.n	8004be2 <ai_platform_network_post_init+0x8e>
 8004be4:	f7ff fb0c 	bl	8004200 <_ai_platform_release_crc>
 8004be8:	2000      	movs	r0, #0
 8004bea:	bd38      	pop	{r3, r4, r5, pc}
 8004bec:	4a1c      	ldr	r2, [pc, #112]	@ (8004c60 <ai_platform_network_post_init+0x10c>)
 8004bee:	2301      	movs	r3, #1
 8004bf0:	6093      	str	r3, [r2, #8]
 8004bf2:	6893      	ldr	r3, [r2, #8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1fc      	bne.n	8004bf2 <ai_platform_network_post_init+0x9e>
 8004bf8:	4b17      	ldr	r3, [pc, #92]	@ (8004c58 <ai_platform_network_post_init+0x104>)
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	6812      	ldr	r2, [r2, #0]
 8004bfe:	4b17      	ldr	r3, [pc, #92]	@ (8004c5c <ai_platform_network_post_init+0x108>)
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d11a      	bne.n	8004c3a <ai_platform_network_post_init+0xe6>
 8004c04:	f7ff fafc 	bl	8004200 <_ai_platform_release_crc>
 8004c08:	68e3      	ldr	r3, [r4, #12]
 8004c0a:	f013 0502 	ands.w	r5, r3, #2
 8004c0e:	d015      	beq.n	8004c3c <ai_platform_network_post_init+0xe8>
 8004c10:	4620      	mov	r0, r4
 8004c12:	f000 fc0b 	bl	800542c <ai_layers_post_init_all>
 8004c16:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004c18:	b16b      	cbz	r3, 8004c36 <ai_platform_network_post_init+0xe2>
 8004c1a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8004c1c:	e007      	b.n	8004c2e <ai_platform_network_post_init+0xda>
 8004c1e:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	@ 0x3c
 8004c22:	4798      	blx	r3
 8004c24:	692b      	ldr	r3, [r5, #16]
 8004c26:	42ab      	cmp	r3, r5
 8004c28:	d005      	beq.n	8004c36 <ai_platform_network_post_init+0xe2>
 8004c2a:	b123      	cbz	r3, 8004c36 <ai_platform_network_post_init+0xe2>
 8004c2c:	461d      	mov	r5, r3
 8004c2e:	4629      	mov	r1, r5
 8004c30:	2000      	movs	r0, #0
 8004c32:	2d00      	cmp	r5, #0
 8004c34:	d1f3      	bne.n	8004c1e <ai_platform_network_post_init+0xca>
 8004c36:	2001      	movs	r0, #1
 8004c38:	bd38      	pop	{r3, r4, r5, pc}
 8004c3a:	e7fe      	b.n	8004c3a <ai_platform_network_post_init+0xe6>
 8004c3c:	2210      	movs	r2, #16
 8004c3e:	2111      	movs	r1, #17
 8004c40:	18a0      	adds	r0, r4, r2
 8004c42:	f000 fa9b 	bl	800517c <core_set_error>
 8004c46:	4628      	mov	r0, r5
 8004c48:	bd38      	pop	{r3, r4, r5, pc}
 8004c4a:	bf00      	nop
 8004c4c:	a1c00100 	.word	0xa1c00100
 8004c50:	e0042000 	.word	0xe0042000
 8004c54:	58024000 	.word	0x58024000
 8004c58:	f407a5c2 	.word	0xf407a5c2
 8004c5c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004c60:	40023000 	.word	0x40023000

08004c64 <ai_platform_network_process>:
 8004c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c68:	460e      	mov	r6, r1
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	4693      	mov	fp, r2
 8004c6e:	4605      	mov	r5, r0
 8004c70:	b120      	cbz	r0, 8004c7c <ai_platform_network_process+0x18>
 8004c72:	4bb8      	ldr	r3, [pc, #736]	@ (8004f54 <ai_platform_network_process+0x2f0>)
 8004c74:	6802      	ldr	r2, [r0, #0]
 8004c76:	429a      	cmp	r2, r3
 8004c78:	bf18      	it	ne
 8004c7a:	2500      	movne	r5, #0
 8004c7c:	f7ff fabe 	bl	80041fc <_ai_platform_acquire_crc>
 8004c80:	4bb5      	ldr	r3, [pc, #724]	@ (8004f58 <ai_platform_network_process+0x2f4>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8c:	d010      	beq.n	8004cb0 <ai_platform_network_process+0x4c>
 8004c8e:	4ab3      	ldr	r2, [pc, #716]	@ (8004f5c <ai_platform_network_process+0x2f8>)
 8004c90:	2301      	movs	r3, #1
 8004c92:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8004c96:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d1fb      	bne.n	8004c96 <ai_platform_network_process+0x32>
 8004c9e:	4bb0      	ldr	r3, [pc, #704]	@ (8004f60 <ai_platform_network_process+0x2fc>)
 8004ca0:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8004ca4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8004ca8:	4bae      	ldr	r3, [pc, #696]	@ (8004f64 <ai_platform_network_process+0x300>)
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d00d      	beq.n	8004cca <ai_platform_network_process+0x66>
 8004cae:	e7fe      	b.n	8004cae <ai_platform_network_process+0x4a>
 8004cb0:	4aad      	ldr	r2, [pc, #692]	@ (8004f68 <ai_platform_network_process+0x304>)
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	6093      	str	r3, [r2, #8]
 8004cb6:	6893      	ldr	r3, [r2, #8]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1fc      	bne.n	8004cb6 <ai_platform_network_process+0x52>
 8004cbc:	4ba8      	ldr	r3, [pc, #672]	@ (8004f60 <ai_platform_network_process+0x2fc>)
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	4ba8      	ldr	r3, [pc, #672]	@ (8004f64 <ai_platform_network_process+0x300>)
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	f040 812c 	bne.w	8004f22 <ai_platform_network_process+0x2be>
 8004cca:	f7ff fa99 	bl	8004200 <_ai_platform_release_crc>
 8004cce:	2d00      	cmp	r5, #0
 8004cd0:	f000 8154 	beq.w	8004f7c <ai_platform_network_process+0x318>
 8004cd4:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 8124 	beq.w	8004f24 <ai_platform_network_process+0x2c0>
 8004cdc:	68eb      	ldr	r3, [r5, #12]
 8004cde:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2700      	movs	r7, #0
 8004ce8:	2b03      	cmp	r3, #3
 8004cea:	616f      	str	r7, [r5, #20]
 8004cec:	f040 813e 	bne.w	8004f6c <ai_platform_network_process+0x308>
 8004cf0:	2e00      	cmp	r6, #0
 8004cf2:	f000 811d 	beq.w	8004f30 <ai_platform_network_process+0x2cc>
 8004cf6:	f1ba 0f00 	cmp.w	sl, #0
 8004cfa:	f000 8119 	beq.w	8004f30 <ai_platform_network_process+0x2cc>
 8004cfe:	f8ba 3000 	ldrh.w	r3, [sl]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 8114 	beq.w	8004f30 <ai_platform_network_process+0x2cc>
 8004d08:	69b3      	ldr	r3, [r6, #24]
 8004d0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8004d14:	f8da 3004 	ldr.w	r3, [sl, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d072      	beq.n	8004e02 <ai_platform_network_process+0x19e>
 8004d1c:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8004d20:	2c00      	cmp	r4, #0
 8004d22:	d06e      	beq.n	8004e02 <ai_platform_network_process+0x19e>
 8004d24:	f8da 3008 	ldr.w	r3, [sl, #8]
 8004d28:	f8d3 9000 	ldr.w	r9, [r3]
 8004d2c:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8004d30:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8004d34:	f000 81de 	beq.w	80050f4 <ai_platform_network_process+0x490>
 8004d38:	69a3      	ldr	r3, [r4, #24]
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	4630      	mov	r0, r6
 8004d3e:	685d      	ldr	r5, [r3, #4]
 8004d40:	f7ff fa0e 	bl	8004160 <ai_buffer_get_size>
 8004d44:	4285      	cmp	r5, r0
 8004d46:	f0c0 811b 	bcc.w	8004f80 <ai_platform_network_process+0x31c>
 8004d4a:	68e0      	ldr	r0, [r4, #12]
 8004d4c:	69b1      	ldr	r1, [r6, #24]
 8004d4e:	68c2      	ldr	r2, [r0, #12]
 8004d50:	68cb      	ldr	r3, [r1, #12]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	f040 8114 	bne.w	8004f80 <ai_platform_network_process+0x31c>
 8004d58:	6882      	ldr	r2, [r0, #8]
 8004d5a:	688b      	ldr	r3, [r1, #8]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	f040 810f 	bne.w	8004f80 <ai_platform_network_process+0x31c>
 8004d62:	6842      	ldr	r2, [r0, #4]
 8004d64:	684b      	ldr	r3, [r1, #4]
 8004d66:	429a      	cmp	r2, r3
 8004d68:	f040 810a 	bne.w	8004f80 <ai_platform_network_process+0x31c>
 8004d6c:	69a3      	ldr	r3, [r4, #24]
 8004d6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d72:	f006 fae9 	bl	800b348 <ai_array_get_data_byte_size>
 8004d76:	4605      	mov	r5, r0
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f006 fafd 	bl	800b378 <get_tensor_byte_size>
 8004d7e:	4285      	cmp	r5, r0
 8004d80:	f0c0 80fe 	bcc.w	8004f80 <ai_platform_network_process+0x31c>
 8004d84:	69a3      	ldr	r3, [r4, #24]
 8004d86:	6818      	ldr	r0, [r3, #0]
 8004d88:	f006 fa4a 	bl	800b220 <ai_array_to_buffer_fmt>
 8004d8c:	6833      	ldr	r3, [r6, #0]
 8004d8e:	4058      	eors	r0, r3
 8004d90:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8004d94:	f040 81b9 	bne.w	800510a <ai_platform_network_process+0x4a6>
 8004d98:	6873      	ldr	r3, [r6, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 81ac 	beq.w	80050f8 <ai_platform_network_process+0x494>
 8004da0:	69b3      	ldr	r3, [r6, #24]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 819c 	beq.w	80050e2 <ai_platform_network_process+0x47e>
 8004daa:	9a01      	ldr	r2, [sp, #4]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	bf38      	it	cc
 8004db0:	461a      	movcc	r2, r3
 8004db2:	4620      	mov	r0, r4
 8004db4:	9201      	str	r2, [sp, #4]
 8004db6:	f006 fadf 	bl	800b378 <get_tensor_byte_size>
 8004dba:	f8c8 0008 	str.w	r0, [r8, #8]
 8004dbe:	69b3      	ldr	r3, [r6, #24]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	fb00 f303 	mul.w	r3, r0, r3
 8004dc6:	f8c8 300c 	str.w	r3, [r8, #12]
 8004dca:	6871      	ldr	r1, [r6, #4]
 8004dcc:	f8c8 1004 	str.w	r1, [r8, #4]
 8004dd0:	440b      	add	r3, r1
 8004dd2:	f849 300b 	str.w	r3, [r9, fp]
 8004dd6:	69a0      	ldr	r0, [r4, #24]
 8004dd8:	6803      	ldr	r3, [r0, #0]
 8004dda:	009a      	lsls	r2, r3, #2
 8004ddc:	f107 0701 	add.w	r7, r7, #1
 8004de0:	f106 061c 	add.w	r6, r6, #28
 8004de4:	f100 80af 	bmi.w	8004f46 <ai_platform_network_process+0x2e2>
 8004de8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004dec:	1a9b      	subs	r3, r3, r2
 8004dee:	4419      	add	r1, r3
 8004df0:	6081      	str	r1, [r0, #8]
 8004df2:	69a3      	ldr	r3, [r4, #24]
 8004df4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004df8:	60da      	str	r2, [r3, #12]
 8004dfa:	f8ba 3000 	ldrh.w	r3, [sl]
 8004dfe:	42bb      	cmp	r3, r7
 8004e00:	d888      	bhi.n	8004d14 <ai_platform_network_process+0xb0>
 8004e02:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8004e06:	8daa      	ldrh	r2, [r5, #44]	@ 0x2c
 8004e08:	f1bb 0f00 	cmp.w	fp, #0
 8004e0c:	f000 8186 	beq.w	800511c <ai_platform_network_process+0x4b8>
 8004e10:	2a01      	cmp	r2, #1
 8004e12:	f240 815e 	bls.w	80050d2 <ai_platform_network_process+0x46e>
 8004e16:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
 8004e1a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 8157 	beq.w	80050d2 <ai_platform_network_process+0x46e>
 8004e24:	465e      	mov	r6, fp
 8004e26:	2700      	movs	r7, #0
 8004e28:	462c      	mov	r4, r5
 8004e2a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 80b4 	beq.w	8004f9c <ai_platform_network_process+0x338>
 8004e34:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8004e38:	2d00      	cmp	r5, #0
 8004e3a:	f000 80af 	beq.w	8004f9c <ai_platform_network_process+0x338>
 8004e3e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8004e42:	f8d3 8000 	ldr.w	r8, [r3]
 8004e46:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8004e4a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8004e4e:	f000 8171 	beq.w	8005134 <ai_platform_network_process+0x4d0>
 8004e52:	69ab      	ldr	r3, [r5, #24]
 8004e54:	2101      	movs	r1, #1
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	9302      	str	r3, [sp, #8]
 8004e5a:	4630      	mov	r0, r6
 8004e5c:	f7ff f980 	bl	8004160 <ai_buffer_get_size>
 8004e60:	9b02      	ldr	r3, [sp, #8]
 8004e62:	4283      	cmp	r3, r0
 8004e64:	f0c0 8134 	bcc.w	80050d0 <ai_platform_network_process+0x46c>
 8004e68:	68e8      	ldr	r0, [r5, #12]
 8004e6a:	69b1      	ldr	r1, [r6, #24]
 8004e6c:	68c2      	ldr	r2, [r0, #12]
 8004e6e:	68cb      	ldr	r3, [r1, #12]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	f040 812d 	bne.w	80050d0 <ai_platform_network_process+0x46c>
 8004e76:	6882      	ldr	r2, [r0, #8]
 8004e78:	688b      	ldr	r3, [r1, #8]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	f040 8128 	bne.w	80050d0 <ai_platform_network_process+0x46c>
 8004e80:	6842      	ldr	r2, [r0, #4]
 8004e82:	684b      	ldr	r3, [r1, #4]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	f040 8123 	bne.w	80050d0 <ai_platform_network_process+0x46c>
 8004e8a:	69ab      	ldr	r3, [r5, #24]
 8004e8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e90:	f006 fa5a 	bl	800b348 <ai_array_get_data_byte_size>
 8004e94:	9002      	str	r0, [sp, #8]
 8004e96:	4628      	mov	r0, r5
 8004e98:	f006 fa6e 	bl	800b378 <get_tensor_byte_size>
 8004e9c:	9b02      	ldr	r3, [sp, #8]
 8004e9e:	4283      	cmp	r3, r0
 8004ea0:	f0c0 8116 	bcc.w	80050d0 <ai_platform_network_process+0x46c>
 8004ea4:	69ab      	ldr	r3, [r5, #24]
 8004ea6:	6818      	ldr	r0, [r3, #0]
 8004ea8:	f006 f9ba 	bl	800b220 <ai_array_to_buffer_fmt>
 8004eac:	6833      	ldr	r3, [r6, #0]
 8004eae:	4058      	eors	r0, r3
 8004eb0:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8004eb4:	f040 8136 	bne.w	8005124 <ai_platform_network_process+0x4c0>
 8004eb8:	6873      	ldr	r3, [r6, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 814d 	beq.w	800515a <ai_platform_network_process+0x4f6>
 8004ec0:	69b3      	ldr	r3, [r6, #24]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 813f 	beq.w	8005148 <ai_platform_network_process+0x4e4>
 8004eca:	9a01      	ldr	r2, [sp, #4]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	bf38      	it	cc
 8004ed0:	461a      	movcc	r2, r3
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	9201      	str	r2, [sp, #4]
 8004ed6:	f006 fa4f 	bl	800b378 <get_tensor_byte_size>
 8004eda:	f8ca 0008 	str.w	r0, [sl, #8]
 8004ede:	69b3      	ldr	r3, [r6, #24]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	fb00 f303 	mul.w	r3, r0, r3
 8004ee6:	f8ca 300c 	str.w	r3, [sl, #12]
 8004eea:	6871      	ldr	r1, [r6, #4]
 8004eec:	f8ca 1004 	str.w	r1, [sl, #4]
 8004ef0:	440b      	add	r3, r1
 8004ef2:	f848 300b 	str.w	r3, [r8, fp]
 8004ef6:	69a8      	ldr	r0, [r5, #24]
 8004ef8:	6803      	ldr	r3, [r0, #0]
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	f107 0701 	add.w	r7, r7, #1
 8004f00:	f106 061c 	add.w	r6, r6, #28
 8004f04:	d445      	bmi.n	8004f92 <ai_platform_network_process+0x32e>
 8004f06:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	4419      	add	r1, r3
 8004f0e:	6081      	str	r1, [r0, #8]
 8004f10:	69ab      	ldr	r3, [r5, #24]
 8004f12:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004f16:	60da      	str	r2, [r3, #12]
 8004f18:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004f1c:	429f      	cmp	r7, r3
 8004f1e:	d384      	bcc.n	8004e2a <ai_platform_network_process+0x1c6>
 8004f20:	e03c      	b.n	8004f9c <ai_platform_network_process+0x338>
 8004f22:	e7fe      	b.n	8004f22 <ai_platform_network_process+0x2be>
 8004f24:	68ea      	ldr	r2, [r5, #12]
 8004f26:	616b      	str	r3, [r5, #20]
 8004f28:	f002 0203 	and.w	r2, r2, #3
 8004f2c:	2a03      	cmp	r2, #3
 8004f2e:	d11d      	bne.n	8004f6c <ai_platform_network_process+0x308>
 8004f30:	2217      	movs	r2, #23
 8004f32:	2112      	movs	r1, #18
 8004f34:	f105 0010 	add.w	r0, r5, #16
 8004f38:	f000 f920 	bl	800517c <core_set_error>
 8004f3c:	2400      	movs	r4, #0
 8004f3e:	4620      	mov	r0, r4
 8004f40:	b005      	add	sp, #20
 8004f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f46:	f8ba 3000 	ldrh.w	r3, [sl]
 8004f4a:	429f      	cmp	r7, r3
 8004f4c:	f4ff aee2 	bcc.w	8004d14 <ai_platform_network_process+0xb0>
 8004f50:	e757      	b.n	8004e02 <ai_platform_network_process+0x19e>
 8004f52:	bf00      	nop
 8004f54:	a1c00100 	.word	0xa1c00100
 8004f58:	e0042000 	.word	0xe0042000
 8004f5c:	58024000 	.word	0x58024000
 8004f60:	f407a5c2 	.word	0xf407a5c2
 8004f64:	b5e8b5cd 	.word	0xb5e8b5cd
 8004f68:	40023000 	.word	0x40023000
 8004f6c:	2230      	movs	r2, #48	@ 0x30
 8004f6e:	2111      	movs	r1, #17
 8004f70:	f105 0010 	add.w	r0, r5, #16
 8004f74:	f000 f902 	bl	800517c <core_set_error>
 8004f78:	2400      	movs	r4, #0
 8004f7a:	e7e0      	b.n	8004f3e <ai_platform_network_process+0x2da>
 8004f7c:	462c      	mov	r4, r5
 8004f7e:	e7de      	b.n	8004f3e <ai_platform_network_process+0x2da>
 8004f80:	9d02      	ldr	r5, [sp, #8]
 8004f82:	2218      	movs	r2, #24
 8004f84:	2112      	movs	r1, #18
 8004f86:	f105 0010 	add.w	r0, r5, #16
 8004f8a:	f000 f8f7 	bl	800517c <core_set_error>
 8004f8e:	2400      	movs	r4, #0
 8004f90:	e7d5      	b.n	8004f3e <ai_platform_network_process+0x2da>
 8004f92:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004f96:	429f      	cmp	r7, r3
 8004f98:	f4ff af47 	bcc.w	8004e2a <ai_platform_network_process+0x1c6>
 8004f9c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004fa0:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8004fa2:	82a3      	strh	r3, [r4, #20]
 8004fa4:	4625      	mov	r5, r4
 8004fa6:	2a00      	cmp	r2, #0
 8004fa8:	f040 808c 	bne.w	80050c4 <ai_platform_network_process+0x460>
 8004fac:	4616      	mov	r6, r2
 8004fae:	4617      	mov	r7, r2
 8004fb0:	8aec      	ldrh	r4, [r5, #22]
 8004fb2:	429c      	cmp	r4, r3
 8004fb4:	bf38      	it	cc
 8004fb6:	46ab      	movcc	fp, r5
 8004fb8:	d2c1      	bcs.n	8004f3e <ai_platform_network_process+0x2da>
 8004fba:	2e00      	cmp	r6, #0
 8004fbc:	d030      	beq.n	8005020 <ai_platform_network_process+0x3bc>
 8004fbe:	f04f 0800 	mov.w	r8, #0
 8004fc2:	e014      	b.n	8004fee <ai_platform_network_process+0x38a>
 8004fc4:	6882      	ldr	r2, [r0, #8]
 8004fc6:	68c5      	ldr	r5, [r0, #12]
 8004fc8:	6863      	ldr	r3, [r4, #4]
 8004fca:	1b52      	subs	r2, r2, r5
 8004fcc:	4413      	add	r3, r2
 8004fce:	6083      	str	r3, [r0, #8]
 8004fd0:	698b      	ldr	r3, [r1, #24]
 8004fd2:	6862      	ldr	r2, [r4, #4]
 8004fd4:	60da      	str	r2, [r3, #12]
 8004fd6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8004fda:	f859 200a 	ldr.w	r2, [r9, sl]
 8004fde:	440b      	add	r3, r1
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	bf24      	itt	cs
 8004fe4:	68e3      	ldrcs	r3, [r4, #12]
 8004fe6:	1ad3      	subcs	r3, r2, r3
 8004fe8:	6063      	str	r3, [r4, #4]
 8004fea:	f108 0801 	add.w	r8, r8, #1
 8004fee:	8833      	ldrh	r3, [r6, #0]
 8004ff0:	4543      	cmp	r3, r8
 8004ff2:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8004ff6:	d913      	bls.n	8005020 <ai_platform_network_process+0x3bc>
 8004ff8:	6873      	ldr	r3, [r6, #4]
 8004ffa:	b18b      	cbz	r3, 8005020 <ai_platform_network_process+0x3bc>
 8004ffc:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8005000:	b171      	cbz	r1, 8005020 <ai_platform_network_process+0x3bc>
 8005002:	6988      	ldr	r0, [r1, #24]
 8005004:	68b2      	ldr	r2, [r6, #8]
 8005006:	6803      	ldr	r3, [r0, #0]
 8005008:	f8d2 9000 	ldr.w	r9, [r2]
 800500c:	009d      	lsls	r5, r3, #2
 800500e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8005012:	d5d7      	bpl.n	8004fc4 <ai_platform_network_process+0x360>
 8005014:	6881      	ldr	r1, [r0, #8]
 8005016:	68a2      	ldr	r2, [r4, #8]
 8005018:	6860      	ldr	r0, [r4, #4]
 800501a:	f003 fc41 	bl	80088a0 <st_int8_copy>
 800501e:	e7da      	b.n	8004fd6 <ai_platform_network_process+0x372>
 8005020:	4658      	mov	r0, fp
 8005022:	f000 fa17 	bl	8005454 <ai_layers_forward_all>
 8005026:	2f00      	cmp	r7, #0
 8005028:	d03d      	beq.n	80050a6 <ai_platform_network_process+0x442>
 800502a:	2400      	movs	r4, #0
 800502c:	e016      	b.n	800505c <ai_platform_network_process+0x3f8>
 800502e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8005032:	f859 100a 	ldr.w	r1, [r9, sl]
 8005036:	4413      	add	r3, r2
 8005038:	428b      	cmp	r3, r1
 800503a:	bf24      	itt	cs
 800503c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8005040:	1acb      	subcs	r3, r1, r3
 8005042:	f8c8 3004 	str.w	r3, [r8, #4]
 8005046:	6981      	ldr	r1, [r0, #24]
 8005048:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 800504c:	1b52      	subs	r2, r2, r5
 800504e:	4413      	add	r3, r2
 8005050:	608b      	str	r3, [r1, #8]
 8005052:	6983      	ldr	r3, [r0, #24]
 8005054:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8005058:	60da      	str	r2, [r3, #12]
 800505a:	3401      	adds	r4, #1
 800505c:	883b      	ldrh	r3, [r7, #0]
 800505e:	42a3      	cmp	r3, r4
 8005060:	d921      	bls.n	80050a6 <ai_platform_network_process+0x442>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	b1fb      	cbz	r3, 80050a6 <ai_platform_network_process+0x442>
 8005066:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800506a:	b1e0      	cbz	r0, 80050a6 <ai_platform_network_process+0x442>
 800506c:	68ba      	ldr	r2, [r7, #8]
 800506e:	6983      	ldr	r3, [r0, #24]
 8005070:	f8d2 9000 	ldr.w	r9, [r2]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	0092      	lsls	r2, r2, #2
 8005078:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800507c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8005080:	d5d5      	bpl.n	800502e <ai_platform_network_process+0x3ca>
 8005082:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8005086:	6898      	ldr	r0, [r3, #8]
 8005088:	f003 fc0a 	bl	80088a0 <st_int8_copy>
 800508c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8005090:	f859 200a 	ldr.w	r2, [r9, sl]
 8005094:	440b      	add	r3, r1
 8005096:	4293      	cmp	r3, r2
 8005098:	bf24      	itt	cs
 800509a:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800509e:	1ad3      	subcs	r3, r2, r3
 80050a0:	f8c8 3004 	str.w	r3, [r8, #4]
 80050a4:	e7d9      	b.n	800505a <ai_platform_network_process+0x3f6>
 80050a6:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 80050aa:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 80050ae:	3401      	adds	r4, #1
 80050b0:	b2a4      	uxth	r4, r4
 80050b2:	42a3      	cmp	r3, r4
 80050b4:	f8ab 4016 	strh.w	r4, [fp, #22]
 80050b8:	f63f af7f 	bhi.w	8004fba <ai_platform_network_process+0x356>
 80050bc:	4620      	mov	r0, r4
 80050be:	b005      	add	sp, #20
 80050c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c4:	2a01      	cmp	r2, #1
 80050c6:	6b2e      	ldr	r6, [r5, #48]	@ 0x30
 80050c8:	d03c      	beq.n	8005144 <ai_platform_network_process+0x4e0>
 80050ca:	f106 070c 	add.w	r7, r6, #12
 80050ce:	e76f      	b.n	8004fb0 <ai_platform_network_process+0x34c>
 80050d0:	4625      	mov	r5, r4
 80050d2:	2218      	movs	r2, #24
 80050d4:	2113      	movs	r1, #19
 80050d6:	f105 0010 	add.w	r0, r5, #16
 80050da:	f000 f84f 	bl	800517c <core_set_error>
 80050de:	2400      	movs	r4, #0
 80050e0:	e72d      	b.n	8004f3e <ai_platform_network_process+0x2da>
 80050e2:	9d02      	ldr	r5, [sp, #8]
 80050e4:	4604      	mov	r4, r0
 80050e6:	2221      	movs	r2, #33	@ 0x21
 80050e8:	2112      	movs	r1, #18
 80050ea:	f105 0010 	add.w	r0, r5, #16
 80050ee:	f000 f845 	bl	800517c <core_set_error>
 80050f2:	e724      	b.n	8004f3e <ai_platform_network_process+0x2da>
 80050f4:	9d02      	ldr	r5, [sp, #8]
 80050f6:	e71b      	b.n	8004f30 <ai_platform_network_process+0x2cc>
 80050f8:	9d02      	ldr	r5, [sp, #8]
 80050fa:	4604      	mov	r4, r0
 80050fc:	2217      	movs	r2, #23
 80050fe:	2112      	movs	r1, #18
 8005100:	f105 0010 	add.w	r0, r5, #16
 8005104:	f000 f83a 	bl	800517c <core_set_error>
 8005108:	e719      	b.n	8004f3e <ai_platform_network_process+0x2da>
 800510a:	9d02      	ldr	r5, [sp, #8]
 800510c:	2219      	movs	r2, #25
 800510e:	2112      	movs	r1, #18
 8005110:	f105 0010 	add.w	r0, r5, #16
 8005114:	f000 f832 	bl	800517c <core_set_error>
 8005118:	2400      	movs	r4, #0
 800511a:	e710      	b.n	8004f3e <ai_platform_network_process+0x2da>
 800511c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005120:	82ab      	strh	r3, [r5, #20]
 8005122:	e740      	b.n	8004fa6 <ai_platform_network_process+0x342>
 8005124:	f104 0010 	add.w	r0, r4, #16
 8005128:	2219      	movs	r2, #25
 800512a:	2113      	movs	r1, #19
 800512c:	f000 f826 	bl	800517c <core_set_error>
 8005130:	2400      	movs	r4, #0
 8005132:	e704      	b.n	8004f3e <ai_platform_network_process+0x2da>
 8005134:	f104 0010 	add.w	r0, r4, #16
 8005138:	2217      	movs	r2, #23
 800513a:	2113      	movs	r1, #19
 800513c:	f000 f81e 	bl	800517c <core_set_error>
 8005140:	4654      	mov	r4, sl
 8005142:	e6fc      	b.n	8004f3e <ai_platform_network_process+0x2da>
 8005144:	2700      	movs	r7, #0
 8005146:	e733      	b.n	8004fb0 <ai_platform_network_process+0x34c>
 8005148:	4625      	mov	r5, r4
 800514a:	2221      	movs	r2, #33	@ 0x21
 800514c:	4604      	mov	r4, r0
 800514e:	2113      	movs	r1, #19
 8005150:	f105 0010 	add.w	r0, r5, #16
 8005154:	f000 f812 	bl	800517c <core_set_error>
 8005158:	e6f1      	b.n	8004f3e <ai_platform_network_process+0x2da>
 800515a:	4625      	mov	r5, r4
 800515c:	2217      	movs	r2, #23
 800515e:	4604      	mov	r4, r0
 8005160:	2113      	movs	r1, #19
 8005162:	f105 0010 	add.w	r0, r5, #16
 8005166:	f000 f809 	bl	800517c <core_set_error>
 800516a:	e6e8      	b.n	8004f3e <ai_platform_network_process+0x2da>

0800516c <core_init>:
 800516c:	2001      	movs	r0, #1
 800516e:	4770      	bx	lr

08005170 <core_get_error>:
 8005170:	4603      	mov	r3, r0
 8005172:	2200      	movs	r2, #0
 8005174:	6800      	ldr	r0, [r0, #0]
 8005176:	601a      	str	r2, [r3, #0]
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop

0800517c <core_set_error>:
 800517c:	4603      	mov	r3, r0
 800517e:	7800      	ldrb	r0, [r0, #0]
 8005180:	b108      	cbz	r0, 8005186 <core_set_error+0xa>
 8005182:	2000      	movs	r0, #0
 8005184:	4770      	bx	lr
 8005186:	7019      	strb	r1, [r3, #0]
 8005188:	6819      	ldr	r1, [r3, #0]
 800518a:	f362 211f 	bfi	r1, r2, #8, #24
 800518e:	2001      	movs	r0, #1
 8005190:	6019      	str	r1, [r3, #0]
 8005192:	4770      	bx	lr

08005194 <node_convert_integer>:
 8005194:	6982      	ldr	r2, [r0, #24]
 8005196:	8813      	ldrh	r3, [r2, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d058      	beq.n	800524e <node_convert_integer+0xba>
 800519c:	b570      	push	{r4, r5, r6, lr}
 800519e:	6852      	ldr	r2, [r2, #4]
 80051a0:	6856      	ldr	r6, [r2, #4]
 80051a2:	b082      	sub	sp, #8
 80051a4:	b106      	cbz	r6, 80051a8 <node_convert_integer+0x14>
 80051a6:	6836      	ldr	r6, [r6, #0]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	f000 8100 	beq.w	80053ae <node_convert_integer+0x21a>
 80051ae:	6915      	ldr	r5, [r2, #16]
 80051b0:	b105      	cbz	r5, 80051b4 <node_convert_integer+0x20>
 80051b2:	682d      	ldr	r5, [r5, #0]
 80051b4:	68b3      	ldr	r3, [r6, #8]
 80051b6:	0a1b      	lsrs	r3, r3, #8
 80051b8:	f000 80d3 	beq.w	8005362 <node_convert_integer+0x1ce>
 80051bc:	68f0      	ldr	r0, [r6, #12]
 80051be:	2201      	movs	r2, #1
 80051c0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80051c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80051c8:	4298      	cmp	r0, r3
 80051ca:	fb01 f202 	mul.w	r2, r1, r2
 80051ce:	d1f9      	bne.n	80051c4 <node_convert_integer+0x30>
 80051d0:	6833      	ldr	r3, [r6, #0]
 80051d2:	682c      	ldr	r4, [r5, #0]
 80051d4:	b17b      	cbz	r3, 80051f6 <node_convert_integer+0x62>
 80051d6:	6859      	ldr	r1, [r3, #4]
 80051d8:	b169      	cbz	r1, 80051f6 <node_convert_integer+0x62>
 80051da:	8858      	ldrh	r0, [r3, #2]
 80051dc:	b158      	cbz	r0, 80051f6 <node_convert_integer+0x62>
 80051de:	6809      	ldr	r1, [r1, #0]
 80051e0:	ed91 7a00 	vldr	s14, [r1]
 80051e4:	b15c      	cbz	r4, 80051fe <node_convert_integer+0x6a>
 80051e6:	6861      	ldr	r1, [r4, #4]
 80051e8:	b149      	cbz	r1, 80051fe <node_convert_integer+0x6a>
 80051ea:	8860      	ldrh	r0, [r4, #2]
 80051ec:	b138      	cbz	r0, 80051fe <node_convert_integer+0x6a>
 80051ee:	6809      	ldr	r1, [r1, #0]
 80051f0:	edd1 7a00 	vldr	s15, [r1]
 80051f4:	e005      	b.n	8005202 <node_convert_integer+0x6e>
 80051f6:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80053b4 <node_convert_integer+0x220>
 80051fa:	2c00      	cmp	r4, #0
 80051fc:	d1f3      	bne.n	80051e6 <node_convert_integer+0x52>
 80051fe:	eddf 7a6d 	vldr	s15, [pc, #436]	@ 80053b4 <node_convert_integer+0x220>
 8005202:	69b0      	ldr	r0, [r6, #24]
 8005204:	69ad      	ldr	r5, [r5, #24]
 8005206:	6806      	ldr	r6, [r0, #0]
 8005208:	6829      	ldr	r1, [r5, #0]
 800520a:	0236      	lsls	r6, r6, #8
 800520c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8005210:	f3c1 51c0 	ubfx	r1, r1, #23, #1
 8005214:	d41d      	bmi.n	8005252 <node_convert_integer+0xbe>
 8005216:	2900      	cmp	r1, #0
 8005218:	f040 8081 	bne.w	800531e <node_convert_integer+0x18a>
 800521c:	6880      	ldr	r0, [r0, #8]
 800521e:	68a9      	ldr	r1, [r5, #8]
 8005220:	b13b      	cbz	r3, 8005232 <node_convert_integer+0x9e>
 8005222:	685d      	ldr	r5, [r3, #4]
 8005224:	2d00      	cmp	r5, #0
 8005226:	f000 80a7 	beq.w	8005378 <node_convert_integer+0x1e4>
 800522a:	885b      	ldrh	r3, [r3, #2]
 800522c:	b10b      	cbz	r3, 8005232 <node_convert_integer+0x9e>
 800522e:	686b      	ldr	r3, [r5, #4]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	b13c      	cbz	r4, 8005244 <node_convert_integer+0xb0>
 8005234:	6865      	ldr	r5, [r4, #4]
 8005236:	2d00      	cmp	r5, #0
 8005238:	f000 80ad 	beq.w	8005396 <node_convert_integer+0x202>
 800523c:	8864      	ldrh	r4, [r4, #2]
 800523e:	b10c      	cbz	r4, 8005244 <node_convert_integer+0xb0>
 8005240:	686c      	ldr	r4, [r5, #4]
 8005242:	7824      	ldrb	r4, [r4, #0]
 8005244:	9400      	str	r4, [sp, #0]
 8005246:	f002 fa37 	bl	80076b8 <forward_lite_node_convert_integer_iu8ou8>
 800524a:	b002      	add	sp, #8
 800524c:	bd70      	pop	{r4, r5, r6, pc}
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	deff      	udf	#255	@ 0xff
 8005252:	2900      	cmp	r1, #0
 8005254:	d042      	beq.n	80052dc <node_convert_integer+0x148>
 8005256:	6886      	ldr	r6, [r0, #8]
 8005258:	68a9      	ldr	r1, [r5, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d07f      	beq.n	800535e <node_convert_integer+0x1ca>
 800525e:	6858      	ldr	r0, [r3, #4]
 8005260:	2800      	cmp	r0, #0
 8005262:	f000 8092 	beq.w	800538a <node_convert_integer+0x1f6>
 8005266:	885d      	ldrh	r5, [r3, #2]
 8005268:	b115      	cbz	r5, 8005270 <node_convert_integer+0xdc>
 800526a:	6843      	ldr	r3, [r0, #4]
 800526c:	f993 5000 	ldrsb.w	r5, [r3]
 8005270:	2c00      	cmp	r4, #0
 8005272:	d078      	beq.n	8005366 <node_convert_integer+0x1d2>
 8005274:	6863      	ldr	r3, [r4, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d07b      	beq.n	8005372 <node_convert_integer+0x1de>
 800527a:	8860      	ldrh	r0, [r4, #2]
 800527c:	2800      	cmp	r0, #0
 800527e:	d075      	beq.n	800536c <node_convert_integer+0x1d8>
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f993 3000 	ldrsb.w	r3, [r3]
 8005286:	ee06 3a90 	vmov	s13, r3
 800528a:	2a00      	cmp	r2, #0
 800528c:	d0dd      	beq.n	800524a <node_convert_integer+0xb6>
 800528e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005292:	eddf 5a49 	vldr	s11, [pc, #292]	@ 80053b8 <node_convert_integer+0x224>
 8005296:	4432      	add	r2, r6
 8005298:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800529c:	f916 3b01 	ldrsb.w	r3, [r6], #1
 80052a0:	1b5b      	subs	r3, r3, r5
 80052a2:	ee07 3a90 	vmov	s15, r3
 80052a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052aa:	eef0 7a66 	vmov.f32	s15, s13
 80052ae:	eee7 7a00 	vfma.f32	s15, s14, s0
 80052b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80052b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ba:	bfcc      	ite	gt
 80052bc:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 80052c0:	ee77 7ae5 	vsuble.f32	s15, s15, s11
 80052c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052c8:	ee17 3a90 	vmov	r3, s15
 80052cc:	f303 0307 	ssat	r3, #8, r3
 80052d0:	4296      	cmp	r6, r2
 80052d2:	f801 3b01 	strb.w	r3, [r1], #1
 80052d6:	d1e1      	bne.n	800529c <node_convert_integer+0x108>
 80052d8:	b002      	add	sp, #8
 80052da:	bd70      	pop	{r4, r5, r6, pc}
 80052dc:	6880      	ldr	r0, [r0, #8]
 80052de:	68a9      	ldr	r1, [r5, #8]
 80052e0:	b13b      	cbz	r3, 80052f2 <node_convert_integer+0x15e>
 80052e2:	685d      	ldr	r5, [r3, #4]
 80052e4:	2d00      	cmp	r5, #0
 80052e6:	d04c      	beq.n	8005382 <node_convert_integer+0x1ee>
 80052e8:	885b      	ldrh	r3, [r3, #2]
 80052ea:	b113      	cbz	r3, 80052f2 <node_convert_integer+0x15e>
 80052ec:	686b      	ldr	r3, [r5, #4]
 80052ee:	f993 3000 	ldrsb.w	r3, [r3]
 80052f2:	b134      	cbz	r4, 8005302 <node_convert_integer+0x16e>
 80052f4:	6865      	ldr	r5, [r4, #4]
 80052f6:	2d00      	cmp	r5, #0
 80052f8:	d04b      	beq.n	8005392 <node_convert_integer+0x1fe>
 80052fa:	8864      	ldrh	r4, [r4, #2]
 80052fc:	b10c      	cbz	r4, 8005302 <node_convert_integer+0x16e>
 80052fe:	686c      	ldr	r4, [r5, #4]
 8005300:	7824      	ldrb	r4, [r4, #0]
 8005302:	9400      	str	r4, [sp, #0]
 8005304:	eeb4 7a67 	vcmp.f32	s14, s15
 8005308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800530c:	d103      	bne.n	8005316 <node_convert_integer+0x182>
 800530e:	f103 0580 	add.w	r5, r3, #128	@ 0x80
 8005312:	42a5      	cmp	r5, r4
 8005314:	d048      	beq.n	80053a8 <node_convert_integer+0x214>
 8005316:	f002 fa71 	bl	80077fc <forward_lite_node_convert_integer_is8ou8>
 800531a:	b002      	add	sp, #8
 800531c:	bd70      	pop	{r4, r5, r6, pc}
 800531e:	b133      	cbz	r3, 800532e <node_convert_integer+0x19a>
 8005320:	6859      	ldr	r1, [r3, #4]
 8005322:	2900      	cmp	r1, #0
 8005324:	d039      	beq.n	800539a <node_convert_integer+0x206>
 8005326:	885b      	ldrh	r3, [r3, #2]
 8005328:	b10b      	cbz	r3, 800532e <node_convert_integer+0x19a>
 800532a:	684b      	ldr	r3, [r1, #4]
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	b134      	cbz	r4, 800533e <node_convert_integer+0x1aa>
 8005330:	6861      	ldr	r1, [r4, #4]
 8005332:	b361      	cbz	r1, 800538e <node_convert_integer+0x1fa>
 8005334:	8864      	ldrh	r4, [r4, #2]
 8005336:	b114      	cbz	r4, 800533e <node_convert_integer+0x1aa>
 8005338:	6849      	ldr	r1, [r1, #4]
 800533a:	f991 4000 	ldrsb.w	r4, [r1]
 800533e:	6880      	ldr	r0, [r0, #8]
 8005340:	68a9      	ldr	r1, [r5, #8]
 8005342:	9400      	str	r4, [sp, #0]
 8005344:	eeb4 7a67 	vcmp.f32	s14, s15
 8005348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800534c:	d103      	bne.n	8005356 <node_convert_integer+0x1c2>
 800534e:	f104 0580 	add.w	r5, r4, #128	@ 0x80
 8005352:	42ab      	cmp	r3, r5
 8005354:	d025      	beq.n	80053a2 <node_convert_integer+0x20e>
 8005356:	f002 f9d9 	bl	800770c <forward_lite_node_convert_integer_iu8os8>
 800535a:	b002      	add	sp, #8
 800535c:	bd70      	pop	{r4, r5, r6, pc}
 800535e:	461d      	mov	r5, r3
 8005360:	e786      	b.n	8005270 <node_convert_integer+0xdc>
 8005362:	2201      	movs	r2, #1
 8005364:	e734      	b.n	80051d0 <node_convert_integer+0x3c>
 8005366:	ee06 4a90 	vmov	s13, r4
 800536a:	e78e      	b.n	800528a <node_convert_integer+0xf6>
 800536c:	ee06 0a90 	vmov	s13, r0
 8005370:	e78b      	b.n	800528a <node_convert_integer+0xf6>
 8005372:	ee06 3a90 	vmov	s13, r3
 8005376:	e788      	b.n	800528a <node_convert_integer+0xf6>
 8005378:	462b      	mov	r3, r5
 800537a:	2c00      	cmp	r4, #0
 800537c:	f47f af5a 	bne.w	8005234 <node_convert_integer+0xa0>
 8005380:	e760      	b.n	8005244 <node_convert_integer+0xb0>
 8005382:	462b      	mov	r3, r5
 8005384:	2c00      	cmp	r4, #0
 8005386:	d1b5      	bne.n	80052f4 <node_convert_integer+0x160>
 8005388:	e7bb      	b.n	8005302 <node_convert_integer+0x16e>
 800538a:	4605      	mov	r5, r0
 800538c:	e770      	b.n	8005270 <node_convert_integer+0xdc>
 800538e:	460c      	mov	r4, r1
 8005390:	e7d5      	b.n	800533e <node_convert_integer+0x1aa>
 8005392:	462c      	mov	r4, r5
 8005394:	e7b5      	b.n	8005302 <node_convert_integer+0x16e>
 8005396:	462c      	mov	r4, r5
 8005398:	e754      	b.n	8005244 <node_convert_integer+0xb0>
 800539a:	460b      	mov	r3, r1
 800539c:	2c00      	cmp	r4, #0
 800539e:	d1c7      	bne.n	8005330 <node_convert_integer+0x19c>
 80053a0:	e7cd      	b.n	800533e <node_convert_integer+0x1aa>
 80053a2:	f002 f9f3 	bl	800778c <forward_lite_node_convert_integer_iu8os8_fast>
 80053a6:	e750      	b.n	800524a <node_convert_integer+0xb6>
 80053a8:	f002 fa52 	bl	8007850 <forward_lite_node_convert_integer_is8ou8_fast>
 80053ac:	e74d      	b.n	800524a <node_convert_integer+0xb6>
 80053ae:	2300      	movs	r3, #0
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	deff      	udf	#255	@ 0xff
 80053b4:	00000000 	.word	0x00000000
 80053b8:	3efffffc 	.word	0x3efffffc

080053bc <ai_check_custom_types>:
 80053bc:	b082      	sub	sp, #8
 80053be:	4b13      	ldr	r3, [pc, #76]	@ (800540c <ai_check_custom_types+0x50>)
 80053c0:	9301      	str	r3, [sp, #4]
 80053c2:	b118      	cbz	r0, 80053cc <ai_check_custom_types+0x10>
 80053c4:	7803      	ldrb	r3, [r0, #0]
 80053c6:	2b03      	cmp	r3, #3
 80053c8:	d002      	beq.n	80053d0 <ai_check_custom_types+0x14>
 80053ca:	2000      	movs	r0, #0
 80053cc:	b002      	add	sp, #8
 80053ce:	4770      	bx	lr
 80053d0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d004      	beq.n	80053e2 <ai_check_custom_types+0x26>
 80053d8:	2001      	movs	r0, #1
 80053da:	f080 0001 	eor.w	r0, r0, #1
 80053de:	b002      	add	sp, #8
 80053e0:	4770      	bx	lr
 80053e2:	7842      	ldrb	r2, [r0, #1]
 80053e4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	f100 0001 	add.w	r0, r0, #1
 80053ee:	d1f3      	bne.n	80053d8 <ai_check_custom_types+0x1c>
 80053f0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80053f4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d1ed      	bne.n	80053d8 <ai_check_custom_types+0x1c>
 80053fc:	7842      	ldrb	r2, [r0, #1]
 80053fe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005402:	429a      	cmp	r2, r3
 8005404:	d1e8      	bne.n	80053d8 <ai_check_custom_types+0x1c>
 8005406:	2000      	movs	r0, #0
 8005408:	e7e7      	b.n	80053da <ai_check_custom_types+0x1e>
 800540a:	bf00      	nop
 800540c:	84048403 	.word	0x84048403

08005410 <ai_layers_init_all>:
 8005410:	4601      	mov	r1, r0
 8005412:	2000      	movs	r0, #0
 8005414:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8005416:	b143      	cbz	r3, 800542a <ai_layers_init_all+0x1a>
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	60d9      	str	r1, [r3, #12]
 800541c:	429a      	cmp	r2, r3
 800541e:	f100 0001 	add.w	r0, r0, #1
 8005422:	d002      	beq.n	800542a <ai_layers_init_all+0x1a>
 8005424:	b10a      	cbz	r2, 800542a <ai_layers_init_all+0x1a>
 8005426:	4613      	mov	r3, r2
 8005428:	e7f5      	b.n	8005416 <ai_layers_init_all+0x6>
 800542a:	4770      	bx	lr

0800542c <ai_layers_post_init_all>:
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8005430:	2500      	movs	r5, #0
 8005432:	b16c      	cbz	r4, 8005450 <ai_layers_post_init_all+0x24>
 8005434:	6863      	ldr	r3, [r4, #4]
 8005436:	07db      	lsls	r3, r3, #31
 8005438:	d504      	bpl.n	8005444 <ai_layers_post_init_all+0x18>
 800543a:	6a23      	ldr	r3, [r4, #32]
 800543c:	4620      	mov	r0, r4
 800543e:	b10b      	cbz	r3, 8005444 <ai_layers_post_init_all+0x18>
 8005440:	4798      	blx	r3
 8005442:	3501      	adds	r5, #1
 8005444:	6923      	ldr	r3, [r4, #16]
 8005446:	42a3      	cmp	r3, r4
 8005448:	d002      	beq.n	8005450 <ai_layers_post_init_all+0x24>
 800544a:	b10b      	cbz	r3, 8005450 <ai_layers_post_init_all+0x24>
 800544c:	461c      	mov	r4, r3
 800544e:	e7f0      	b.n	8005432 <ai_layers_post_init_all+0x6>
 8005450:	4628      	mov	r0, r5
 8005452:	bd38      	pop	{r3, r4, r5, pc}

08005454 <ai_layers_forward_all>:
 8005454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005458:	f8d0 803c 	ldr.w	r8, [r0, #60]	@ 0x3c
 800545c:	4604      	mov	r4, r0
 800545e:	f1b8 0f00 	cmp.w	r8, #0
 8005462:	d02b      	beq.n	80054bc <ai_layers_forward_all+0x68>
 8005464:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8005466:	6381      	str	r1, [r0, #56]	@ 0x38
 8005468:	b321      	cbz	r1, 80054b4 <ai_layers_forward_all+0x60>
 800546a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800546c:	2001      	movs	r0, #1
 800546e:	47c0      	blx	r8
 8005470:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8005472:	b1fe      	cbz	r6, 80054b4 <ai_layers_forward_all+0x60>
 8005474:	2700      	movs	r7, #0
 8005476:	4631      	mov	r1, r6
 8005478:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800547a:	2002      	movs	r0, #2
 800547c:	47c0      	blx	r8
 800547e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005480:	4628      	mov	r0, r5
 8005482:	696b      	ldr	r3, [r5, #20]
 8005484:	4798      	blx	r3
 8005486:	692e      	ldr	r6, [r5, #16]
 8005488:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800548a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800548c:	42b5      	cmp	r5, r6
 800548e:	f04f 0003 	mov.w	r0, #3
 8005492:	d007      	beq.n	80054a4 <ai_layers_forward_all+0x50>
 8005494:	47c0      	blx	r8
 8005496:	3701      	adds	r7, #1
 8005498:	63a6      	str	r6, [r4, #56]	@ 0x38
 800549a:	2e00      	cmp	r6, #0
 800549c:	d1eb      	bne.n	8005476 <ai_layers_forward_all+0x22>
 800549e:	4638      	mov	r0, r7
 80054a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a4:	2003      	movs	r0, #3
 80054a6:	47c0      	blx	r8
 80054a8:	2300      	movs	r3, #0
 80054aa:	3701      	adds	r7, #1
 80054ac:	63a3      	str	r3, [r4, #56]	@ 0x38
 80054ae:	4638      	mov	r0, r7
 80054b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054b4:	2700      	movs	r7, #0
 80054b6:	4638      	mov	r0, r7
 80054b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054bc:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 80054be:	6385      	str	r5, [r0, #56]	@ 0x38
 80054c0:	2d00      	cmp	r5, #0
 80054c2:	d0f7      	beq.n	80054b4 <ai_layers_forward_all+0x60>
 80054c4:	4647      	mov	r7, r8
 80054c6:	696b      	ldr	r3, [r5, #20]
 80054c8:	4628      	mov	r0, r5
 80054ca:	4798      	blx	r3
 80054cc:	462b      	mov	r3, r5
 80054ce:	692d      	ldr	r5, [r5, #16]
 80054d0:	429d      	cmp	r5, r3
 80054d2:	d004      	beq.n	80054de <ai_layers_forward_all+0x8a>
 80054d4:	63a5      	str	r5, [r4, #56]	@ 0x38
 80054d6:	3701      	adds	r7, #1
 80054d8:	2d00      	cmp	r5, #0
 80054da:	d1f4      	bne.n	80054c6 <ai_layers_forward_all+0x72>
 80054dc:	e7df      	b.n	800549e <ai_layers_forward_all+0x4a>
 80054de:	2300      	movs	r3, #0
 80054e0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80054e2:	3701      	adds	r7, #1
 80054e4:	e7db      	b.n	800549e <ai_layers_forward_all+0x4a>
 80054e6:	bf00      	nop

080054e8 <func_dummy>:
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop

080054ec <forward_conv2d_deep_3x3_sssa8_ch>:
 80054ec:	6982      	ldr	r2, [r0, #24]
 80054ee:	8813      	ldrh	r3, [r2, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 811f 	beq.w	8005734 <forward_conv2d_deep_3x3_sssa8_ch+0x248>
 80054f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054fa:	ed2d 8b02 	vpush	{d8}
 80054fe:	6854      	ldr	r4, [r2, #4]
 8005500:	6861      	ldr	r1, [r4, #4]
 8005502:	b09d      	sub	sp, #116	@ 0x74
 8005504:	b101      	cbz	r1, 8005508 <forward_conv2d_deep_3x3_sssa8_ch+0x1c>
 8005506:	6809      	ldr	r1, [r1, #0]
 8005508:	2b01      	cmp	r3, #1
 800550a:	f000 813b 	beq.w	8005784 <forward_conv2d_deep_3x3_sssa8_ch+0x298>
 800550e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005512:	f1bb 0f00 	cmp.w	fp, #0
 8005516:	d001      	beq.n	800551c <forward_conv2d_deep_3x3_sssa8_ch+0x30>
 8005518:	f8db b000 	ldr.w	fp, [fp]
 800551c:	2b02      	cmp	r3, #2
 800551e:	f000 8106 	beq.w	800572e <forward_conv2d_deep_3x3_sssa8_ch+0x242>
 8005522:	69e2      	ldr	r2, [r4, #28]
 8005524:	2a00      	cmp	r2, #0
 8005526:	f000 8124 	beq.w	8005772 <forward_conv2d_deep_3x3_sssa8_ch+0x286>
 800552a:	8b25      	ldrh	r5, [r4, #24]
 800552c:	6816      	ldr	r6, [r2, #0]
 800552e:	2d01      	cmp	r5, #1
 8005530:	f200 8102 	bhi.w	8005738 <forward_conv2d_deep_3x3_sssa8_ch+0x24c>
 8005534:	2500      	movs	r5, #0
 8005536:	2b03      	cmp	r3, #3
 8005538:	f000 8127 	beq.w	800578a <forward_conv2d_deep_3x3_sssa8_ch+0x29e>
 800553c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 811c 	beq.w	800577c <forward_conv2d_deep_3x3_sssa8_ch+0x290>
 8005544:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 8005546:	681f      	ldr	r7, [r3, #0]
 8005548:	9419      	str	r4, [sp, #100]	@ 0x64
 800554a:	9711      	str	r7, [sp, #68]	@ 0x44
 800554c:	2c00      	cmp	r4, #0
 800554e:	f000 810c 	beq.w	800576a <forward_conv2d_deep_3x3_sssa8_ch+0x27e>
 8005552:	685f      	ldr	r7, [r3, #4]
 8005554:	69ab      	ldr	r3, [r5, #24]
 8005556:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8005558:	68fd      	ldr	r5, [r7, #12]
 800555a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800555e:	f8d4 e018 	ldr.w	lr, [r4, #24]
 8005562:	68ec      	ldr	r4, [r5, #12]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	940d      	str	r4, [sp, #52]	@ 0x34
 8005568:	68ac      	ldr	r4, [r5, #8]
 800556a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800556c:	9410      	str	r4, [sp, #64]	@ 0x40
 800556e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005572:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8005576:	9315      	str	r3, [sp, #84]	@ 0x54
 8005578:	941a      	str	r4, [sp, #104]	@ 0x68
 800557a:	f8dc 4008 	ldr.w	r4, [ip, #8]
 800557e:	686b      	ldr	r3, [r5, #4]
 8005580:	9412      	str	r4, [sp, #72]	@ 0x48
 8005582:	f8bd 4054 	ldrh.w	r4, [sp, #84]	@ 0x54
 8005586:	f8de a008 	ldr.w	sl, [lr, #8]
 800558a:	ee08 4a10 	vmov	s16, r4
 800558e:	b29c      	uxth	r4, r3
 8005590:	940f      	str	r4, [sp, #60]	@ 0x3c
 8005592:	2a00      	cmp	r2, #0
 8005594:	f000 80d8 	beq.w	8005748 <forward_conv2d_deep_3x3_sssa8_ch+0x25c>
 8005598:	6892      	ldr	r2, [r2, #8]
 800559a:	2a00      	cmp	r2, #0
 800559c:	f000 80d4 	beq.w	8005748 <forward_conv2d_deep_3x3_sssa8_ch+0x25c>
 80055a0:	f8d2 8018 	ldr.w	r8, [r2, #24]
 80055a4:	f1b8 0f00 	cmp.w	r8, #0
 80055a8:	bf18      	it	ne
 80055aa:	4690      	movne	r8, r2
 80055ac:	680c      	ldr	r4, [r1, #0]
 80055ae:	683d      	ldr	r5, [r7, #0]
 80055b0:	6832      	ldr	r2, [r6, #0]
 80055b2:	2c00      	cmp	r4, #0
 80055b4:	f000 80c5 	beq.w	8005742 <forward_conv2d_deep_3x3_sssa8_ch+0x256>
 80055b8:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80055bc:	f1bc 0f00 	cmp.w	ip, #0
 80055c0:	f000 80bf 	beq.w	8005742 <forward_conv2d_deep_3x3_sssa8_ch+0x256>
 80055c4:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 80055c8:	f1b9 0f00 	cmp.w	r9, #0
 80055cc:	f000 80b9 	beq.w	8005742 <forward_conv2d_deep_3x3_sssa8_ch+0x256>
 80055d0:	f8dc c000 	ldr.w	ip, [ip]
 80055d4:	ed9c 0a00 	vldr	s0, [ip]
 80055d8:	2d00      	cmp	r5, #0
 80055da:	f000 80af 	beq.w	800573c <forward_conv2d_deep_3x3_sssa8_ch+0x250>
 80055de:	f8d5 c004 	ldr.w	ip, [r5, #4]
 80055e2:	f1bc 0f00 	cmp.w	ip, #0
 80055e6:	f000 80a9 	beq.w	800573c <forward_conv2d_deep_3x3_sssa8_ch+0x250>
 80055ea:	f8b5 9002 	ldrh.w	r9, [r5, #2]
 80055ee:	f1b9 0f00 	cmp.w	r9, #0
 80055f2:	f000 80a3 	beq.w	800573c <forward_conv2d_deep_3x3_sssa8_ch+0x250>
 80055f6:	f8dc c000 	ldr.w	ip, [ip]
 80055fa:	eddc 0a00 	vldr	s1, [ip]
 80055fe:	f8d1 c018 	ldr.w	ip, [r1, #24]
 8005602:	69b1      	ldr	r1, [r6, #24]
 8005604:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 8005608:	6889      	ldr	r1, [r1, #8]
 800560a:	9114      	str	r1, [sp, #80]	@ 0x50
 800560c:	69b9      	ldr	r1, [r7, #24]
 800560e:	f8dc 9008 	ldr.w	r9, [ip, #8]
 8005612:	6889      	ldr	r1, [r1, #8]
 8005614:	9013      	str	r0, [sp, #76]	@ 0x4c
 8005616:	910e      	str	r1, [sp, #56]	@ 0x38
 8005618:	b112      	cbz	r2, 8005620 <forward_conv2d_deep_3x3_sssa8_ch+0x134>
 800561a:	6852      	ldr	r2, [r2, #4]
 800561c:	b102      	cbz	r2, 8005620 <forward_conv2d_deep_3x3_sssa8_ch+0x134>
 800561e:	6812      	ldr	r2, [r2, #0]
 8005620:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005622:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005624:	fb00 f101 	mul.w	r1, r0, r1
 8005628:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800562a:	b29b      	uxth	r3, r3
 800562c:	fb03 0101 	mla	r1, r3, r1, r0
 8005630:	4589      	cmp	r9, r1
 8005632:	f080 8092 	bcs.w	800575a <forward_conv2d_deep_3x3_sssa8_ch+0x26e>
 8005636:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8005638:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800563a:	f8bd c054 	ldrh.w	ip, [sp, #84]	@ 0x54
 800563e:	fb01 f606 	mul.w	r6, r1, r6
 8005642:	fb0c 9606 	mla	r6, ip, r6, r9
 8005646:	42b0      	cmp	r0, r6
 8005648:	bf2c      	ite	cs
 800564a:	2600      	movcs	r6, #0
 800564c:	2601      	movcc	r6, #1
 800564e:	b144      	cbz	r4, 8005662 <forward_conv2d_deep_3x3_sssa8_ch+0x176>
 8005650:	6861      	ldr	r1, [r4, #4]
 8005652:	2900      	cmp	r1, #0
 8005654:	f000 8085 	beq.w	8005762 <forward_conv2d_deep_3x3_sssa8_ch+0x276>
 8005658:	8864      	ldrh	r4, [r4, #2]
 800565a:	b114      	cbz	r4, 8005662 <forward_conv2d_deep_3x3_sssa8_ch+0x176>
 800565c:	6849      	ldr	r1, [r1, #4]
 800565e:	f991 4000 	ldrsb.w	r4, [r1]
 8005662:	b13d      	cbz	r5, 8005674 <forward_conv2d_deep_3x3_sssa8_ch+0x188>
 8005664:	6869      	ldr	r1, [r5, #4]
 8005666:	2900      	cmp	r1, #0
 8005668:	d07d      	beq.n	8005766 <forward_conv2d_deep_3x3_sssa8_ch+0x27a>
 800566a:	886d      	ldrh	r5, [r5, #2]
 800566c:	b115      	cbz	r5, 8005674 <forward_conv2d_deep_3x3_sssa8_ch+0x188>
 800566e:	6849      	ldr	r1, [r1, #4]
 8005670:	f991 5000 	ldrsb.w	r5, [r1]
 8005674:	edcd 0a16 	vstr	s1, [sp, #88]	@ 0x58
 8005678:	e9de 0100 	ldrd	r0, r1, [lr]
 800567c:	e9cd 2317 	strd	r2, r3, [sp, #92]	@ 0x5c
 8005680:	ed8d 0a15 	vstr	s0, [sp, #84]	@ 0x54
 8005684:	f005 fe38 	bl	800b2f8 <ai_array_get_byte_size>
 8005688:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800568a:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800568c:	eddd 0a16 	vldr	s1, [sp, #88]	@ 0x58
 8005690:	ed9d 0a15 	vldr	s0, [sp, #84]	@ 0x54
 8005694:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005696:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 800569a:	4453      	add	r3, sl
 800569c:	4610      	mov	r0, r2
 800569e:	4652      	mov	r2, sl
 80056a0:	f002 fd46 	bl	8008130 <align_factor_ch>
 80056a4:	2e00      	cmp	r6, #0
 80056a6:	d15a      	bne.n	800575e <forward_conv2d_deep_3x3_sssa8_ch+0x272>
 80056a8:	2301      	movs	r3, #1
 80056aa:	f8bd 2068 	ldrh.w	r2, [sp, #104]	@ 0x68
 80056ae:	f8bd 6034 	ldrh.w	r6, [sp, #52]	@ 0x34
 80056b2:	930d      	str	r3, [sp, #52]	@ 0x34
 80056b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80056b6:	9215      	str	r2, [sp, #84]	@ 0x54
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80056be:	f005 fe1b 	bl	800b2f8 <ai_array_get_byte_size>
 80056c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056c4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80056c6:	f8bd 1048 	ldrh.w	r1, [sp, #72]	@ 0x48
 80056ca:	9403      	str	r4, [sp, #12]
 80056cc:	e9cd 6308 	strd	r6, r3, [sp, #32]
 80056d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056d2:	9306      	str	r3, [sp, #24]
 80056d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80056d6:	e9cd 5304 	strd	r5, r3, [sp, #16]
 80056da:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80056dc:	9302      	str	r3, [sp, #8]
 80056de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056e0:	9301      	str	r3, [sp, #4]
 80056e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	f8bd 3040 	ldrh.w	r3, [sp, #64]	@ 0x40
 80056ea:	9307      	str	r3, [sp, #28]
 80056ec:	e9cd 0a0a 	strd	r0, sl, [sp, #40]	@ 0x28
 80056f0:	ee18 3a10 	vmov	r3, s16
 80056f4:	4648      	mov	r0, r9
 80056f6:	f001 f9bb 	bl	8006a70 <forward_lite_conv2d_deep_3x3_sssa8_ch>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	0a1b      	lsrs	r3, r3, #8
 80056fe:	d03b      	beq.n	8005778 <forward_conv2d_deep_3x3_sssa8_ch+0x28c>
 8005700:	68f8      	ldr	r0, [r7, #12]
 8005702:	2201      	movs	r2, #1
 8005704:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8005708:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800570c:	4298      	cmp	r0, r3
 800570e:	fb01 f202 	mul.w	r2, r1, r2
 8005712:	d1f9      	bne.n	8005708 <forward_conv2d_deep_3x3_sssa8_ch+0x21c>
 8005714:	eddd 7a19 	vldr	s15, [sp, #100]	@ 0x64
 8005718:	ee17 ca90 	vmov	ip, s15
 800571c:	4643      	mov	r3, r8
 800571e:	4639      	mov	r1, r7
 8005720:	4658      	mov	r0, fp
 8005722:	b01d      	add	sp, #116	@ 0x74
 8005724:	ecbd 8b02 	vpop	{d8}
 8005728:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572c:	4760      	bx	ip
 800572e:	2300      	movs	r3, #0
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	deff      	udf	#255	@ 0xff
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	deff      	udf	#255	@ 0xff
 8005738:	6855      	ldr	r5, [r2, #4]
 800573a:	e6fc      	b.n	8005536 <forward_conv2d_deep_3x3_sssa8_ch+0x4a>
 800573c:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8005794 <forward_conv2d_deep_3x3_sssa8_ch+0x2a8>
 8005740:	e75d      	b.n	80055fe <forward_conv2d_deep_3x3_sssa8_ch+0x112>
 8005742:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8005794 <forward_conv2d_deep_3x3_sssa8_ch+0x2a8>
 8005746:	e747      	b.n	80055d8 <forward_conv2d_deep_3x3_sssa8_ch+0xec>
 8005748:	f8d0 8020 	ldr.w	r8, [r0, #32]
 800574c:	f1b8 0f00 	cmp.w	r8, #0
 8005750:	f43f af2c 	beq.w	80055ac <forward_conv2d_deep_3x3_sssa8_ch+0xc0>
 8005754:	f8d8 8008 	ldr.w	r8, [r8, #8]
 8005758:	e728      	b.n	80055ac <forward_conv2d_deep_3x3_sssa8_ch+0xc0>
 800575a:	2600      	movs	r6, #0
 800575c:	e777      	b.n	800564e <forward_conv2d_deep_3x3_sssa8_ch+0x162>
 800575e:	2203      	movs	r2, #3
 8005760:	e7a8      	b.n	80056b4 <forward_conv2d_deep_3x3_sssa8_ch+0x1c8>
 8005762:	460c      	mov	r4, r1
 8005764:	e77d      	b.n	8005662 <forward_conv2d_deep_3x3_sssa8_ch+0x176>
 8005766:	460d      	mov	r5, r1
 8005768:	e784      	b.n	8005674 <forward_conv2d_deep_3x3_sssa8_ch+0x188>
 800576a:	4b0b      	ldr	r3, [pc, #44]	@ (8005798 <forward_conv2d_deep_3x3_sssa8_ch+0x2ac>)
 800576c:	9319      	str	r3, [sp, #100]	@ 0x64
 800576e:	465f      	mov	r7, fp
 8005770:	e6f0      	b.n	8005554 <forward_conv2d_deep_3x3_sssa8_ch+0x68>
 8005772:	4616      	mov	r6, r2
 8005774:	4615      	mov	r5, r2
 8005776:	e6de      	b.n	8005536 <forward_conv2d_deep_3x3_sssa8_ch+0x4a>
 8005778:	2201      	movs	r2, #1
 800577a:	e7cb      	b.n	8005714 <forward_conv2d_deep_3x3_sssa8_ch+0x228>
 800577c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 800577e:	b93a      	cbnz	r2, 8005790 <forward_conv2d_deep_3x3_sssa8_ch+0x2a4>
 8005780:	6993      	ldr	r3, [r2, #24]
 8005782:	deff      	udf	#255	@ 0xff
 8005784:	2300      	movs	r3, #0
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	deff      	udf	#255	@ 0xff
 800578a:	2300      	movs	r3, #0
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	deff      	udf	#255	@ 0xff
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	deff      	udf	#255	@ 0xff
 8005794:	00000000 	.word	0x00000000
 8005798:	080054e9 	.word	0x080054e9

0800579c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool>:
 800579c:	6982      	ldr	r2, [r0, #24]
 800579e:	8813      	ldrh	r3, [r2, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8213 	beq.w	8005bcc <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x430>
 80057a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057aa:	ed2d 8b04 	vpush	{d8-d9}
 80057ae:	6852      	ldr	r2, [r2, #4]
 80057b0:	f8d2 8004 	ldr.w	r8, [r2, #4]
 80057b4:	b0c1      	sub	sp, #260	@ 0x104
 80057b6:	4681      	mov	r9, r0
 80057b8:	f1b8 0f00 	cmp.w	r8, #0
 80057bc:	d001      	beq.n	80057c2 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x26>
 80057be:	f8d8 8000 	ldr.w	r8, [r8]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	f000 824e 	beq.w	8005c64 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4c8>
 80057c8:	6911      	ldr	r1, [r2, #16]
 80057ca:	9112      	str	r1, [sp, #72]	@ 0x48
 80057cc:	b109      	cbz	r1, 80057d2 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x36>
 80057ce:	6809      	ldr	r1, [r1, #0]
 80057d0:	9112      	str	r1, [sp, #72]	@ 0x48
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	f000 81f7 	beq.w	8005bc6 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x42a>
 80057d8:	69d0      	ldr	r0, [r2, #28]
 80057da:	2800      	cmp	r0, #0
 80057dc:	f000 823d 	beq.w	8005c5a <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4be>
 80057e0:	8b11      	ldrh	r1, [r2, #24]
 80057e2:	6804      	ldr	r4, [r0, #0]
 80057e4:	940d      	str	r4, [sp, #52]	@ 0x34
 80057e6:	2901      	cmp	r1, #1
 80057e8:	f200 81f2 	bhi.w	8005bd0 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x434>
 80057ec:	2100      	movs	r1, #0
 80057ee:	9113      	str	r1, [sp, #76]	@ 0x4c
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	f000 823a 	beq.w	8005c6a <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4ce>
 80057f6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f000 8231 	beq.w	8005c60 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4c4>
 80057fe:	f8d9 2024 	ldr.w	r2, [r9, #36]	@ 0x24
 8005802:	6819      	ldr	r1, [r3, #0]
 8005804:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8005808:	922a      	str	r2, [sp, #168]	@ 0xa8
 800580a:	911e      	str	r1, [sp, #120]	@ 0x78
 800580c:	2a00      	cmp	r2, #0
 800580e:	f000 821d 	beq.w	8005c4c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4b0>
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	930e      	str	r3, [sp, #56]	@ 0x38
 8005816:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800581a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800581c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005820:	f8d9 103c 	ldr.w	r1, [r9, #60]	@ 0x3c
 8005824:	68d5      	ldr	r5, [r2, #12]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	6862      	ldr	r2, [r4, #4]
 800582a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800582c:	9211      	str	r2, [sp, #68]	@ 0x44
 800582e:	688b      	ldr	r3, [r1, #8]
 8005830:	680a      	ldr	r2, [r1, #0]
 8005832:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005834:	f8d9 6058 	ldr.w	r6, [r9, #88]	@ 0x58
 8005838:	68c9      	ldr	r1, [r1, #12]
 800583a:	f8d9 702c 	ldr.w	r7, [r9, #44]	@ 0x2c
 800583e:	6889      	ldr	r1, [r1, #8]
 8005840:	9116      	str	r1, [sp, #88]	@ 0x58
 8005842:	68e9      	ldr	r1, [r5, #12]
 8005844:	9114      	str	r1, [sp, #80]	@ 0x50
 8005846:	68a9      	ldr	r1, [r5, #8]
 8005848:	9121      	str	r1, [sp, #132]	@ 0x84
 800584a:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
 800584e:	912b      	str	r1, [sp, #172]	@ 0xac
 8005850:	f8d9 1044 	ldr.w	r1, [r9, #68]	@ 0x44
 8005854:	9122      	str	r1, [sp, #136]	@ 0x88
 8005856:	f8d9 104c 	ldr.w	r1, [r9, #76]	@ 0x4c
 800585a:	9123      	str	r1, [sp, #140]	@ 0x8c
 800585c:	f8d9 1050 	ldr.w	r1, [r9, #80]	@ 0x50
 8005860:	9110      	str	r1, [sp, #64]	@ 0x40
 8005862:	e9d6 4100 	ldrd	r4, r1, [r6]
 8005866:	9124      	str	r1, [sp, #144]	@ 0x90
 8005868:	f8bd 1044 	ldrh.w	r1, [sp, #68]	@ 0x44
 800586c:	ee09 1a10 	vmov	s18, r1
 8005870:	f8bd 103c 	ldrh.w	r1, [sp, #60]	@ 0x3c
 8005874:	ee08 1a10 	vmov	s16, r1
 8005878:	b291      	uxth	r1, r2
 800587a:	911b      	str	r1, [sp, #108]	@ 0x6c
 800587c:	2800      	cmp	r0, #0
 800587e:	f000 81da 	beq.w	8005c36 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x49a>
 8005882:	6880      	ldr	r0, [r0, #8]
 8005884:	2800      	cmp	r0, #0
 8005886:	f000 81d6 	beq.w	8005c36 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x49a>
 800588a:	6981      	ldr	r1, [r0, #24]
 800588c:	2900      	cmp	r1, #0
 800588e:	bf18      	it	ne
 8005890:	4601      	movne	r1, r0
 8005892:	9120      	str	r1, [sp, #128]	@ 0x80
 8005894:	b292      	uxth	r2, r2
 8005896:	fa12 f383 	uxtah	r3, r2, r3
 800589a:	442a      	add	r2, r5
 800589c:	9218      	str	r2, [sp, #96]	@ 0x60
 800589e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80058a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80058a2:	442b      	add	r3, r5
 80058a4:	1a9b      	subs	r3, r3, r2
 80058a6:	aa31      	add	r2, sp, #196	@ 0xc4
 80058a8:	b2bf      	uxth	r7, r7
 80058aa:	923e      	str	r2, [sp, #248]	@ 0xf8
 80058ac:	fbb3 f3f7 	udiv	r3, r3, r7
 80058b0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80058b4:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 80058b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80058b8:	f240 4501 	movw	r5, #1025	@ 0x401
 80058bc:	2300      	movs	r3, #0
 80058be:	e9cd 253a 	strd	r2, r5, [sp, #232]	@ 0xe8
 80058c2:	f240 4502 	movw	r5, #1026	@ 0x402
 80058c6:	698e      	ldr	r6, [r1, #24]
 80058c8:	69bf      	ldr	r7, [r7, #24]
 80058ca:	9339      	str	r3, [sp, #228]	@ 0xe4
 80058cc:	e9cd 332d 	strd	r3, r3, [sp, #180]	@ 0xb4
 80058d0:	e9cd 3331 	strd	r3, r3, [sp, #196]	@ 0xc4
 80058d4:	932f      	str	r3, [sp, #188]	@ 0xbc
 80058d6:	9333      	str	r3, [sp, #204]	@ 0xcc
 80058d8:	953d      	str	r5, [sp, #244]	@ 0xf4
 80058da:	f8da 5018 	ldr.w	r5, [sl, #24]
 80058de:	9330      	str	r3, [sp, #192]	@ 0xc0
 80058e0:	9334      	str	r3, [sp, #208]	@ 0xd0
 80058e2:	933f      	str	r3, [sp, #252]	@ 0xfc
 80058e4:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 80058e8:	9315      	str	r3, [sp, #84]	@ 0x54
 80058ea:	f10d 0cb4 	add.w	ip, sp, #180	@ 0xb4
 80058ee:	f8d9 305c 	ldr.w	r3, [r9, #92]	@ 0x5c
 80058f2:	931f      	str	r3, [sp, #124]	@ 0x7c
 80058f4:	f10d 0bd4 	add.w	fp, sp, #212	@ 0xd4
 80058f8:	a839      	add	r0, sp, #228	@ 0xe4
 80058fa:	f8cd c0f0 	str.w	ip, [sp, #240]	@ 0xf0
 80058fe:	971c      	str	r7, [sp, #112]	@ 0x70
 8005900:	f005 fd52 	bl	800b3a8 <core_tensor_clone>
 8005904:	4631      	mov	r1, r6
 8005906:	4658      	mov	r0, fp
 8005908:	f005 fd80 	bl	800b40c <core_array_clone>
 800590c:	f8cd b0fc 	str.w	fp, [sp, #252]	@ 0xfc
 8005910:	f8da 300c 	ldr.w	r3, [sl, #12]
 8005914:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	9317      	str	r3, [sp, #92]	@ 0x5c
 800591a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800591c:	f8d8 2000 	ldr.w	r2, [r8]
 8005920:	f8d3 e018 	ldr.w	lr, [r3, #24]
 8005924:	f8d1 b000 	ldr.w	fp, [r1]
 8005928:	f8de 3008 	ldr.w	r3, [lr, #8]
 800592c:	931d      	str	r3, [sp, #116]	@ 0x74
 800592e:	b224      	sxth	r4, r4
 8005930:	f8da 3000 	ldr.w	r3, [sl]
 8005934:	2a00      	cmp	r2, #0
 8005936:	f000 8165 	beq.w	8005c04 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x468>
 800593a:	6851      	ldr	r1, [r2, #4]
 800593c:	2900      	cmp	r1, #0
 800593e:	f000 8161 	beq.w	8005c04 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x468>
 8005942:	8850      	ldrh	r0, [r2, #2]
 8005944:	2800      	cmp	r0, #0
 8005946:	f000 815d 	beq.w	8005c04 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x468>
 800594a:	6809      	ldr	r1, [r1, #0]
 800594c:	ed91 0a00 	vldr	s0, [r1]
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 8154 	beq.w	8005bfe <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x462>
 8005956:	6859      	ldr	r1, [r3, #4]
 8005958:	2900      	cmp	r1, #0
 800595a:	f000 8150 	beq.w	8005bfe <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x462>
 800595e:	8858      	ldrh	r0, [r3, #2]
 8005960:	2800      	cmp	r0, #0
 8005962:	f000 814c 	beq.w	8005bfe <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x462>
 8005966:	6809      	ldr	r1, [r1, #0]
 8005968:	edd1 0a00 	vldr	s1, [r1]
 800596c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800596e:	f8d8 c018 	ldr.w	ip, [r8, #24]
 8005972:	6988      	ldr	r0, [r1, #24]
 8005974:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005976:	f8dc 7008 	ldr.w	r7, [ip, #8]
 800597a:	6989      	ldr	r1, [r1, #24]
 800597c:	6880      	ldr	r0, [r0, #8]
 800597e:	6889      	ldr	r1, [r1, #8]
 8005980:	9129      	str	r1, [sp, #164]	@ 0xa4
 8005982:	f899 1041 	ldrb.w	r1, [r9, #65]	@ 0x41
 8005986:	9719      	str	r7, [sp, #100]	@ 0x64
 8005988:	9028      	str	r0, [sp, #160]	@ 0xa0
 800598a:	9127      	str	r1, [sp, #156]	@ 0x9c
 800598c:	f1bb 0f00 	cmp.w	fp, #0
 8005990:	d006      	beq.n	80059a0 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x204>
 8005992:	f8db b004 	ldr.w	fp, [fp, #4]
 8005996:	f1bb 0f00 	cmp.w	fp, #0
 800599a:	d001      	beq.n	80059a0 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x204>
 800599c:	f8db b000 	ldr.w	fp, [fp]
 80059a0:	2a00      	cmp	r2, #0
 80059a2:	f000 8146 	beq.w	8005c32 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x496>
 80059a6:	6851      	ldr	r1, [r2, #4]
 80059a8:	2900      	cmp	r1, #0
 80059aa:	f000 814d 	beq.w	8005c48 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4ac>
 80059ae:	8852      	ldrh	r2, [r2, #2]
 80059b0:	2a00      	cmp	r2, #0
 80059b2:	f000 813e 	beq.w	8005c32 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x496>
 80059b6:	684a      	ldr	r2, [r1, #4]
 80059b8:	f992 2000 	ldrsb.w	r2, [r2]
 80059bc:	9225      	str	r2, [sp, #148]	@ 0x94
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 8135 	beq.w	8005c2e <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x492>
 80059c4:	685a      	ldr	r2, [r3, #4]
 80059c6:	2a00      	cmp	r2, #0
 80059c8:	f000 8145 	beq.w	8005c56 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4ba>
 80059cc:	885b      	ldrh	r3, [r3, #2]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 812d 	beq.w	8005c2e <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x492>
 80059d4:	6853      	ldr	r3, [r2, #4]
 80059d6:	f993 3000 	ldrsb.w	r3, [r3]
 80059da:	9326      	str	r3, [sp, #152]	@ 0x98
 80059dc:	e9de 0100 	ldrd	r0, r1, [lr]
 80059e0:	f8bd 803c 	ldrh.w	r8, [sp, #60]	@ 0x3c
 80059e4:	edcd 0a13 	vstr	s1, [sp, #76]	@ 0x4c
 80059e8:	ed8d 0a0d 	vstr	s0, [sp, #52]	@ 0x34
 80059ec:	f005 fc84 	bl	800b2f8 <ai_array_get_byte_size>
 80059f0:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80059f2:	eddd 0a13 	vldr	s1, [sp, #76]	@ 0x4c
 80059f6:	ed9d 0a0d 	vldr	s0, [sp, #52]	@ 0x34
 80059fa:	eba0 0048 	sub.w	r0, r0, r8, lsl #1
 80059fe:	4613      	mov	r3, r2
 8005a00:	4403      	add	r3, r0
 8005a02:	ee18 1a10 	vmov	r1, s16
 8005a06:	4658      	mov	r0, fp
 8005a08:	f002 fb92 	bl	8008130 <align_factor_ch>
 8005a0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f000 80e9 	beq.w	8005be6 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x44a>
 8005a14:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005a16:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 8005a1a:	940f      	str	r4, [sp, #60]	@ 0x3c
 8005a1c:	fb02 f108 	mul.w	r1, r2, r8
 8005a20:	911a      	str	r1, [sp, #104]	@ 0x68
 8005a22:	992b      	ldr	r1, [sp, #172]	@ 0xac
 8005a24:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 8005a28:	fb01 f303 	mul.w	r3, r1, r3
 8005a2c:	932b      	str	r3, [sp, #172]	@ 0xac
 8005a2e:	b28b      	uxth	r3, r1
 8005a30:	ee08 3a90 	vmov	s17, r3
 8005a34:	b293      	uxth	r3, r2
 8005a36:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005a38:	f04f 0b00 	mov.w	fp, #0
 8005a3c:	f9bd 3054 	ldrsh.w	r3, [sp, #84]	@ 0x54
 8005a40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005a42:	f8cd b044 	str.w	fp, [sp, #68]	@ 0x44
 8005a46:	e07a      	b.n	8005b3e <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x3a2>
 8005a48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	da18      	bge.n	8005a80 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2e4>
 8005a4e:	e9d6 1202 	ldrd	r1, r2, [r6, #8]
 8005a52:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8005a54:	fb03 1314 	mls	r3, r3, r4, r1
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	bf84      	itt	hi
 8005a5c:	6870      	ldrhi	r0, [r6, #4]
 8005a5e:	181b      	addhi	r3, r3, r0
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d203      	bcs.n	8005a6c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2d0>
 8005a64:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8005a66:	42a0      	cmp	r0, r4
 8005a68:	f040 80cf 	bne.w	8005c0a <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x46e>
 8005a6c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005a6e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005a70:	b2a4      	uxth	r4, r4
 8005a72:	4413      	add	r3, r2
 8005a74:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005a76:	1b1b      	subs	r3, r3, r4
 8005a78:	b21b      	sxth	r3, r3
 8005a7a:	4414      	add	r4, r2
 8005a7c:	9311      	str	r3, [sp, #68]	@ 0x44
 8005a7e:	b224      	sxth	r4, r4
 8005a80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a82:	42a3      	cmp	r3, r4
 8005a84:	dc33      	bgt.n	8005aee <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x352>
 8005a86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005a88:	9308      	str	r3, [sp, #32]
 8005a8a:	f8bd 3040 	ldrh.w	r3, [sp, #64]	@ 0x40
 8005a8e:	9305      	str	r3, [sp, #20]
 8005a90:	1ae4      	subs	r4, r4, r3
 8005a92:	f8bd 303c 	ldrh.w	r3, [sp, #60]	@ 0x3c
 8005a96:	9303      	str	r3, [sp, #12]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f8bd 3084 	ldrh.w	r3, [sp, #132]	@ 0x84
 8005a9e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005aa0:	9207      	str	r2, [sp, #28]
 8005aa2:	9306      	str	r3, [sp, #24]
 8005aa4:	4493      	add	fp, r2
 8005aa6:	f8bd 308c 	ldrh.w	r3, [sp, #140]	@ 0x8c
 8005aaa:	f8bd 2054 	ldrh.w	r2, [sp, #84]	@ 0x54
 8005aae:	9304      	str	r3, [sp, #16]
 8005ab0:	f8bd 3090 	ldrh.w	r3, [sp, #144]	@ 0x90
 8005ab4:	9201      	str	r2, [sp, #4]
 8005ab6:	9302      	str	r3, [sp, #8]
 8005ab8:	1a52      	subs	r2, r2, r1
 8005aba:	f8bd 3088 	ldrh.w	r3, [sp, #136]	@ 0x88
 8005abe:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	b292      	uxth	r2, r2
 8005ac4:	ee18 3a10 	vmov	r3, s16
 8005ac8:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8005aca:	a839      	add	r0, sp, #228	@ 0xe4
 8005acc:	47b8      	blx	r7
 8005ace:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005ad0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	688b      	ldr	r3, [r1, #8]
 8005ad8:	4413      	add	r3, r2
 8005ada:	608b      	str	r3, [r1, #8]
 8005adc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005ade:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	@ 0x40
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005ae8:	b21b      	sxth	r3, r3
 8005aea:	b224      	sxth	r4, r4
 8005aec:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005aee:	f8da 3014 	ldr.w	r3, [sl, #20]
 8005af2:	68aa      	ldr	r2, [r5, #8]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	60ab      	str	r3, [r5, #8]
 8005afa:	f8d9 2024 	ldr.w	r2, [r9, #36]	@ 0x24
 8005afe:	b132      	cbz	r2, 8005b0e <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x372>
 8005b00:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	68b3      	ldr	r3, [r6, #8]
 8005b08:	4413      	add	r3, r2
 8005b0a:	60b3      	str	r3, [r6, #8]
 8005b0c:	68ab      	ldr	r3, [r5, #8]
 8005b0e:	68ea      	ldr	r2, [r5, #12]
 8005b10:	930e      	str	r3, [sp, #56]	@ 0x38
 8005b12:	4650      	mov	r0, sl
 8005b14:	920d      	str	r2, [sp, #52]	@ 0x34
 8005b16:	f005 fc2f 	bl	800b378 <get_tensor_byte_size>
 8005b1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b1e:	4410      	add	r0, r2
 8005b20:	4283      	cmp	r3, r0
 8005b22:	d306      	bcc.n	8005b32 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x396>
 8005b24:	68eb      	ldr	r3, [r5, #12]
 8005b26:	60ab      	str	r3, [r5, #8]
 8005b28:	f8d9 3024 	ldr.w	r3, [r9, #36]	@ 0x24
 8005b2c:	b10b      	cbz	r3, 8005b32 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x396>
 8005b2e:	68f3      	ldr	r3, [r6, #12]
 8005b30:	60b3      	str	r3, [r6, #8]
 8005b32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b34:	3b01      	subs	r3, #1
 8005b36:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b3a:	459b      	cmp	fp, r3
 8005b3c:	d253      	bcs.n	8005be6 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x44a>
 8005b3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b40:	3301      	adds	r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	dd80      	ble.n	8005a48 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2ac>
 8005b46:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005b48:	68aa      	ldr	r2, [r5, #8]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	920d      	str	r2, [sp, #52]	@ 0x34
 8005b4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b52:	f005 fbd1 	bl	800b2f8 <ai_array_get_byte_size>
 8005b56:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005b58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8005b60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005b62:	9307      	str	r3, [sp, #28]
 8005b64:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8005b66:	9305      	str	r3, [sp, #20]
 8005b68:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005b6a:	9304      	str	r3, [sp, #16]
 8005b6c:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005b6e:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 8005b70:	9303      	str	r3, [sp, #12]
 8005b72:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8005b74:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b76:	9302      	str	r3, [sp, #8]
 8005b78:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8005b7a:	900a      	str	r0, [sp, #40]	@ 0x28
 8005b7c:	9206      	str	r2, [sp, #24]
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	ee18 1a90 	vmov	r1, s17
 8005b84:	ee19 3a10 	vmov	r3, s18
 8005b88:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005b8a:	ed8d 8a01 	vstr	s16, [sp, #4]
 8005b8e:	b2ba      	uxth	r2, r7
 8005b90:	f000 ff6e 	bl	8006a70 <forward_lite_conv2d_deep_3x3_sssa8_ch>
 8005b94:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d021      	beq.n	8005bde <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x442>
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	429f      	cmp	r7, r3
 8005b9e:	463a      	mov	r2, r7
 8005ba0:	bf28      	it	cs
 8005ba2:	461a      	movcs	r2, r3
 8005ba4:	9318      	str	r3, [sp, #96]	@ 0x60
 8005ba6:	9216      	str	r2, [sp, #88]	@ 0x58
 8005ba8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8005baa:	b9a3      	cbnz	r3, 8005bd6 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x43a>
 8005bac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005bae:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8005bb0:	4413      	add	r3, r2
 8005bb2:	9319      	str	r3, [sp, #100]	@ 0x64
 8005bb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bb6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005bb8:	9f2a      	ldr	r7, [sp, #168]	@ 0xa8
 8005bba:	4651      	mov	r1, sl
 8005bbc:	4640      	mov	r0, r8
 8005bbe:	3401      	adds	r4, #1
 8005bc0:	47b8      	blx	r7
 8005bc2:	b224      	sxth	r4, r4
 8005bc4:	e75c      	b.n	8005a80 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2e4>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	deff      	udf	#255	@ 0xff
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	deff      	udf	#255	@ 0xff
 8005bd0:	6841      	ldr	r1, [r0, #4]
 8005bd2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005bd4:	e60c      	b.n	80057f0 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x54>
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005bdc:	e7ea      	b.n	8005bb4 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x418>
 8005bde:	2300      	movs	r3, #0
 8005be0:	9316      	str	r3, [sp, #88]	@ 0x58
 8005be2:	9318      	str	r3, [sp, #96]	@ 0x60
 8005be4:	e7e0      	b.n	8005ba8 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x40c>
 8005be6:	68eb      	ldr	r3, [r5, #12]
 8005be8:	60ab      	str	r3, [r5, #8]
 8005bea:	68f3      	ldr	r3, [r6, #12]
 8005bec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005bee:	60b3      	str	r3, [r6, #8]
 8005bf0:	68d3      	ldr	r3, [r2, #12]
 8005bf2:	6093      	str	r3, [r2, #8]
 8005bf4:	b041      	add	sp, #260	@ 0x104
 8005bf6:	ecbd 8b04 	vpop	{d8-d9}
 8005bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bfe:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8005c70 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4d4>
 8005c02:	e6b3      	b.n	800596c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x1d0>
 8005c04:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8005c70 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4d4>
 8005c08:	e6a2      	b.n	8005950 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x1b4>
 8005c0a:	6870      	ldr	r0, [r6, #4]
 8005c0c:	4402      	add	r2, r0
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	f4bf af2c 	bcs.w	8005a6c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2d0>
 8005c14:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8005c16:	3901      	subs	r1, #1
 8005c18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c1c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005c20:	68f2      	ldr	r2, [r6, #12]
 8005c22:	6870      	ldr	r0, [r6, #4]
 8005c24:	4402      	add	r2, r0
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d3f6      	bcc.n	8005c18 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x47c>
 8005c2a:	970c      	str	r7, [sp, #48]	@ 0x30
 8005c2c:	e71e      	b.n	8005a6c <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x2d0>
 8005c2e:	9326      	str	r3, [sp, #152]	@ 0x98
 8005c30:	e6d4      	b.n	80059dc <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x240>
 8005c32:	9225      	str	r2, [sp, #148]	@ 0x94
 8005c34:	e6c3      	b.n	80059be <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x222>
 8005c36:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8005c3a:	9120      	str	r1, [sp, #128]	@ 0x80
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	f43f ae29 	beq.w	8005894 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0xf8>
 8005c42:	6889      	ldr	r1, [r1, #8]
 8005c44:	9120      	str	r1, [sp, #128]	@ 0x80
 8005c46:	e625      	b.n	8005894 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0xf8>
 8005c48:	9125      	str	r1, [sp, #148]	@ 0x94
 8005c4a:	e6b8      	b.n	80059be <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x222>
 8005c4c:	4b09      	ldr	r3, [pc, #36]	@ (8005c74 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x4d8>)
 8005c4e:	932a      	str	r3, [sp, #168]	@ 0xa8
 8005c50:	f8cd a038 	str.w	sl, [sp, #56]	@ 0x38
 8005c54:	e5df      	b.n	8005816 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x7a>
 8005c56:	9226      	str	r2, [sp, #152]	@ 0x98
 8005c58:	e6c0      	b.n	80059dc <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x240>
 8005c5a:	900d      	str	r0, [sp, #52]	@ 0x34
 8005c5c:	9013      	str	r0, [sp, #76]	@ 0x4c
 8005c5e:	e5c7      	b.n	80057f0 <forward_conv2d_deep_3x3_sssa8_ch_nl_pool+0x54>
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	deff      	udf	#255	@ 0xff
 8005c64:	2300      	movs	r3, #0
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	deff      	udf	#255	@ 0xff
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	deff      	udf	#255	@ 0xff
 8005c70:	00000000 	.word	0x00000000
 8005c74:	080054e9 	.word	0x080054e9

08005c78 <forward_conv2d_sssa8_ch_nl_pool>:
 8005c78:	6982      	ldr	r2, [r0, #24]
 8005c7a:	8813      	ldrh	r3, [r2, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 8240 	beq.w	8006102 <forward_conv2d_sssa8_ch_nl_pool+0x48a>
 8005c82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c86:	ed2d 8b04 	vpush	{d8-d9}
 8005c8a:	6852      	ldr	r2, [r2, #4]
 8005c8c:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8005c90:	b0cf      	sub	sp, #316	@ 0x13c
 8005c92:	4681      	mov	r9, r0
 8005c94:	f1ba 0f00 	cmp.w	sl, #0
 8005c98:	d001      	beq.n	8005c9e <forward_conv2d_sssa8_ch_nl_pool+0x26>
 8005c9a:	f8da a000 	ldr.w	sl, [sl]
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	f000 8286 	beq.w	80061b0 <forward_conv2d_sssa8_ch_nl_pool+0x538>
 8005ca4:	6911      	ldr	r1, [r2, #16]
 8005ca6:	911b      	str	r1, [sp, #108]	@ 0x6c
 8005ca8:	b109      	cbz	r1, 8005cae <forward_conv2d_sssa8_ch_nl_pool+0x36>
 8005caa:	6809      	ldr	r1, [r1, #0]
 8005cac:	911b      	str	r1, [sp, #108]	@ 0x6c
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	f000 8224 	beq.w	80060fc <forward_conv2d_sssa8_ch_nl_pool+0x484>
 8005cb4:	69d1      	ldr	r1, [r2, #28]
 8005cb6:	2900      	cmp	r1, #0
 8005cb8:	f000 8275 	beq.w	80061a6 <forward_conv2d_sssa8_ch_nl_pool+0x52e>
 8005cbc:	8b10      	ldrh	r0, [r2, #24]
 8005cbe:	680c      	ldr	r4, [r1, #0]
 8005cc0:	9415      	str	r4, [sp, #84]	@ 0x54
 8005cc2:	2801      	cmp	r0, #1
 8005cc4:	f200 821f 	bhi.w	8006106 <forward_conv2d_sssa8_ch_nl_pool+0x48e>
 8005cc8:	2000      	movs	r0, #0
 8005cca:	9018      	str	r0, [sp, #96]	@ 0x60
 8005ccc:	2b03      	cmp	r3, #3
 8005cce:	f000 8272 	beq.w	80061b6 <forward_conv2d_sssa8_ch_nl_pool+0x53e>
 8005cd2:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f000 8269 	beq.w	80061ac <forward_conv2d_sssa8_ch_nl_pool+0x534>
 8005cda:	f8d9 2024 	ldr.w	r2, [r9, #36]	@ 0x24
 8005cde:	6818      	ldr	r0, [r3, #0]
 8005ce0:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8005ce4:	922e      	str	r2, [sp, #184]	@ 0xb8
 8005ce6:	9026      	str	r0, [sp, #152]	@ 0x98
 8005ce8:	2a00      	cmp	r2, #0
 8005cea:	f000 8256 	beq.w	800619a <forward_conv2d_sssa8_ch_nl_pool+0x522>
 8005cee:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8005cf2:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8005cf4:	f8da 500c 	ldr.w	r5, [sl, #12]
 8005cf8:	68c4      	ldr	r4, [r0, #12]
 8005cfa:	9815      	ldr	r0, [sp, #84]	@ 0x54
 8005cfc:	68e6      	ldr	r6, [r4, #12]
 8005cfe:	68a4      	ldr	r4, [r4, #8]
 8005d00:	68c7      	ldr	r7, [r0, #12]
 8005d02:	9434      	str	r4, [sp, #208]	@ 0xd0
 8005d04:	6868      	ldr	r0, [r5, #4]
 8005d06:	f8d9 303c 	ldr.w	r3, [r9, #60]	@ 0x3c
 8005d0a:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8005d0e:	f8d9 c058 	ldr.w	ip, [r9, #88]	@ 0x58
 8005d12:	6852      	ldr	r2, [r2, #4]
 8005d14:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005d16:	e9d5 5402 	ldrd	r5, r4, [r5, #8]
 8005d1a:	9538      	str	r5, [sp, #224]	@ 0xe0
 8005d1c:	f8b9 5028 	ldrh.w	r5, [r9, #40]	@ 0x28
 8005d20:	952f      	str	r5, [sp, #188]	@ 0xbc
 8005d22:	889d      	ldrh	r5, [r3, #4]
 8005d24:	9531      	str	r5, [sp, #196]	@ 0xc4
 8005d26:	68bd      	ldr	r5, [r7, #8]
 8005d28:	9524      	str	r5, [sp, #144]	@ 0x90
 8005d2a:	687d      	ldr	r5, [r7, #4]
 8005d2c:	9532      	str	r5, [sp, #200]	@ 0xc8
 8005d2e:	f8d9 5044 	ldr.w	r5, [r9, #68]	@ 0x44
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	901a      	str	r0, [sp, #104]	@ 0x68
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f8d9 002c 	ldr.w	r0, [r9, #44]	@ 0x2c
 8005d3c:	9620      	str	r6, [sp, #128]	@ 0x80
 8005d3e:	9535      	str	r5, [sp, #212]	@ 0xd4
 8005d40:	f8d9 504c 	ldr.w	r5, [r9, #76]	@ 0x4c
 8005d44:	9536      	str	r5, [sp, #216]	@ 0xd8
 8005d46:	f8d9 5050 	ldr.w	r5, [r9, #80]	@ 0x50
 8005d4a:	9519      	str	r5, [sp, #100]	@ 0x64
 8005d4c:	f8dc 5000 	ldr.w	r5, [ip]
 8005d50:	9527      	str	r5, [sp, #156]	@ 0x9c
 8005d52:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8005d56:	9537      	str	r5, [sp, #220]	@ 0xdc
 8005d58:	f8bd 5068 	ldrh.w	r5, [sp, #104]	@ 0x68
 8005d5c:	ee09 5a90 	vmov	s19, r5
 8005d60:	f8bd 505c 	ldrh.w	r5, [sp, #92]	@ 0x5c
 8005d64:	951e      	str	r5, [sp, #120]	@ 0x78
 8005d66:	b285      	uxth	r5, r0
 8005d68:	9530      	str	r5, [sp, #192]	@ 0xc0
 8005d6a:	b295      	uxth	r5, r2
 8005d6c:	9516      	str	r5, [sp, #88]	@ 0x58
 8005d6e:	2900      	cmp	r1, #0
 8005d70:	f000 8206 	beq.w	8006180 <forward_conv2d_sssa8_ch_nl_pool+0x508>
 8005d74:	6889      	ldr	r1, [r1, #8]
 8005d76:	2900      	cmp	r1, #0
 8005d78:	f000 8202 	beq.w	8006180 <forward_conv2d_sssa8_ch_nl_pool+0x508>
 8005d7c:	698d      	ldr	r5, [r1, #24]
 8005d7e:	2d00      	cmp	r5, #0
 8005d80:	bf08      	it	eq
 8005d82:	4629      	moveq	r1, r5
 8005d84:	ee08 1a90 	vmov	s17, r1
 8005d88:	b292      	uxth	r2, r2
 8005d8a:	9924      	ldr	r1, [sp, #144]	@ 0x90
 8005d8c:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 8005d8e:	f8db 6018 	ldr.w	r6, [fp, #24]
 8005d92:	69bf      	ldr	r7, [r7, #24]
 8005d94:	9728      	str	r7, [sp, #160]	@ 0xa0
 8005d96:	fa12 f383 	uxtah	r3, r2, r3
 8005d9a:	4422      	add	r2, r4
 8005d9c:	4423      	add	r3, r4
 8005d9e:	921d      	str	r2, [sp, #116]	@ 0x74
 8005da0:	b282      	uxth	r2, r0
 8005da2:	9223      	str	r2, [sp, #140]	@ 0x8c
 8005da4:	1a5b      	subs	r3, r3, r1
 8005da6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005daa:	aa3f      	add	r2, sp, #252	@ 0xfc
 8005dac:	924c      	str	r2, [sp, #304]	@ 0x130
 8005dae:	f240 4501 	movw	r5, #1025	@ 0x401
 8005db2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005db6:	e9cd 2548 	strd	r2, r5, [sp, #288]	@ 0x120
 8005dba:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005dbc:	f240 4502 	movw	r5, #1026	@ 0x402
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	e9cd 333b 	strd	r3, r3, [sp, #236]	@ 0xec
 8005dc6:	e9cd 333f 	strd	r3, r3, [sp, #252]	@ 0xfc
 8005dca:	9347      	str	r3, [sp, #284]	@ 0x11c
 8005dcc:	933d      	str	r3, [sp, #244]	@ 0xf4
 8005dce:	9341      	str	r3, [sp, #260]	@ 0x104
 8005dd0:	954b      	str	r5, [sp, #300]	@ 0x12c
 8005dd2:	f8d8 5018 	ldr.w	r5, [r8, #24]
 8005dd6:	933e      	str	r3, [sp, #248]	@ 0xf8
 8005dd8:	9342      	str	r3, [sp, #264]	@ 0x108
 8005dda:	934d      	str	r3, [sp, #308]	@ 0x134
 8005ddc:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 8005de0:	9322      	str	r3, [sp, #136]	@ 0x88
 8005de2:	f10d 0cec 	add.w	ip, sp, #236	@ 0xec
 8005de6:	f8d9 305c 	ldr.w	r3, [r9, #92]	@ 0x5c
 8005dea:	9333      	str	r3, [sp, #204]	@ 0xcc
 8005dec:	ac43      	add	r4, sp, #268	@ 0x10c
 8005dee:	4659      	mov	r1, fp
 8005df0:	a847      	add	r0, sp, #284	@ 0x11c
 8005df2:	f8cd c128 	str.w	ip, [sp, #296]	@ 0x128
 8005df6:	f005 fad7 	bl	800b3a8 <core_tensor_clone>
 8005dfa:	4631      	mov	r1, r6
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	f005 fb05 	bl	800b40c <core_array_clone>
 8005e02:	944d      	str	r4, [sp, #308]	@ 0x134
 8005e04:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005e08:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	931f      	str	r3, [sp, #124]	@ 0x7c
 8005e0e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005e10:	f8da 2000 	ldr.w	r2, [sl]
 8005e14:	f8d3 e018 	ldr.w	lr, [r3, #24]
 8005e18:	6809      	ldr	r1, [r1, #0]
 8005e1a:	f8de 3008 	ldr.w	r3, [lr, #8]
 8005e1e:	9325      	str	r3, [sp, #148]	@ 0x94
 8005e20:	f9bd 409c 	ldrsh.w	r4, [sp, #156]	@ 0x9c
 8005e24:	f8d8 3000 	ldr.w	r3, [r8]
 8005e28:	9114      	str	r1, [sp, #80]	@ 0x50
 8005e2a:	2a00      	cmp	r2, #0
 8005e2c:	f000 8190 	beq.w	8006150 <forward_conv2d_sssa8_ch_nl_pool+0x4d8>
 8005e30:	6851      	ldr	r1, [r2, #4]
 8005e32:	2900      	cmp	r1, #0
 8005e34:	f000 818c 	beq.w	8006150 <forward_conv2d_sssa8_ch_nl_pool+0x4d8>
 8005e38:	8850      	ldrh	r0, [r2, #2]
 8005e3a:	2800      	cmp	r0, #0
 8005e3c:	f000 8188 	beq.w	8006150 <forward_conv2d_sssa8_ch_nl_pool+0x4d8>
 8005e40:	6809      	ldr	r1, [r1, #0]
 8005e42:	ed91 0a00 	vldr	s0, [r1]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 817f 	beq.w	800614a <forward_conv2d_sssa8_ch_nl_pool+0x4d2>
 8005e4c:	6859      	ldr	r1, [r3, #4]
 8005e4e:	2900      	cmp	r1, #0
 8005e50:	f000 817b 	beq.w	800614a <forward_conv2d_sssa8_ch_nl_pool+0x4d2>
 8005e54:	8858      	ldrh	r0, [r3, #2]
 8005e56:	2800      	cmp	r0, #0
 8005e58:	f000 8177 	beq.w	800614a <forward_conv2d_sssa8_ch_nl_pool+0x4d2>
 8005e5c:	6809      	ldr	r1, [r1, #0]
 8005e5e:	edd1 0a00 	vldr	s1, [r1]
 8005e62:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8005e64:	f8da c018 	ldr.w	ip, [sl, #24]
 8005e68:	6988      	ldr	r0, [r1, #24]
 8005e6a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8005e6c:	f8dc 7008 	ldr.w	r7, [ip, #8]
 8005e70:	6989      	ldr	r1, [r1, #24]
 8005e72:	6880      	ldr	r0, [r0, #8]
 8005e74:	6889      	ldr	r1, [r1, #8]
 8005e76:	912d      	str	r1, [sp, #180]	@ 0xb4
 8005e78:	f899 1041 	ldrb.w	r1, [r9, #65]	@ 0x41
 8005e7c:	912b      	str	r1, [sp, #172]	@ 0xac
 8005e7e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8005e80:	9718      	str	r7, [sp, #96]	@ 0x60
 8005e82:	902c      	str	r0, [sp, #176]	@ 0xb0
 8005e84:	b121      	cbz	r1, 8005e90 <forward_conv2d_sssa8_ch_nl_pool+0x218>
 8005e86:	6849      	ldr	r1, [r1, #4]
 8005e88:	9114      	str	r1, [sp, #80]	@ 0x50
 8005e8a:	b109      	cbz	r1, 8005e90 <forward_conv2d_sssa8_ch_nl_pool+0x218>
 8005e8c:	6809      	ldr	r1, [r1, #0]
 8005e8e:	9114      	str	r1, [sp, #80]	@ 0x50
 8005e90:	2a00      	cmp	r2, #0
 8005e92:	f000 8173 	beq.w	800617c <forward_conv2d_sssa8_ch_nl_pool+0x504>
 8005e96:	6851      	ldr	r1, [r2, #4]
 8005e98:	2900      	cmp	r1, #0
 8005e9a:	f000 817c 	beq.w	8006196 <forward_conv2d_sssa8_ch_nl_pool+0x51e>
 8005e9e:	8852      	ldrh	r2, [r2, #2]
 8005ea0:	2a00      	cmp	r2, #0
 8005ea2:	f000 816b 	beq.w	800617c <forward_conv2d_sssa8_ch_nl_pool+0x504>
 8005ea6:	684a      	ldr	r2, [r1, #4]
 8005ea8:	f992 2000 	ldrsb.w	r2, [r2]
 8005eac:	9229      	str	r2, [sp, #164]	@ 0xa4
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 8162 	beq.w	8006178 <forward_conv2d_sssa8_ch_nl_pool+0x500>
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	f000 8173 	beq.w	80061a2 <forward_conv2d_sssa8_ch_nl_pool+0x52a>
 8005ebc:	885b      	ldrh	r3, [r3, #2]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f000 815a 	beq.w	8006178 <forward_conv2d_sssa8_ch_nl_pool+0x500>
 8005ec4:	6853      	ldr	r3, [r2, #4]
 8005ec6:	f993 3000 	ldrsb.w	r3, [r3]
 8005eca:	932a      	str	r3, [sp, #168]	@ 0xa8
 8005ecc:	e9de 0100 	ldrd	r0, r1, [lr]
 8005ed0:	f8bd a05c 	ldrh.w	sl, [sp, #92]	@ 0x5c
 8005ed4:	edcd 0a1c 	vstr	s1, [sp, #112]	@ 0x70
 8005ed8:	ed8d 0a15 	vstr	s0, [sp, #84]	@ 0x54
 8005edc:	f005 fa0c 	bl	800b2f8 <ai_array_get_byte_size>
 8005ee0:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8005ee2:	eddd 0a1c 	vldr	s1, [sp, #112]	@ 0x70
 8005ee6:	ed9d 0a15 	vldr	s0, [sp, #84]	@ 0x54
 8005eea:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8005eec:	eba0 004a 	sub.w	r0, r0, sl, lsl #1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	4403      	add	r3, r0
 8005ef4:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8005ef6:	f002 f91b 	bl	8008130 <align_factor_ch>
 8005efa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 8118 	beq.w	8006132 <forward_conv2d_sssa8_ch_nl_pool+0x4ba>
 8005f02:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8005f04:	f8bd 3068 	ldrh.w	r3, [sp, #104]	@ 0x68
 8005f08:	9417      	str	r4, [sp, #92]	@ 0x5c
 8005f0a:	fb02 f10a 	mul.w	r1, r2, sl
 8005f0e:	b292      	uxth	r2, r2
 8005f10:	ee08 1a10 	vmov	s16, r1
 8005f14:	9221      	str	r2, [sp, #132]	@ 0x84
 8005f16:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 8005f18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8005f1a:	fb01 f202 	mul.w	r2, r1, r2
 8005f1e:	fb03 f202 	mul.w	r2, r3, r2
 8005f22:	fb01 f303 	mul.w	r3, r1, r3
 8005f26:	9339      	str	r3, [sp, #228]	@ 0xe4
 8005f28:	b28b      	uxth	r3, r1
 8005f2a:	ee09 3a10 	vmov	s18, r3
 8005f2e:	f9bd 3088 	ldrsh.w	r3, [sp, #136]	@ 0x88
 8005f32:	931c      	str	r3, [sp, #112]	@ 0x70
 8005f34:	f04f 0a00 	mov.w	sl, #0
 8005f38:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f3a:	9238      	str	r2, [sp, #224]	@ 0xe0
 8005f3c:	931f      	str	r3, [sp, #124]	@ 0x7c
 8005f3e:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 8005f42:	e0b9      	b.n	80060b8 <forward_conv2d_sssa8_ch_nl_pool+0x440>
 8005f44:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8005f46:	68aa      	ldr	r2, [r5, #8]
 8005f48:	9214      	str	r2, [sp, #80]	@ 0x50
 8005f4a:	429c      	cmp	r4, r3
 8005f4c:	bf06      	itte	eq
 8005f4e:	faba f38a 	clzeq	r3, sl
 8005f52:	095b      	lsreq	r3, r3, #5
 8005f54:	2300      	movne	r3, #0
 8005f56:	9315      	str	r3, [sp, #84]	@ 0x54
 8005f58:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8005f5a:	6998      	ldr	r0, [r3, #24]
 8005f5c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8005f60:	f005 f9ca 	bl	800b2f8 <ai_array_get_byte_size>
 8005f64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f66:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f6c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005f6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f70:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8005f72:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f74:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8005f76:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f78:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8005f7a:	9308      	str	r3, [sp, #32]
 8005f7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f7e:	9307      	str	r3, [sp, #28]
 8005f80:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8005f82:	9306      	str	r3, [sp, #24]
 8005f84:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8005f86:	9305      	str	r3, [sp, #20]
 8005f88:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005f8e:	9301      	str	r3, [sp, #4]
 8005f90:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8005f96:	9311      	str	r3, [sp, #68]	@ 0x44
 8005f98:	2301      	movs	r3, #1
 8005f9a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005f9c:	930e      	str	r3, [sp, #56]	@ 0x38
 8005f9e:	f8bd 3090 	ldrh.w	r3, [sp, #144]	@ 0x90
 8005fa2:	920c      	str	r2, [sp, #48]	@ 0x30
 8005fa4:	9010      	str	r0, [sp, #64]	@ 0x40
 8005fa6:	9303      	str	r3, [sp, #12]
 8005fa8:	f8bd 30c8 	ldrh.w	r3, [sp, #200]	@ 0xc8
 8005fac:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8005fae:	9302      	str	r3, [sp, #8]
 8005fb0:	b2ba      	uxth	r2, r7
 8005fb2:	ee19 3a90 	vmov	r3, s19
 8005fb6:	ee19 1a10 	vmov	r1, s18
 8005fba:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8005fbc:	f000 fdb2 	bl	8006b24 <forward_lite_conv2d_sssa8_ch>
 8005fc0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005fc2:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	f000 80b0 	beq.w	800612a <forward_conv2d_sssa8_ch_nl_pool+0x4b2>
 8005fca:	1ad3      	subs	r3, r2, r3
 8005fcc:	429f      	cmp	r7, r3
 8005fce:	463a      	mov	r2, r7
 8005fd0:	bf28      	it	cs
 8005fd2:	461a      	movcs	r2, r3
 8005fd4:	931d      	str	r3, [sp, #116]	@ 0x74
 8005fd6:	921f      	str	r2, [sp, #124]	@ 0x7c
 8005fd8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	f040 8096 	bne.w	800610c <forward_conv2d_sssa8_ch_nl_pool+0x494>
 8005fe0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8005fe2:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 8005fe4:	4413      	add	r3, r2
 8005fe6:	9318      	str	r3, [sp, #96]	@ 0x60
 8005fe8:	ee18 3a90 	vmov	r3, s17
 8005fec:	ee18 2a10 	vmov	r2, s16
 8005ff0:	9f2e      	ldr	r7, [sp, #184]	@ 0xb8
 8005ff2:	4641      	mov	r1, r8
 8005ff4:	4658      	mov	r0, fp
 8005ff6:	47b8      	blx	r7
 8005ff8:	3401      	adds	r4, #1
 8005ffa:	b224      	sxth	r4, r4
 8005ffc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8005ffe:	429c      	cmp	r4, r3
 8006000:	db32      	blt.n	8006068 <forward_conv2d_sssa8_ch_nl_pool+0x3f0>
 8006002:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006004:	9308      	str	r3, [sp, #32]
 8006006:	f8bd 3064 	ldrh.w	r3, [sp, #100]	@ 0x64
 800600a:	9305      	str	r3, [sp, #20]
 800600c:	1ae4      	subs	r4, r4, r3
 800600e:	f8bd 305c 	ldrh.w	r3, [sp, #92]	@ 0x5c
 8006012:	9303      	str	r3, [sp, #12]
 8006014:	2201      	movs	r2, #1
 8006016:	f8bd 30d0 	ldrh.w	r3, [sp, #208]	@ 0xd0
 800601a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800601c:	9207      	str	r2, [sp, #28]
 800601e:	9306      	str	r3, [sp, #24]
 8006020:	4492      	add	sl, r2
 8006022:	f8bd 30d8 	ldrh.w	r3, [sp, #216]	@ 0xd8
 8006026:	f8bd 2088 	ldrh.w	r2, [sp, #136]	@ 0x88
 800602a:	9304      	str	r3, [sp, #16]
 800602c:	f8bd 30dc 	ldrh.w	r3, [sp, #220]	@ 0xdc
 8006030:	9201      	str	r2, [sp, #4]
 8006032:	9302      	str	r3, [sp, #8]
 8006034:	1a52      	subs	r2, r2, r1
 8006036:	f8bd 30d4 	ldrh.w	r3, [sp, #212]	@ 0xd4
 800603a:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	b292      	uxth	r2, r2
 8006040:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006042:	9f33      	ldr	r7, [sp, #204]	@ 0xcc
 8006044:	a847      	add	r0, sp, #284	@ 0x11c
 8006046:	47b8      	blx	r7
 8006048:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800604a:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	68da      	ldr	r2, [r3, #12]
 8006050:	688b      	ldr	r3, [r1, #8]
 8006052:	4413      	add	r3, r2
 8006054:	608b      	str	r3, [r1, #8]
 8006056:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006058:	f9bd 3064 	ldrsh.w	r3, [sp, #100]	@ 0x64
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006062:	b21b      	sxth	r3, r3
 8006064:	b224      	sxth	r4, r4
 8006066:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006068:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800606c:	68aa      	ldr	r2, [r5, #8]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	4413      	add	r3, r2
 8006072:	60ab      	str	r3, [r5, #8]
 8006074:	f8d9 2024 	ldr.w	r2, [r9, #36]	@ 0x24
 8006078:	b132      	cbz	r2, 8006088 <forward_conv2d_sssa8_ch_nl_pool+0x410>
 800607a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	68b3      	ldr	r3, [r6, #8]
 8006082:	4413      	add	r3, r2
 8006084:	60b3      	str	r3, [r6, #8]
 8006086:	68ab      	ldr	r3, [r5, #8]
 8006088:	68ea      	ldr	r2, [r5, #12]
 800608a:	9315      	str	r3, [sp, #84]	@ 0x54
 800608c:	4640      	mov	r0, r8
 800608e:	9214      	str	r2, [sp, #80]	@ 0x50
 8006090:	f005 f972 	bl	800b378 <get_tensor_byte_size>
 8006094:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006096:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006098:	4410      	add	r0, r2
 800609a:	4283      	cmp	r3, r0
 800609c:	d306      	bcc.n	80060ac <forward_conv2d_sssa8_ch_nl_pool+0x434>
 800609e:	68eb      	ldr	r3, [r5, #12]
 80060a0:	60ab      	str	r3, [r5, #8]
 80060a2:	f8d9 3024 	ldr.w	r3, [r9, #36]	@ 0x24
 80060a6:	b10b      	cbz	r3, 80060ac <forward_conv2d_sssa8_ch_nl_pool+0x434>
 80060a8:	68f3      	ldr	r3, [r6, #12]
 80060aa:	60b3      	str	r3, [r6, #8]
 80060ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80060ae:	3b01      	subs	r3, #1
 80060b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060b4:	459a      	cmp	sl, r3
 80060b6:	d23c      	bcs.n	8006132 <forward_conv2d_sssa8_ch_nl_pool+0x4ba>
 80060b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80060ba:	3301      	adds	r3, #1
 80060bc:	2b00      	cmp	r3, #0
 80060be:	f73f af41 	bgt.w	8005f44 <forward_conv2d_sssa8_ch_nl_pool+0x2cc>
 80060c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	da99      	bge.n	8005ffc <forward_conv2d_sssa8_ch_nl_pool+0x384>
 80060c8:	e9d6 1202 	ldrd	r1, r2, [r6, #8]
 80060cc:	ee18 3a10 	vmov	r3, s16
 80060d0:	fb03 1314 	mls	r3, r3, r4, r1
 80060d4:	429a      	cmp	r2, r3
 80060d6:	bf84      	itt	hi
 80060d8:	6870      	ldrhi	r0, [r6, #4]
 80060da:	181b      	addhi	r3, r3, r0
 80060dc:	429a      	cmp	r2, r3
 80060de:	d202      	bcs.n	80060e6 <forward_conv2d_sssa8_ch_nl_pool+0x46e>
 80060e0:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80060e2:	42a0      	cmp	r0, r4
 80060e4:	d137      	bne.n	8006156 <forward_conv2d_sssa8_ch_nl_pool+0x4de>
 80060e6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80060e8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80060ea:	b2a4      	uxth	r4, r4
 80060ec:	4413      	add	r3, r2
 80060ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060f0:	1b1b      	subs	r3, r3, r4
 80060f2:	b21b      	sxth	r3, r3
 80060f4:	4414      	add	r4, r2
 80060f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80060f8:	b224      	sxth	r4, r4
 80060fa:	e77f      	b.n	8005ffc <forward_conv2d_sssa8_ch_nl_pool+0x384>
 80060fc:	2300      	movs	r3, #0
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	deff      	udf	#255	@ 0xff
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	deff      	udf	#255	@ 0xff
 8006106:	6848      	ldr	r0, [r1, #4]
 8006108:	9018      	str	r0, [sp, #96]	@ 0x60
 800610a:	e5df      	b.n	8005ccc <forward_conv2d_sssa8_ch_nl_pool+0x54>
 800610c:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 800610e:	461a      	mov	r2, r3
 8006110:	1a5b      	subs	r3, r3, r1
 8006112:	d505      	bpl.n	8006120 <forward_conv2d_sssa8_ch_nl_pool+0x4a8>
 8006114:	1a8a      	subs	r2, r1, r2
 8006116:	9839      	ldr	r0, [sp, #228]	@ 0xe4
 8006118:	9918      	ldr	r1, [sp, #96]	@ 0x60
 800611a:	fb00 1202 	mla	r2, r0, r2, r1
 800611e:	9218      	str	r2, [sp, #96]	@ 0x60
 8006120:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006124:	b29b      	uxth	r3, r3
 8006126:	9316      	str	r3, [sp, #88]	@ 0x58
 8006128:	e75e      	b.n	8005fe8 <forward_conv2d_sssa8_ch_nl_pool+0x370>
 800612a:	2300      	movs	r3, #0
 800612c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800612e:	931d      	str	r3, [sp, #116]	@ 0x74
 8006130:	e752      	b.n	8005fd8 <forward_conv2d_sssa8_ch_nl_pool+0x360>
 8006132:	68eb      	ldr	r3, [r5, #12]
 8006134:	60ab      	str	r3, [r5, #8]
 8006136:	68f3      	ldr	r3, [r6, #12]
 8006138:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800613a:	60b3      	str	r3, [r6, #8]
 800613c:	68d3      	ldr	r3, [r2, #12]
 800613e:	6093      	str	r3, [r2, #8]
 8006140:	b04f      	add	sp, #316	@ 0x13c
 8006142:	ecbd 8b04 	vpop	{d8-d9}
 8006146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800614a:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80061bc <forward_conv2d_sssa8_ch_nl_pool+0x544>
 800614e:	e688      	b.n	8005e62 <forward_conv2d_sssa8_ch_nl_pool+0x1ea>
 8006150:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 80061bc <forward_conv2d_sssa8_ch_nl_pool+0x544>
 8006154:	e677      	b.n	8005e46 <forward_conv2d_sssa8_ch_nl_pool+0x1ce>
 8006156:	6870      	ldr	r0, [r6, #4]
 8006158:	4402      	add	r2, r0
 800615a:	4293      	cmp	r3, r2
 800615c:	d2c3      	bcs.n	80060e6 <forward_conv2d_sssa8_ch_nl_pool+0x46e>
 800615e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8006160:	3901      	subs	r1, #1
 8006162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006166:	f801 2f01 	strb.w	r2, [r1, #1]!
 800616a:	68f2      	ldr	r2, [r6, #12]
 800616c:	6870      	ldr	r0, [r6, #4]
 800616e:	4402      	add	r2, r0
 8006170:	4293      	cmp	r3, r2
 8006172:	d3f6      	bcc.n	8006162 <forward_conv2d_sssa8_ch_nl_pool+0x4ea>
 8006174:	9713      	str	r7, [sp, #76]	@ 0x4c
 8006176:	e7b6      	b.n	80060e6 <forward_conv2d_sssa8_ch_nl_pool+0x46e>
 8006178:	932a      	str	r3, [sp, #168]	@ 0xa8
 800617a:	e6a7      	b.n	8005ecc <forward_conv2d_sssa8_ch_nl_pool+0x254>
 800617c:	9229      	str	r2, [sp, #164]	@ 0xa4
 800617e:	e696      	b.n	8005eae <forward_conv2d_sssa8_ch_nl_pool+0x236>
 8006180:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8006184:	ee08 1a90 	vmov	s17, r1
 8006188:	2900      	cmp	r1, #0
 800618a:	f43f adfd 	beq.w	8005d88 <forward_conv2d_sssa8_ch_nl_pool+0x110>
 800618e:	6889      	ldr	r1, [r1, #8]
 8006190:	ee08 1a90 	vmov	s17, r1
 8006194:	e5f8      	b.n	8005d88 <forward_conv2d_sssa8_ch_nl_pool+0x110>
 8006196:	9129      	str	r1, [sp, #164]	@ 0xa4
 8006198:	e689      	b.n	8005eae <forward_conv2d_sssa8_ch_nl_pool+0x236>
 800619a:	4b09      	ldr	r3, [pc, #36]	@ (80061c0 <forward_conv2d_sssa8_ch_nl_pool+0x548>)
 800619c:	932e      	str	r3, [sp, #184]	@ 0xb8
 800619e:	46c3      	mov	fp, r8
 80061a0:	e5a7      	b.n	8005cf2 <forward_conv2d_sssa8_ch_nl_pool+0x7a>
 80061a2:	922a      	str	r2, [sp, #168]	@ 0xa8
 80061a4:	e692      	b.n	8005ecc <forward_conv2d_sssa8_ch_nl_pool+0x254>
 80061a6:	9115      	str	r1, [sp, #84]	@ 0x54
 80061a8:	9118      	str	r1, [sp, #96]	@ 0x60
 80061aa:	e58f      	b.n	8005ccc <forward_conv2d_sssa8_ch_nl_pool+0x54>
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	deff      	udf	#255	@ 0xff
 80061b0:	2300      	movs	r3, #0
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	deff      	udf	#255	@ 0xff
 80061b6:	2300      	movs	r3, #0
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	deff      	udf	#255	@ 0xff
 80061bc:	00000000 	.word	0x00000000
 80061c0:	080054e9 	.word	0x080054e9

080061c4 <forward_dense_integer_SSSA_ch>:
 80061c4:	6983      	ldr	r3, [r0, #24]
 80061c6:	8818      	ldrh	r0, [r3, #0]
 80061c8:	2800      	cmp	r0, #0
 80061ca:	f000 80af 	beq.w	800632c <forward_dense_integer_SSSA_ch+0x168>
 80061ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d2:	685c      	ldr	r4, [r3, #4]
 80061d4:	6863      	ldr	r3, [r4, #4]
 80061d6:	b08f      	sub	sp, #60	@ 0x3c
 80061d8:	b103      	cbz	r3, 80061dc <forward_dense_integer_SSSA_ch+0x18>
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2801      	cmp	r0, #1
 80061de:	f000 813f 	beq.w	8006460 <forward_dense_integer_SSSA_ch+0x29c>
 80061e2:	6922      	ldr	r2, [r4, #16]
 80061e4:	b102      	cbz	r2, 80061e8 <forward_dense_integer_SSSA_ch+0x24>
 80061e6:	6812      	ldr	r2, [r2, #0]
 80061e8:	2802      	cmp	r0, #2
 80061ea:	f000 813c 	beq.w	8006466 <forward_dense_integer_SSSA_ch+0x2a2>
 80061ee:	69e5      	ldr	r5, [r4, #28]
 80061f0:	2d00      	cmp	r5, #0
 80061f2:	f000 80eb 	beq.w	80063cc <forward_dense_integer_SSSA_ch+0x208>
 80061f6:	8b26      	ldrh	r6, [r4, #24]
 80061f8:	6829      	ldr	r1, [r5, #0]
 80061fa:	2e01      	cmp	r6, #1
 80061fc:	f240 8110 	bls.w	8006420 <forward_dense_integer_SSSA_ch+0x25c>
 8006200:	686d      	ldr	r5, [r5, #4]
 8006202:	2803      	cmp	r0, #3
 8006204:	f000 8132 	beq.w	800646c <forward_dense_integer_SSSA_ch+0x2a8>
 8006208:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
 800620c:	69a8      	ldr	r0, [r5, #24]
 800620e:	f1b8 0f00 	cmp.w	r8, #0
 8006212:	f000 80f2 	beq.w	80063fa <forward_dense_integer_SSSA_ch+0x236>
 8006216:	6880      	ldr	r0, [r0, #8]
 8006218:	68dc      	ldr	r4, [r3, #12]
 800621a:	900d      	str	r0, [sp, #52]	@ 0x34
 800621c:	68d0      	ldr	r0, [r2, #12]
 800621e:	6866      	ldr	r6, [r4, #4]
 8006220:	f8d8 8000 	ldr.w	r8, [r8]
 8006224:	6995      	ldr	r5, [r2, #24]
 8006226:	9609      	str	r6, [sp, #36]	@ 0x24
 8006228:	e9d0 9401 	ldrd	r9, r4, [r0, #4]
 800622c:	68c0      	ldr	r0, [r0, #12]
 800622e:	fb00 f004 	mul.w	r0, r0, r4
 8006232:	9008      	str	r0, [sp, #32]
 8006234:	699c      	ldr	r4, [r3, #24]
 8006236:	fa1f fa86 	uxth.w	sl, r6
 800623a:	fa1f fb89 	uxth.w	fp, r9
 800623e:	f1b8 0f00 	cmp.w	r8, #0
 8006242:	d003      	beq.n	800624c <forward_dense_integer_SSSA_ch+0x88>
 8006244:	f8d8 0018 	ldr.w	r0, [r8, #24]
 8006248:	f8d0 8008 	ldr.w	r8, [r0, #8]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f8d2 c000 	ldr.w	ip, [r2]
 8006252:	6808      	ldr	r0, [r1, #0]
 8006254:	698a      	ldr	r2, [r1, #24]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d06a      	beq.n	8006330 <forward_dense_integer_SSSA_ch+0x16c>
 800625a:	6859      	ldr	r1, [r3, #4]
 800625c:	2900      	cmp	r1, #0
 800625e:	f000 8098 	beq.w	8006392 <forward_dense_integer_SSSA_ch+0x1ce>
 8006262:	885e      	ldrh	r6, [r3, #2]
 8006264:	2e00      	cmp	r6, #0
 8006266:	f000 8084 	beq.w	8006372 <forward_dense_integer_SSSA_ch+0x1ae>
 800626a:	680f      	ldr	r7, [r1, #0]
 800626c:	ed97 0a00 	vldr	s0, [r7]
 8006270:	f1bc 0f00 	cmp.w	ip, #0
 8006274:	f000 8083 	beq.w	800637e <forward_dense_integer_SSSA_ch+0x1ba>
 8006278:	f8dc e004 	ldr.w	lr, [ip, #4]
 800627c:	f1be 0f00 	cmp.w	lr, #0
 8006280:	f000 8092 	beq.w	80063a8 <forward_dense_integer_SSSA_ch+0x1e4>
 8006284:	f8bc 6002 	ldrh.w	r6, [ip, #2]
 8006288:	2e00      	cmp	r6, #0
 800628a:	d05f      	beq.n	800634c <forward_dense_integer_SSSA_ch+0x188>
 800628c:	6897      	ldr	r7, [r2, #8]
 800628e:	f8de 2000 	ldr.w	r2, [lr]
 8006292:	68ad      	ldr	r5, [r5, #8]
 8006294:	68a4      	ldr	r4, [r4, #8]
 8006296:	edd2 0a00 	vldr	s1, [r2]
 800629a:	2900      	cmp	r1, #0
 800629c:	d060      	beq.n	8006360 <forward_dense_integer_SSSA_ch+0x19c>
 800629e:	885b      	ldrh	r3, [r3, #2]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 808a 	beq.w	80063ba <forward_dense_integer_SSSA_ch+0x1f6>
 80062a6:	684b      	ldr	r3, [r1, #4]
 80062a8:	f993 3000 	ldrsb.w	r3, [r3]
 80062ac:	930c      	str	r3, [sp, #48]	@ 0x30
 80062ae:	f1bc 0f00 	cmp.w	ip, #0
 80062b2:	f000 80d2 	beq.w	800645a <forward_dense_integer_SSSA_ch+0x296>
 80062b6:	f1be 0f00 	cmp.w	lr, #0
 80062ba:	f000 8084 	beq.w	80063c6 <forward_dense_integer_SSSA_ch+0x202>
 80062be:	f8bc 6002 	ldrh.w	r6, [ip, #2]
 80062c2:	2e00      	cmp	r6, #0
 80062c4:	d14f      	bne.n	8006366 <forward_dense_integer_SSSA_ch+0x1a2>
 80062c6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80062c8:	b110      	cbz	r0, 80062d0 <forward_dense_integer_SSSA_ch+0x10c>
 80062ca:	6840      	ldr	r0, [r0, #4]
 80062cc:	b100      	cbz	r0, 80062d0 <forward_dense_integer_SSSA_ch+0x10c>
 80062ce:	6800      	ldr	r0, [r0, #0]
 80062d0:	fa1f f989 	uxth.w	r9, r9
 80062d4:	eb08 03c9 	add.w	r3, r8, r9, lsl #3
 80062d8:	4642      	mov	r2, r8
 80062da:	4659      	mov	r1, fp
 80062dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80062de:	f001 ff27 	bl	8008130 <align_factor_ch>
 80062e2:	9b08      	ldr	r3, [sp, #32]
 80062e4:	b1fb      	cbz	r3, 8006326 <forward_dense_integer_SSSA_ch+0x162>
 80062e6:	f8bd 0024 	ldrh.w	r0, [sp, #36]	@ 0x24
 80062ea:	4652      	mov	r2, sl
 80062ec:	4639      	mov	r1, r7
 80062ee:	2600      	movs	r6, #0
 80062f0:	4647      	mov	r7, r8
 80062f2:	469a      	mov	sl, r3
 80062f4:	4680      	mov	r8, r0
 80062f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062f8:	9304      	str	r3, [sp, #16]
 80062fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062fc:	9303      	str	r3, [sp, #12]
 80062fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006300:	9302      	str	r3, [sp, #8]
 8006302:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006304:	e9cd 5705 	strd	r5, r7, [sp, #20]
 8006308:	e9cd 7300 	strd	r7, r3, [sp]
 800630c:	4620      	mov	r0, r4
 800630e:	3601      	adds	r6, #1
 8006310:	465b      	mov	r3, fp
 8006312:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8006316:	f001 ffc9 	bl	80082ac <st_sssa8_ch_fully_connected>
 800631a:	4556      	cmp	r6, sl
 800631c:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8006320:	444d      	add	r5, r9
 8006322:	4444      	add	r4, r8
 8006324:	d1e7      	bne.n	80062f6 <forward_dense_integer_SSSA_ch+0x132>
 8006326:	b00f      	add	sp, #60	@ 0x3c
 8006328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632c:	6843      	ldr	r3, [r0, #4]
 800632e:	deff      	udf	#255	@ 0xff
 8006330:	f1bc 0f00 	cmp.w	ip, #0
 8006334:	d052      	beq.n	80063dc <forward_dense_integer_SSSA_ch+0x218>
 8006336:	f8dc e004 	ldr.w	lr, [ip, #4]
 800633a:	f1be 0f00 	cmp.w	lr, #0
 800633e:	d058      	beq.n	80063f2 <forward_dense_integer_SSSA_ch+0x22e>
 8006340:	f8bc 6002 	ldrh.w	r6, [ip, #2]
 8006344:	2e00      	cmp	r6, #0
 8006346:	d16d      	bne.n	8006424 <forward_dense_integer_SSSA_ch+0x260>
 8006348:	ed9f 0a4a 	vldr	s0, [pc, #296]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 800634c:	68ad      	ldr	r5, [r5, #8]
 800634e:	68a4      	ldr	r4, [r4, #8]
 8006350:	6897      	ldr	r7, [r2, #8]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d03d      	beq.n	80063d2 <forward_dense_integer_SSSA_ch+0x20e>
 8006356:	6859      	ldr	r1, [r3, #4]
 8006358:	eddf 0a46 	vldr	s1, [pc, #280]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 800635c:	2900      	cmp	r1, #0
 800635e:	d19e      	bne.n	800629e <forward_dense_integer_SSSA_ch+0xda>
 8006360:	910c      	str	r1, [sp, #48]	@ 0x30
 8006362:	2e00      	cmp	r6, #0
 8006364:	d0af      	beq.n	80062c6 <forward_dense_integer_SSSA_ch+0x102>
 8006366:	f8de 3004 	ldr.w	r3, [lr, #4]
 800636a:	f993 3000 	ldrsb.w	r3, [r3]
 800636e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006370:	e7aa      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 8006372:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 8006376:	f1bc 0f00 	cmp.w	ip, #0
 800637a:	f47f af7d 	bne.w	8006278 <forward_dense_integer_SSSA_ch+0xb4>
 800637e:	68ad      	ldr	r5, [r5, #8]
 8006380:	68a4      	ldr	r4, [r4, #8]
 8006382:	6897      	ldr	r7, [r2, #8]
 8006384:	2e00      	cmp	r6, #0
 8006386:	d158      	bne.n	800643a <forward_dense_integer_SSSA_ch+0x276>
 8006388:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 800638c:	960c      	str	r6, [sp, #48]	@ 0x30
 800638e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006390:	e79a      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 8006392:	f1bc 0f00 	cmp.w	ip, #0
 8006396:	d021      	beq.n	80063dc <forward_dense_integer_SSSA_ch+0x218>
 8006398:	f8dc e004 	ldr.w	lr, [ip, #4]
 800639c:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 80063a0:	f1be 0f00 	cmp.w	lr, #0
 80063a4:	f47f af6e 	bne.w	8006284 <forward_dense_integer_SSSA_ch+0xc0>
 80063a8:	68ad      	ldr	r5, [r5, #8]
 80063aa:	68a4      	ldr	r4, [r4, #8]
 80063ac:	6897      	ldr	r7, [r2, #8]
 80063ae:	b179      	cbz	r1, 80063d0 <forward_dense_integer_SSSA_ch+0x20c>
 80063b0:	885b      	ldrh	r3, [r3, #2]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d14a      	bne.n	800644c <forward_dense_integer_SSSA_ch+0x288>
 80063b6:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 80063ba:	2300      	movs	r3, #0
 80063bc:	930c      	str	r3, [sp, #48]	@ 0x30
 80063be:	f1be 0f00 	cmp.w	lr, #0
 80063c2:	f47f af7c 	bne.w	80062be <forward_dense_integer_SSSA_ch+0xfa>
 80063c6:	2300      	movs	r3, #0
 80063c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063ca:	e77d      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 80063cc:	4629      	mov	r1, r5
 80063ce:	e718      	b.n	8006202 <forward_dense_integer_SSSA_ch+0x3e>
 80063d0:	460b      	mov	r3, r1
 80063d2:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 80063d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80063d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063da:	e775      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 80063dc:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 80063e0:	4663      	mov	r3, ip
 80063e2:	68ad      	ldr	r5, [r5, #8]
 80063e4:	68a4      	ldr	r4, [r4, #8]
 80063e6:	6897      	ldr	r7, [r2, #8]
 80063e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80063ea:	eef0 0a40 	vmov.f32	s1, s0
 80063ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063f0:	e76a      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 80063f2:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 80063f6:	4673      	mov	r3, lr
 80063f8:	e7f3      	b.n	80063e2 <forward_dense_integer_SSSA_ch+0x21e>
 80063fa:	6880      	ldr	r0, [r0, #8]
 80063fc:	68dc      	ldr	r4, [r3, #12]
 80063fe:	900d      	str	r0, [sp, #52]	@ 0x34
 8006400:	68d0      	ldr	r0, [r2, #12]
 8006402:	6866      	ldr	r6, [r4, #4]
 8006404:	6995      	ldr	r5, [r2, #24]
 8006406:	9609      	str	r6, [sp, #36]	@ 0x24
 8006408:	e9d0 9401 	ldrd	r9, r4, [r0, #4]
 800640c:	68c0      	ldr	r0, [r0, #12]
 800640e:	fb00 f004 	mul.w	r0, r0, r4
 8006412:	9008      	str	r0, [sp, #32]
 8006414:	699c      	ldr	r4, [r3, #24]
 8006416:	fa1f fa86 	uxth.w	sl, r6
 800641a:	fa1f fb89 	uxth.w	fp, r9
 800641e:	e715      	b.n	800624c <forward_dense_integer_SSSA_ch+0x88>
 8006420:	2500      	movs	r5, #0
 8006422:	e6ee      	b.n	8006202 <forward_dense_integer_SSSA_ch+0x3e>
 8006424:	930c      	str	r3, [sp, #48]	@ 0x30
 8006426:	f8de 3000 	ldr.w	r3, [lr]
 800642a:	68ad      	ldr	r5, [r5, #8]
 800642c:	68a4      	ldr	r4, [r4, #8]
 800642e:	6897      	ldr	r7, [r2, #8]
 8006430:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 8006434:	edd3 0a00 	vldr	s1, [r3]
 8006438:	e795      	b.n	8006366 <forward_dense_integer_SSSA_ch+0x1a2>
 800643a:	684b      	ldr	r3, [r1, #4]
 800643c:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 8006440:	f993 3000 	ldrsb.w	r3, [r3]
 8006444:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 8006448:	930c      	str	r3, [sp, #48]	@ 0x30
 800644a:	e73d      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 800644c:	684b      	ldr	r3, [r1, #4]
 800644e:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8006474 <forward_dense_integer_SSSA_ch+0x2b0>
 8006452:	f993 3000 	ldrsb.w	r3, [r3]
 8006456:	930c      	str	r3, [sp, #48]	@ 0x30
 8006458:	e7b5      	b.n	80063c6 <forward_dense_integer_SSSA_ch+0x202>
 800645a:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 800645e:	e733      	b.n	80062c8 <forward_dense_integer_SSSA_ch+0x104>
 8006460:	2300      	movs	r3, #0
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	deff      	udf	#255	@ 0xff
 8006466:	2300      	movs	r3, #0
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	deff      	udf	#255	@ 0xff
 800646c:	2300      	movs	r3, #0
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	deff      	udf	#255	@ 0xff
 8006472:	bf00      	nop
 8006474:	00000000 	.word	0x00000000

08006478 <forward_pad>:
 8006478:	7f03      	ldrb	r3, [r0, #28]
 800647a:	2b03      	cmp	r3, #3
 800647c:	d80b      	bhi.n	8006496 <forward_pad+0x1e>
 800647e:	e8df f003 	tbb	[pc, r3]
 8006482:	0608      	.short	0x0608
 8006484:	0204      	.short	0x0204
 8006486:	f000 b807 	b.w	8006498 <forward_pad_8bit_ch1st_3x3_constant>
 800648a:	f000 b881 	b.w	8006590 <forward_pad_edge>
 800648e:	f000 b8c1 	b.w	8006614 <forward_pad_reflect>
 8006492:	f000 b833 	b.w	80064fc <forward_pad_constant>
 8006496:	4770      	bx	lr

08006498 <forward_pad_8bit_ch1st_3x3_constant>:
 8006498:	6982      	ldr	r2, [r0, #24]
 800649a:	8811      	ldrh	r1, [r2, #0]
 800649c:	b331      	cbz	r1, 80064ec <forward_pad_8bit_ch1st_3x3_constant+0x54>
 800649e:	4603      	mov	r3, r0
 80064a0:	6850      	ldr	r0, [r2, #4]
 80064a2:	6842      	ldr	r2, [r0, #4]
 80064a4:	b102      	cbz	r2, 80064a8 <forward_pad_8bit_ch1st_3x3_constant+0x10>
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	2901      	cmp	r1, #1
 80064aa:	d021      	beq.n	80064f0 <forward_pad_8bit_ch1st_3x3_constant+0x58>
 80064ac:	6901      	ldr	r1, [r0, #16]
 80064ae:	b311      	cbz	r1, 80064f6 <forward_pad_8bit_ch1st_3x3_constant+0x5e>
 80064b0:	b570      	push	{r4, r5, r6, lr}
 80064b2:	68d5      	ldr	r5, [r2, #12]
 80064b4:	6809      	ldr	r1, [r1, #0]
 80064b6:	e9d2 6205 	ldrd	r6, r2, [r2, #20]
 80064ba:	e9d3 4309 	ldrd	r4, r3, [r3, #36]	@ 0x24
 80064be:	6890      	ldr	r0, [r2, #8]
 80064c0:	f9b4 4000 	ldrsh.w	r4, [r4]
 80064c4:	e9d1 2105 	ldrd	r2, r1, [r1, #20]
 80064c8:	68d2      	ldr	r2, [r2, #12]
 80064ca:	6889      	ldr	r1, [r1, #8]
 80064cc:	b084      	sub	sp, #16
 80064ce:	fb02 f404 	mul.w	r4, r2, r4
 80064d2:	689a      	ldr	r2, [r3, #8]
 80064d4:	68eb      	ldr	r3, [r5, #12]
 80064d6:	9403      	str	r4, [sp, #12]
 80064d8:	68f4      	ldr	r4, [r6, #12]
 80064da:	9402      	str	r4, [sp, #8]
 80064dc:	6874      	ldr	r4, [r6, #4]
 80064de:	9401      	str	r4, [sp, #4]
 80064e0:	686c      	ldr	r4, [r5, #4]
 80064e2:	9400      	str	r4, [sp, #0]
 80064e4:	f001 fbaa 	bl	8007c3c <forward_lite_pad_8bit_ch1st_3x3_constant>
 80064e8:	b004      	add	sp, #16
 80064ea:	bd70      	pop	{r4, r5, r6, pc}
 80064ec:	684b      	ldr	r3, [r1, #4]
 80064ee:	deff      	udf	#255	@ 0xff
 80064f0:	2300      	movs	r3, #0
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	deff      	udf	#255	@ 0xff
 80064f6:	698b      	ldr	r3, [r1, #24]
 80064f8:	deff      	udf	#255	@ 0xff
 80064fa:	bf00      	nop

080064fc <forward_pad_constant>:
 80064fc:	6982      	ldr	r2, [r0, #24]
 80064fe:	8813      	ldrh	r3, [r2, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d03d      	beq.n	8006580 <forward_pad_constant+0x84>
 8006504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006508:	6852      	ldr	r2, [r2, #4]
 800650a:	6854      	ldr	r4, [r2, #4]
 800650c:	b088      	sub	sp, #32
 800650e:	b104      	cbz	r4, 8006512 <forward_pad_constant+0x16>
 8006510:	6824      	ldr	r4, [r4, #0]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d036      	beq.n	8006584 <forward_pad_constant+0x88>
 8006516:	6913      	ldr	r3, [r2, #16]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d036      	beq.n	800658a <forward_pad_constant+0x8e>
 800651c:	6819      	ldr	r1, [r3, #0]
 800651e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006520:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	f9b5 700c 	ldrsh.w	r7, [r5, #12]
 8006528:	69a6      	ldr	r6, [r4, #24]
 800652a:	f8d4 c014 	ldr.w	ip, [r4, #20]
 800652e:	68b0      	ldr	r0, [r6, #8]
 8006530:	e9d1 3105 	ldrd	r3, r1, [r1, #20]
 8006534:	e9d3 8e02 	ldrd	r8, lr, [r3, #8]
 8006538:	fb08 f707 	mul.w	r7, r8, r7
 800653c:	6833      	ldr	r3, [r6, #0]
 800653e:	6889      	ldr	r1, [r1, #8]
 8006540:	9706      	str	r7, [sp, #24]
 8006542:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 8006546:	fb08 f606 	mul.w	r6, r8, r6
 800654a:	9605      	str	r6, [sp, #20]
 800654c:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 8006550:	fb0e f606 	mul.w	r6, lr, r6
 8006554:	9604      	str	r6, [sp, #16]
 8006556:	f9b5 5000 	ldrsh.w	r5, [r5]
 800655a:	fb0e f505 	mul.w	r5, lr, r5
 800655e:	9503      	str	r5, [sp, #12]
 8006560:	f8dc 500c 	ldr.w	r5, [ip, #12]
 8006564:	9502      	str	r5, [sp, #8]
 8006566:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800656a:	9501      	str	r5, [sp, #4]
 800656c:	68e4      	ldr	r4, [r4, #12]
 800656e:	68e4      	ldr	r4, [r4, #12]
 8006570:	9400      	str	r4, [sp, #0]
 8006572:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 8006576:	f001 fc1f 	bl	8007db8 <forward_lite_pad_constant>
 800657a:	b008      	add	sp, #32
 800657c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	deff      	udf	#255	@ 0xff
 8006584:	2300      	movs	r3, #0
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	deff      	udf	#255	@ 0xff
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	deff      	udf	#255	@ 0xff
 800658e:	bf00      	nop

08006590 <forward_pad_edge>:
 8006590:	6982      	ldr	r2, [r0, #24]
 8006592:	8813      	ldrh	r3, [r2, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d035      	beq.n	8006604 <forward_pad_edge+0x74>
 8006598:	6851      	ldr	r1, [r2, #4]
 800659a:	684a      	ldr	r2, [r1, #4]
 800659c:	b102      	cbz	r2, 80065a0 <forward_pad_edge+0x10>
 800659e:	6812      	ldr	r2, [r2, #0]
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d031      	beq.n	8006608 <forward_pad_edge+0x78>
 80065a4:	690b      	ldr	r3, [r1, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d031      	beq.n	800660e <forward_pad_edge+0x7e>
 80065aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 80065b0:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 80065b4:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 80065b8:	6990      	ldr	r0, [r2, #24]
 80065ba:	6957      	ldr	r7, [r2, #20]
 80065bc:	6880      	ldr	r0, [r0, #8]
 80065be:	f8de 200c 	ldr.w	r2, [lr, #12]
 80065c2:	e9d3 c105 	ldrd	ip, r1, [r3, #20]
 80065c6:	f8dc 400c 	ldr.w	r4, [ip, #12]
 80065ca:	f9b5 3000 	ldrsh.w	r3, [r5]
 80065ce:	6889      	ldr	r1, [r1, #8]
 80065d0:	b089      	sub	sp, #36	@ 0x24
 80065d2:	fb04 f606 	mul.w	r6, r4, r6
 80065d6:	9606      	str	r6, [sp, #24]
 80065d8:	f8dc c008 	ldr.w	ip, [ip, #8]
 80065dc:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 80065e0:	9403      	str	r4, [sp, #12]
 80065e2:	fb0c f606 	mul.w	r6, ip, r6
 80065e6:	fb03 f404 	mul.w	r4, r3, r4
 80065ea:	9605      	str	r6, [sp, #20]
 80065ec:	9404      	str	r4, [sp, #16]
 80065ee:	68bc      	ldr	r4, [r7, #8]
 80065f0:	9402      	str	r4, [sp, #8]
 80065f2:	68fc      	ldr	r4, [r7, #12]
 80065f4:	9401      	str	r4, [sp, #4]
 80065f6:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 80065fa:	9400      	str	r4, [sp, #0]
 80065fc:	f001 fc7e 	bl	8007efc <forward_lite_pad_edge>
 8006600:	b009      	add	sp, #36	@ 0x24
 8006602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	deff      	udf	#255	@ 0xff
 8006608:	2300      	movs	r3, #0
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	deff      	udf	#255	@ 0xff
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	deff      	udf	#255	@ 0xff
 8006612:	bf00      	nop

08006614 <forward_pad_reflect>:
 8006614:	6982      	ldr	r2, [r0, #24]
 8006616:	8813      	ldrh	r3, [r2, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d045      	beq.n	80066a8 <forward_pad_reflect+0x94>
 800661c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006620:	6852      	ldr	r2, [r2, #4]
 8006622:	6857      	ldr	r7, [r2, #4]
 8006624:	b08f      	sub	sp, #60	@ 0x3c
 8006626:	b107      	cbz	r7, 800662a <forward_pad_reflect+0x16>
 8006628:	683f      	ldr	r7, [r7, #0]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d03e      	beq.n	80066ac <forward_pad_reflect+0x98>
 800662e:	6913      	ldr	r3, [r2, #16]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d03e      	beq.n	80066b2 <forward_pad_reflect+0x9e>
 8006634:	6819      	ldr	r1, [r3, #0]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	e9d2 8302 	ldrd	r8, r3, [r2, #8]
 800663c:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8006640:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 8006644:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 8006646:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 800664a:	e9d0 5c02 	ldrd	r5, ip, [r0, #8]
 800664e:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8006652:	f9b4 e004 	ldrsh.w	lr, [r4, #4]
 8006656:	f9b4 b000 	ldrsh.w	fp, [r4]
 800665a:	6889      	ldr	r1, [r1, #8]
 800665c:	e9d7 7005 	ldrd	r7, r0, [r7, #20]
 8006660:	fb05 f606 	mul.w	r6, r5, r6
 8006664:	e9d2 a902 	ldrd	sl, r9, [r2, #8]
 8006668:	6880      	ldr	r0, [r0, #8]
 800666a:	bf28      	it	cs
 800666c:	6912      	ldrcs	r2, [r2, #16]
 800666e:	960c      	str	r6, [sp, #48]	@ 0x30
 8006670:	fb05 f60e 	mul.w	r6, r5, lr
 8006674:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006676:	fb0c f60b 	mul.w	r6, ip, fp
 800667a:	960a      	str	r6, [sp, #40]	@ 0x28
 800667c:	f9b4 4008 	ldrsh.w	r4, [r4, #8]
 8006680:	f8cd c014 	str.w	ip, [sp, #20]
 8006684:	e9cd 5e06 	strd	r5, lr, [sp, #24]
 8006688:	e9cd b408 	strd	fp, r4, [sp, #32]
 800668c:	68bc      	ldr	r4, [r7, #8]
 800668e:	9404      	str	r4, [sp, #16]
 8006690:	68fc      	ldr	r4, [r7, #12]
 8006692:	bf38      	it	cc
 8006694:	2201      	movcc	r2, #1
 8006696:	e9cd a402 	strd	sl, r4, [sp, #8]
 800669a:	e9cd 8900 	strd	r8, r9, [sp]
 800669e:	f001 fca1 	bl	8007fe4 <forward_lite_pad_reflect>
 80066a2:	b00f      	add	sp, #60	@ 0x3c
 80066a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	deff      	udf	#255	@ 0xff
 80066ac:	2300      	movs	r3, #0
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	deff      	udf	#255	@ 0xff
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	deff      	udf	#255	@ 0xff
 80066b6:	bf00      	nop

080066b8 <pool_func_mp_array_integer_INT8>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	b093      	sub	sp, #76	@ 0x4c
 80066be:	468c      	mov	ip, r1
 80066c0:	f8bd 4070 	ldrh.w	r4, [sp, #112]	@ 0x70
 80066c4:	f8bd 1074 	ldrh.w	r1, [sp, #116]	@ 0x74
 80066c8:	940d      	str	r4, [sp, #52]	@ 0x34
 80066ca:	469a      	mov	sl, r3
 80066cc:	6804      	ldr	r4, [r0, #0]
 80066ce:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80066d0:	910e      	str	r1, [sp, #56]	@ 0x38
 80066d2:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 80066d6:	910f      	str	r1, [sp, #60]	@ 0x3c
 80066d8:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 80066dc:	9110      	str	r1, [sp, #64]	@ 0x40
 80066de:	6980      	ldr	r0, [r0, #24]
 80066e0:	f8bd b080 	ldrh.w	fp, [sp, #128]	@ 0x80
 80066e4:	f8bd 7084 	ldrh.w	r7, [sp, #132]	@ 0x84
 80066e8:	f8bd e088 	ldrh.w	lr, [sp, #136]	@ 0x88
 80066ec:	f8bd 808c 	ldrh.w	r8, [sp, #140]	@ 0x8c
 80066f0:	6999      	ldr	r1, [r3, #24]
 80066f2:	681d      	ldr	r5, [r3, #0]
 80066f4:	2c00      	cmp	r4, #0
 80066f6:	d067      	beq.n	80067c8 <pool_func_mp_array_integer_INT8+0x110>
 80066f8:	6866      	ldr	r6, [r4, #4]
 80066fa:	2e00      	cmp	r6, #0
 80066fc:	d04b      	beq.n	8006796 <pool_func_mp_array_integer_INT8+0xde>
 80066fe:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8006702:	f1b9 0f00 	cmp.w	r9, #0
 8006706:	d079      	beq.n	80067fc <pool_func_mp_array_integer_INT8+0x144>
 8006708:	6833      	ldr	r3, [r6, #0]
 800670a:	edd3 7a00 	vldr	s15, [r3]
 800670e:	2d00      	cmp	r5, #0
 8006710:	d078      	beq.n	8006804 <pool_func_mp_array_integer_INT8+0x14c>
 8006712:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8006716:	f1b9 0f00 	cmp.w	r9, #0
 800671a:	d045      	beq.n	80067a8 <pool_func_mp_array_integer_INT8+0xf0>
 800671c:	886b      	ldrh	r3, [r5, #2]
 800671e:	9311      	str	r3, [sp, #68]	@ 0x44
 8006720:	2b00      	cmp	r3, #0
 8006722:	d05e      	beq.n	80067e2 <pool_func_mp_array_integer_INT8+0x12a>
 8006724:	f8d9 3000 	ldr.w	r3, [r9]
 8006728:	6880      	ldr	r0, [r0, #8]
 800672a:	ed93 7a00 	vldr	s14, [r3]
 800672e:	6889      	ldr	r1, [r1, #8]
 8006730:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8006734:	2e00      	cmp	r6, #0
 8006736:	d05f      	beq.n	80067f8 <pool_func_mp_array_integer_INT8+0x140>
 8006738:	8863      	ldrh	r3, [r4, #2]
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 808a 	beq.w	8006854 <pool_func_mp_array_integer_INT8+0x19c>
 8006740:	6873      	ldr	r3, [r6, #4]
 8006742:	f993 4000 	ldrsb.w	r4, [r3]
 8006746:	2d00      	cmp	r5, #0
 8006748:	d03c      	beq.n	80067c4 <pool_func_mp_array_integer_INT8+0x10c>
 800674a:	f1b9 0f00 	cmp.w	r9, #0
 800674e:	d039      	beq.n	80067c4 <pool_func_mp_array_integer_INT8+0x10c>
 8006750:	886b      	ldrh	r3, [r5, #2]
 8006752:	9311      	str	r3, [sp, #68]	@ 0x44
 8006754:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006756:	b11b      	cbz	r3, 8006760 <pool_func_mp_array_integer_INT8+0xa8>
 8006758:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800675c:	f993 3000 	ldrsb.w	r3, [r3]
 8006760:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006768:	da5e      	bge.n	8006828 <pool_func_mp_array_integer_INT8+0x170>
 800676a:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
 800676e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006770:	9304      	str	r3, [sp, #16]
 8006772:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006774:	9303      	str	r3, [sp, #12]
 8006776:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006778:	9302      	str	r3, [sp, #8]
 800677a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800677c:	e9cd e807 	strd	lr, r8, [sp, #28]
 8006780:	e9cd a300 	strd	sl, r3, [sp]
 8006784:	e9cd b705 	strd	fp, r7, [sp, #20]
 8006788:	4613      	mov	r3, r2
 800678a:	4662      	mov	r2, ip
 800678c:	f001 f976 	bl	8007a7c <forward_lite_maxpool_is8os8_scaleneg>
 8006790:	b013      	add	sp, #76	@ 0x4c
 8006792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006796:	2d00      	cmp	r5, #0
 8006798:	d040      	beq.n	800681c <pool_func_mp_array_integer_INT8+0x164>
 800679a:	f8d5 9004 	ldr.w	r9, [r5, #4]
 800679e:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 80067a2:	f1b9 0f00 	cmp.w	r9, #0
 80067a6:	d1b9      	bne.n	800671c <pool_func_mp_array_integer_INT8+0x64>
 80067a8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 80067ac:	6880      	ldr	r0, [r0, #8]
 80067ae:	6889      	ldr	r1, [r1, #8]
 80067b0:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80067b4:	2e00      	cmp	r6, #0
 80067b6:	d062      	beq.n	800687e <pool_func_mp_array_integer_INT8+0x1c6>
 80067b8:	8863      	ldrh	r3, [r4, #2]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d04a      	beq.n	8006854 <pool_func_mp_array_integer_INT8+0x19c>
 80067be:	6873      	ldr	r3, [r6, #4]
 80067c0:	f993 4000 	ldrsb.w	r4, [r3]
 80067c4:	2300      	movs	r3, #0
 80067c6:	e7cb      	b.n	8006760 <pool_func_mp_array_integer_INT8+0xa8>
 80067c8:	2d00      	cmp	r5, #0
 80067ca:	d045      	beq.n	8006858 <pool_func_mp_array_integer_INT8+0x1a0>
 80067cc:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80067d0:	f1b9 0f00 	cmp.w	r9, #0
 80067d4:	d022      	beq.n	800681c <pool_func_mp_array_integer_INT8+0x164>
 80067d6:	886b      	ldrh	r3, [r5, #2]
 80067d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d143      	bne.n	8006866 <pool_func_mp_array_integer_INT8+0x1ae>
 80067de:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 80067e2:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 80067e6:	6880      	ldr	r0, [r0, #8]
 80067e8:	6889      	ldr	r1, [r1, #8]
 80067ea:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80067ee:	2c00      	cmp	r4, #0
 80067f0:	d0e8      	beq.n	80067c4 <pool_func_mp_array_integer_INT8+0x10c>
 80067f2:	6866      	ldr	r6, [r4, #4]
 80067f4:	2e00      	cmp	r6, #0
 80067f6:	d19f      	bne.n	8006738 <pool_func_mp_array_integer_INT8+0x80>
 80067f8:	4634      	mov	r4, r6
 80067fa:	e7ab      	b.n	8006754 <pool_func_mp_array_integer_INT8+0x9c>
 80067fc:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 8006800:	2d00      	cmp	r5, #0
 8006802:	d186      	bne.n	8006712 <pool_func_mp_array_integer_INT8+0x5a>
 8006804:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 8006808:	6880      	ldr	r0, [r0, #8]
 800680a:	6889      	ldr	r1, [r1, #8]
 800680c:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8006810:	f1b9 0f00 	cmp.w	r9, #0
 8006814:	d12e      	bne.n	8006874 <pool_func_mp_array_integer_INT8+0x1bc>
 8006816:	464c      	mov	r4, r9
 8006818:	464b      	mov	r3, r9
 800681a:	e7a1      	b.n	8006760 <pool_func_mp_array_integer_INT8+0xa8>
 800681c:	2400      	movs	r4, #0
 800681e:	6880      	ldr	r0, [r0, #8]
 8006820:	6889      	ldr	r1, [r1, #8]
 8006822:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8006888 <pool_func_mp_array_integer_INT8+0x1d0>
 8006826:	4623      	mov	r3, r4
 8006828:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
 800682c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800682e:	9304      	str	r3, [sp, #16]
 8006830:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006832:	9303      	str	r3, [sp, #12]
 8006834:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006836:	9302      	str	r3, [sp, #8]
 8006838:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800683a:	e9cd e807 	strd	lr, r8, [sp, #28]
 800683e:	e9cd a300 	strd	sl, r3, [sp]
 8006842:	e9cd b705 	strd	fp, r7, [sp, #20]
 8006846:	4613      	mov	r3, r2
 8006848:	4662      	mov	r2, ip
 800684a:	f001 f835 	bl	80078b8 <forward_lite_maxpool_is8os8_scalepos>
 800684e:	b013      	add	sp, #76	@ 0x4c
 8006850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006854:	2400      	movs	r4, #0
 8006856:	e778      	b.n	800674a <pool_func_mp_array_integer_INT8+0x92>
 8006858:	6880      	ldr	r0, [r0, #8]
 800685a:	6889      	ldr	r1, [r1, #8]
 800685c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8006888 <pool_func_mp_array_integer_INT8+0x1d0>
 8006860:	462c      	mov	r4, r5
 8006862:	462b      	mov	r3, r5
 8006864:	e7e0      	b.n	8006828 <pool_func_mp_array_integer_INT8+0x170>
 8006866:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8006884 <pool_func_mp_array_integer_INT8+0x1cc>
 800686a:	6880      	ldr	r0, [r0, #8]
 800686c:	6889      	ldr	r1, [r1, #8]
 800686e:	eef0 7a40 	vmov.f32	s15, s0
 8006872:	e771      	b.n	8006758 <pool_func_mp_array_integer_INT8+0xa0>
 8006874:	6874      	ldr	r4, [r6, #4]
 8006876:	462b      	mov	r3, r5
 8006878:	f994 4000 	ldrsb.w	r4, [r4]
 800687c:	e770      	b.n	8006760 <pool_func_mp_array_integer_INT8+0xa8>
 800687e:	4634      	mov	r4, r6
 8006880:	4633      	mov	r3, r6
 8006882:	e76d      	b.n	8006760 <pool_func_mp_array_integer_INT8+0xa8>
 8006884:	00000000 	.word	0x00000000
 8006888:	7fc00000 	.word	0x7fc00000

0800688c <forward_ap_integer_INT8>:
 800688c:	6983      	ldr	r3, [r0, #24]
 800688e:	881a      	ldrh	r2, [r3, #0]
 8006890:	2a00      	cmp	r2, #0
 8006892:	d074      	beq.n	800697e <forward_ap_integer_INT8+0xf2>
 8006894:	6859      	ldr	r1, [r3, #4]
 8006896:	684b      	ldr	r3, [r1, #4]
 8006898:	b103      	cbz	r3, 800689c <forward_ap_integer_INT8+0x10>
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2a01      	cmp	r2, #1
 800689e:	f000 80e0 	beq.w	8006a62 <forward_ap_integer_INT8+0x1d6>
 80068a2:	690a      	ldr	r2, [r1, #16]
 80068a4:	2a00      	cmp	r2, #0
 80068a6:	f000 80df 	beq.w	8006a68 <forward_ap_integer_INT8+0x1dc>
 80068aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068ae:	68de      	ldr	r6, [r3, #12]
 80068b0:	6811      	ldr	r1, [r2, #0]
 80068b2:	6b07      	ldr	r7, [r0, #48]	@ 0x30
 80068b4:	681c      	ldr	r4, [r3, #0]
 80068b6:	f8d3 b018 	ldr.w	fp, [r3, #24]
 80068ba:	f8b6 8004 	ldrh.w	r8, [r6, #4]
 80068be:	8932      	ldrh	r2, [r6, #8]
 80068c0:	89b3      	ldrh	r3, [r6, #12]
 80068c2:	8b86      	ldrh	r6, [r0, #28]
 80068c4:	68cd      	ldr	r5, [r1, #12]
 80068c6:	f8d1 a018 	ldr.w	sl, [r1, #24]
 80068ca:	f8b5 c008 	ldrh.w	ip, [r5, #8]
 80068ce:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
 80068d2:	b095      	sub	sp, #84	@ 0x54
 80068d4:	960d      	str	r6, [sp, #52]	@ 0x34
 80068d6:	8c06      	ldrh	r6, [r0, #32]
 80068d8:	960e      	str	r6, [sp, #56]	@ 0x38
 80068da:	88be      	ldrh	r6, [r7, #4]
 80068dc:	960f      	str	r6, [sp, #60]	@ 0x3c
 80068de:	883e      	ldrh	r6, [r7, #0]
 80068e0:	9610      	str	r6, [sp, #64]	@ 0x40
 80068e2:	8c86      	ldrh	r6, [r0, #36]	@ 0x24
 80068e4:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 80068e6:	9611      	str	r6, [sp, #68]	@ 0x44
 80068e8:	9012      	str	r0, [sp, #72]	@ 0x48
 80068ea:	680e      	ldr	r6, [r1, #0]
 80068ec:	2c00      	cmp	r4, #0
 80068ee:	d060      	beq.n	80069b2 <forward_ap_integer_INT8+0x126>
 80068f0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80068f4:	f1b9 0f00 	cmp.w	r9, #0
 80068f8:	d043      	beq.n	8006982 <forward_ap_integer_INT8+0xf6>
 80068fa:	8865      	ldrh	r5, [r4, #2]
 80068fc:	2d00      	cmp	r5, #0
 80068fe:	d06e      	beq.n	80069de <forward_ap_integer_INT8+0x152>
 8006900:	f8d9 1000 	ldr.w	r1, [r9]
 8006904:	ed91 0a00 	vldr	s0, [r1]
 8006908:	2e00      	cmp	r6, #0
 800690a:	d06c      	beq.n	80069e6 <forward_ap_integer_INT8+0x15a>
 800690c:	6877      	ldr	r7, [r6, #4]
 800690e:	2f00      	cmp	r7, #0
 8006910:	d03e      	beq.n	8006990 <forward_ap_integer_INT8+0x104>
 8006912:	8871      	ldrh	r1, [r6, #2]
 8006914:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006916:	2900      	cmp	r1, #0
 8006918:	d053      	beq.n	80069c2 <forward_ap_integer_INT8+0x136>
 800691a:	683d      	ldr	r5, [r7, #0]
 800691c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006920:	f8da 1008 	ldr.w	r1, [sl, #8]
 8006924:	edd5 0a00 	vldr	s1, [r5]
 8006928:	f1b9 0f00 	cmp.w	r9, #0
 800692c:	d055      	beq.n	80069da <forward_ap_integer_INT8+0x14e>
 800692e:	8864      	ldrh	r4, [r4, #2]
 8006930:	2c00      	cmp	r4, #0
 8006932:	d039      	beq.n	80069a8 <forward_ap_integer_INT8+0x11c>
 8006934:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8006938:	f994 4000 	ldrsb.w	r4, [r4]
 800693c:	2e00      	cmp	r6, #0
 800693e:	d036      	beq.n	80069ae <forward_ap_integer_INT8+0x122>
 8006940:	2f00      	cmp	r7, #0
 8006942:	d034      	beq.n	80069ae <forward_ap_integer_INT8+0x122>
 8006944:	8875      	ldrh	r5, [r6, #2]
 8006946:	9513      	str	r5, [sp, #76]	@ 0x4c
 8006948:	9d13      	ldr	r5, [sp, #76]	@ 0x4c
 800694a:	b115      	cbz	r5, 8006952 <forward_ap_integer_INT8+0xc6>
 800694c:	687d      	ldr	r5, [r7, #4]
 800694e:	f995 5000 	ldrsb.w	r5, [r5]
 8006952:	e9cd 4509 	strd	r4, r5, [sp, #36]	@ 0x24
 8006956:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8006958:	9406      	str	r4, [sp, #24]
 800695a:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800695c:	9405      	str	r4, [sp, #20]
 800695e:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8006960:	9404      	str	r4, [sp, #16]
 8006962:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8006964:	9403      	str	r4, [sp, #12]
 8006966:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8006968:	9402      	str	r4, [sp, #8]
 800696a:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800696c:	e9cd ce07 	strd	ip, lr, [sp, #28]
 8006970:	e9cd 8400 	strd	r8, r4, [sp]
 8006974:	f004 fa28 	bl	800adc8 <st_int8_avepool>
 8006978:	b015      	add	sp, #84	@ 0x54
 800697a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800697e:	6853      	ldr	r3, [r2, #4]
 8006980:	deff      	udf	#255	@ 0xff
 8006982:	2e00      	cmp	r6, #0
 8006984:	d039      	beq.n	80069fa <forward_ap_integer_INT8+0x16e>
 8006986:	6877      	ldr	r7, [r6, #4]
 8006988:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 800698c:	2f00      	cmp	r7, #0
 800698e:	d1c0      	bne.n	8006912 <forward_ap_integer_INT8+0x86>
 8006990:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006994:	f8da 1008 	ldr.w	r1, [sl, #8]
 8006998:	f1b9 0f00 	cmp.w	r9, #0
 800699c:	d05c      	beq.n	8006a58 <forward_ap_integer_INT8+0x1cc>
 800699e:	8864      	ldrh	r4, [r4, #2]
 80069a0:	2c00      	cmp	r4, #0
 80069a2:	d152      	bne.n	8006a4a <forward_ap_integer_INT8+0x1be>
 80069a4:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069a8:	2400      	movs	r4, #0
 80069aa:	2f00      	cmp	r7, #0
 80069ac:	d1ca      	bne.n	8006944 <forward_ap_integer_INT8+0xb8>
 80069ae:	2500      	movs	r5, #0
 80069b0:	e7cf      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 80069b2:	b316      	cbz	r6, 80069fa <forward_ap_integer_INT8+0x16e>
 80069b4:	6877      	ldr	r7, [r6, #4]
 80069b6:	b35f      	cbz	r7, 8006a10 <forward_ap_integer_INT8+0x184>
 80069b8:	8871      	ldrh	r1, [r6, #2]
 80069ba:	9113      	str	r1, [sp, #76]	@ 0x4c
 80069bc:	bb99      	cbnz	r1, 8006a26 <forward_ap_integer_INT8+0x19a>
 80069be:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069c2:	f8db 0008 	ldr.w	r0, [fp, #8]
 80069c6:	f8da 1008 	ldr.w	r1, [sl, #8]
 80069ca:	b194      	cbz	r4, 80069f2 <forward_ap_integer_INT8+0x166>
 80069cc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80069d0:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069d4:	f1b9 0f00 	cmp.w	r9, #0
 80069d8:	d1a9      	bne.n	800692e <forward_ap_integer_INT8+0xa2>
 80069da:	464c      	mov	r4, r9
 80069dc:	e7b4      	b.n	8006948 <forward_ap_integer_INT8+0xbc>
 80069de:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069e2:	2e00      	cmp	r6, #0
 80069e4:	d192      	bne.n	800690c <forward_ap_integer_INT8+0x80>
 80069e6:	f8db 0008 	ldr.w	r0, [fp, #8]
 80069ea:	f8da 1008 	ldr.w	r1, [sl, #8]
 80069ee:	bb25      	cbnz	r5, 8006a3a <forward_ap_integer_INT8+0x1ae>
 80069f0:	462c      	mov	r4, r5
 80069f2:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069f6:	4625      	mov	r5, r4
 80069f8:	e7ab      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 80069fa:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 80069fe:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006a02:	f8da 1008 	ldr.w	r1, [sl, #8]
 8006a06:	4634      	mov	r4, r6
 8006a08:	eef0 0a40 	vmov.f32	s1, s0
 8006a0c:	4635      	mov	r5, r6
 8006a0e:	e7a0      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 8006a10:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 8006a14:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006a18:	f8da 1008 	ldr.w	r1, [sl, #8]
 8006a1c:	463c      	mov	r4, r7
 8006a1e:	eef0 0a40 	vmov.f32	s1, s0
 8006a22:	463d      	mov	r5, r7
 8006a24:	e795      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 8006a26:	683d      	ldr	r5, [r7, #0]
 8006a28:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006a2c:	f8da 1008 	ldr.w	r1, [sl, #8]
 8006a30:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 8006a34:	edd5 0a00 	vldr	s1, [r5]
 8006a38:	e788      	b.n	800694c <forward_ap_integer_INT8+0xc0>
 8006a3a:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8006a3e:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 8006a42:	f994 4000 	ldrsb.w	r4, [r4]
 8006a46:	4635      	mov	r5, r6
 8006a48:	e783      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 8006a4a:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8006a4e:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 8006a52:	f994 4000 	ldrsb.w	r4, [r4]
 8006a56:	e7aa      	b.n	80069ae <forward_ap_integer_INT8+0x122>
 8006a58:	eddf 0a04 	vldr	s1, [pc, #16]	@ 8006a6c <forward_ap_integer_INT8+0x1e0>
 8006a5c:	464c      	mov	r4, r9
 8006a5e:	464d      	mov	r5, r9
 8006a60:	e777      	b.n	8006952 <forward_ap_integer_INT8+0xc6>
 8006a62:	2300      	movs	r3, #0
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	deff      	udf	#255	@ 0xff
 8006a68:	68d3      	ldr	r3, [r2, #12]
 8006a6a:	deff      	udf	#255	@ 0xff
 8006a6c:	00000000 	.word	0x00000000

08006a70 <forward_lite_conv2d_deep_3x3_sssa8_ch>:
 8006a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a74:	b097      	sub	sp, #92	@ 0x5c
 8006a76:	461d      	mov	r5, r3
 8006a78:	9311      	str	r3, [sp, #68]	@ 0x44
 8006a7a:	f99d 3090 	ldrsb.w	r3, [sp, #144]	@ 0x90
 8006a7e:	f8bd 8084 	ldrh.w	r8, [sp, #132]	@ 0x84
 8006a82:	f8dd 90ac 	ldr.w	r9, [sp, #172]	@ 0xac
 8006a86:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8006a88:	9e26      	ldr	r6, [sp, #152]	@ 0x98
 8006a8a:	4604      	mov	r4, r0
 8006a8c:	005b      	lsls	r3, r3, #1
 8006a8e:	f8bd 00a0 	ldrh.w	r0, [sp, #160]	@ 0xa0
 8006a92:	9015      	str	r0, [sp, #84]	@ 0x54
 8006a94:	3301      	adds	r3, #1
 8006a96:	eb09 00c8 	add.w	r0, r9, r8, lsl #3
 8006a9a:	f849 3028 	str.w	r3, [r9, r8, lsl #2]
 8006a9e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006aa0:	f99d 308c 	ldrsb.w	r3, [sp, #140]	@ 0x8c
 8006aa4:	9312      	str	r3, [sp, #72]	@ 0x48
 8006aa6:	eb09 0088 	add.w	r0, r9, r8, lsl #2
 8006aaa:	f89d 3094 	ldrb.w	r3, [sp, #148]	@ 0x94
 8006aae:	9010      	str	r0, [sp, #64]	@ 0x40
 8006ab0:	eba2 0248 	sub.w	r2, r2, r8, lsl #1
 8006ab4:	9829      	ldr	r0, [sp, #164]	@ 0xa4
 8006ab6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ab8:	468a      	mov	sl, r1
 8006aba:	444a      	add	r2, r9
 8006abc:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 8006ac0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ac2:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006ac4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006ac6:	9314      	str	r3, [sp, #80]	@ 0x50
 8006ac8:	fb15 f70a 	smulbb	r7, r5, sl
 8006acc:	b338      	cbz	r0, 8006b1e <forward_lite_conv2d_deep_3x3_sssa8_ch+0xae>
 8006ace:	b2bf      	uxth	r7, r7
 8006ad0:	2500      	movs	r5, #0
 8006ad2:	fb08 fb03 	mul.w	fp, r8, r3
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ada:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006adc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ade:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ae0:	9222      	str	r2, [sp, #136]	@ 0x88
 8006ae2:	e9cd a309 	strd	sl, r3, [sp, #36]	@ 0x24
 8006ae6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ae8:	9308      	str	r3, [sp, #32]
 8006aea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006aec:	9120      	str	r1, [sp, #128]	@ 0x80
 8006aee:	e9cd 7306 	strd	r7, r3, [sp, #24]
 8006af2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006af4:	9305      	str	r3, [sp, #20]
 8006af6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006af8:	9304      	str	r3, [sp, #16]
 8006afa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006afc:	e9cd 8302 	strd	r8, r3, [sp, #8]
 8006b00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b02:	4620      	mov	r0, r4
 8006b04:	e9cd 9300 	strd	r9, r3, [sp]
 8006b08:	4633      	mov	r3, r6
 8006b0a:	f003 fa5b 	bl	8009fc4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t>
 8006b0e:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8006b10:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006b12:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006b14:	3501      	adds	r5, #1
 8006b16:	42ab      	cmp	r3, r5
 8006b18:	445e      	add	r6, fp
 8006b1a:	443c      	add	r4, r7
 8006b1c:	d1db      	bne.n	8006ad6 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x66>
 8006b1e:	b017      	add	sp, #92	@ 0x5c
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b24 <forward_lite_conv2d_sssa8_ch>:
 8006b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b28:	ed2d 8b08 	vpush	{d8-d11}
 8006b2c:	b0d5      	sub	sp, #340	@ 0x154
 8006b2e:	4699      	mov	r9, r3
 8006b30:	f8dd a1d8 	ldr.w	sl, [sp, #472]	@ 0x1d8
 8006b34:	f8bd 319c 	ldrh.w	r3, [sp, #412]	@ 0x19c
 8006b38:	9215      	str	r2, [sp, #84]	@ 0x54
 8006b3a:	9a77      	ldr	r2, [sp, #476]	@ 0x1dc
 8006b3c:	f8bd 61d0 	ldrh.w	r6, [sp, #464]	@ 0x1d0
 8006b40:	9013      	str	r0, [sp, #76]	@ 0x4c
 8006b42:	ebaa 0543 	sub.w	r5, sl, r3, lsl #1
 8006b46:	4415      	add	r5, r2
 8006b48:	f8bd 21a0 	ldrh.w	r2, [sp, #416]	@ 0x1a0
 8006b4c:	9226      	str	r2, [sp, #152]	@ 0x98
 8006b4e:	f8bd 21a4 	ldrh.w	r2, [sp, #420]	@ 0x1a4
 8006b52:	9229      	str	r2, [sp, #164]	@ 0xa4
 8006b54:	f8bd 21a8 	ldrh.w	r2, [sp, #424]	@ 0x1a8
 8006b58:	9211      	str	r2, [sp, #68]	@ 0x44
 8006b5a:	4688      	mov	r8, r1
 8006b5c:	f8bd 21ac 	ldrh.w	r2, [sp, #428]	@ 0x1ac
 8006b60:	f89d 11c4 	ldrb.w	r1, [sp, #452]	@ 0x1c4
 8006b64:	9225      	str	r2, [sp, #148]	@ 0x94
 8006b66:	f8bd 21b0 	ldrh.w	r2, [sp, #432]	@ 0x1b0
 8006b6a:	f8bd 01cc 	ldrh.w	r0, [sp, #460]	@ 0x1cc
 8006b6e:	9220      	str	r2, [sp, #128]	@ 0x80
 8006b70:	ee09 3a90 	vmov	s19, r3
 8006b74:	f8bd 21b4 	ldrh.w	r2, [sp, #436]	@ 0x1b4
 8006b78:	9628      	str	r6, [sp, #160]	@ 0xa0
 8006b7a:	005e      	lsls	r6, r3, #1
 8006b7c:	07cb      	lsls	r3, r1, #31
 8006b7e:	922a      	str	r2, [sp, #168]	@ 0xa8
 8006b80:	f99d b1bc 	ldrsb.w	fp, [sp, #444]	@ 0x1bc
 8006b84:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 8006b86:	f99d 41c0 	ldrsb.w	r4, [sp, #448]	@ 0x1c0
 8006b8a:	f8bd 71d4 	ldrh.w	r7, [sp, #468]	@ 0x1d4
 8006b8e:	9124      	str	r1, [sp, #144]	@ 0x90
 8006b90:	9010      	str	r0, [sp, #64]	@ 0x40
 8006b92:	f140 8463 	bpl.w	800745c <forward_lite_conv2d_sssa8_ch+0x938>
 8006b96:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 8006b98:	1c83      	adds	r3, r0, #2
 8006b9a:	3102      	adds	r1, #2
 8006b9c:	fb01 f303 	mul.w	r3, r1, r3
 8006ba0:	931c      	str	r3, [sp, #112]	@ 0x70
 8006ba2:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 8006ba4:	9966      	ldr	r1, [sp, #408]	@ 0x198
 8006ba6:	9201      	str	r2, [sp, #4]
 8006ba8:	e9cd b302 	strd	fp, r3, [sp, #8]
 8006bac:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8006bae:	9300      	str	r3, [sp, #0]
 8006bb0:	ee19 2a90 	vmov	r2, s19
 8006bb4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006bb6:	4648      	mov	r0, r9
 8006bb8:	f001 faea 	bl	8008190 <st_sssa8_ch_convolve_rank1upd>
 8006bbc:	ee19 2a90 	vmov	r2, s19
 8006bc0:	9977      	ldr	r1, [sp, #476]	@ 0x1dc
 8006bc2:	9826      	ldr	r0, [sp, #152]	@ 0x98
 8006bc4:	18b3      	adds	r3, r6, r2
 8006bc6:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8006bca:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8006bcc:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bce:	fb10 f303 	smulbb	r3, r0, r3
 8006bd2:	fb13 f309 	smulbb	r3, r3, r9
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006bda:	ebc2 7342 	rsb	r3, r2, r2, lsl #29
 8006bde:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8006be2:	ee0a 3a90 	vmov	s21, r3
 8006be6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8006bea:	9323      	str	r3, [sp, #140]	@ 0x8c
 8006bec:	b1d2      	cbz	r2, 8006c24 <forward_lite_conv2d_sssa8_ch+0x100>
 8006bee:	1d19      	adds	r1, r3, #4
 8006bf0:	eb05 0c06 	add.w	ip, r5, r6
 8006bf4:	f04f 0e01 	mov.w	lr, #1
 8006bf8:	f935 3b02 	ldrsh.w	r3, [r5], #2
 8006bfc:	1e5a      	subs	r2, r3, #1
 8006bfe:	b292      	uxth	r2, r2
 8006c00:	fa0e f003 	lsl.w	r0, lr, r3
 8006c04:	2a14      	cmp	r2, #20
 8006c06:	fa04 f303 	lsl.w	r3, r4, r3
 8006c0a:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8006c0e:	f200 818f 	bhi.w	8006f30 <forward_lite_conv2d_sssa8_ch+0x40c>
 8006c12:	4565      	cmp	r5, ip
 8006c14:	f841 3c04 	str.w	r3, [r1, #-4]
 8006c18:	f101 0104 	add.w	r1, r1, #4
 8006c1c:	d1ec      	bne.n	8006bf8 <forward_lite_conv2d_sssa8_ch+0xd4>
 8006c1e:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 8006c20:	eb03 050a 	add.w	r5, r3, sl
 8006c24:	1bab      	subs	r3, r5, r6
 8006c26:	9322      	str	r3, [sp, #136]	@ 0x88
 8006c28:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c2a:	9335      	str	r3, [sp, #212]	@ 0xd4
 8006c2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c2e:	933a      	str	r3, [sp, #232]	@ 0xe8
 8006c30:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006c32:	9339      	str	r3, [sp, #228]	@ 0xe4
 8006c34:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c36:	934c      	str	r3, [sp, #304]	@ 0x130
 8006c38:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8006c3a:	934d      	str	r3, [sp, #308]	@ 0x134
 8006c3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c3e:	934e      	str	r3, [sp, #312]	@ 0x138
 8006c40:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8006c42:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 8006c44:	9d29      	ldr	r5, [sp, #164]	@ 0xa4
 8006c46:	934f      	str	r3, [sp, #316]	@ 0x13c
 8006c48:	ab3c      	add	r3, sp, #240	@ 0xf0
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	aa34      	add	r2, sp, #208	@ 0xd0
 8006c4e:	ab38      	add	r3, sp, #224	@ 0xe0
 8006c50:	a94a      	add	r1, sp, #296	@ 0x128
 8006c52:	a840      	add	r0, sp, #256	@ 0x100
 8006c54:	943e      	str	r4, [sp, #248]	@ 0xf8
 8006c56:	953d      	str	r5, [sp, #244]	@ 0xf4
 8006c58:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
 8006c5c:	f002 f920 	bl	8008ea0 <ai_padding_opt_init>
 8006c60:	ee19 2a90 	vmov	r2, s19
 8006c64:	462b      	mov	r3, r5
 8006c66:	fb05 f504 	mul.w	r5, r5, r4
 8006c6a:	fb09 fa04 	mul.w	sl, r9, r4
 8006c6e:	fb09 f405 	mul.w	r4, r9, r5
 8006c72:	fb02 f404 	mul.w	r4, r2, r4
 8006c76:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c78:	fb0a f303 	mul.w	r3, sl, r3
 8006c7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006c80:	ee0a 3a10 	vmov	s20, r3
 8006c84:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c86:	f5b4 6f20 	cmp.w	r4, #2560	@ 0xa00
 8006c8a:	f003 0202 	and.w	r2, r3, #2
 8006c8e:	bfa8      	it	ge
 8006c90:	f44f 6420 	movge.w	r4, #2560	@ 0xa00
 8006c94:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006c98:	2f01      	cmp	r7, #1
 8006c9a:	922f      	str	r2, [sp, #188]	@ 0xbc
 8006c9c:	931e      	str	r3, [sp, #120]	@ 0x78
 8006c9e:	f000 83c8 	beq.w	8007432 <forward_lite_conv2d_sssa8_ch+0x90e>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	932e      	str	r3, [sp, #184]	@ 0xb8
 8006ca6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	f240 8273 	bls.w	8007194 <forward_lite_conv2d_sssa8_ch+0x670>
 8006cae:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006cb0:	fbb4 f3f3 	udiv	r3, r4, r3
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	ee19 3a90 	vmov	r3, s19
 8006cbc:	4299      	cmp	r1, r3
 8006cbe:	bf28      	it	cs
 8006cc0:	4619      	movcs	r1, r3
 8006cc2:	fbb3 f2f1 	udiv	r2, r3, r1
 8006cc6:	fb01 3312 	mls	r3, r1, r2, r3
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	b292      	uxth	r2, r2
 8006cce:	911f      	str	r1, [sp, #124]	@ 0x7c
 8006cd0:	922c      	str	r2, [sp, #176]	@ 0xb0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	f040 8141 	bne.w	8006f5a <forward_lite_conv2d_sssa8_ch+0x436>
 8006cd8:	4613      	mov	r3, r2
 8006cda:	3a01      	subs	r2, #1
 8006cdc:	b292      	uxth	r2, r2
 8006cde:	922c      	str	r2, [sp, #176]	@ 0xb0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f000 823e 	beq.w	8007162 <forward_lite_conv2d_sssa8_ch+0x63e>
 8006ce6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ce8:	edcd 9a2d 	vstr	s19, [sp, #180]	@ 0xb4
 8006cec:	fb09 f505 	mul.w	r5, r9, r5
 8006cf0:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8006cf4:	fa0f f68b 	sxth.w	r6, fp
 8006cf8:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006cfa:	f009 0303 	and.w	r3, r9, #3
 8006cfe:	9312      	str	r3, [sp, #72]	@ 0x48
 8006d00:	ea4f 0b49 	mov.w	fp, r9, lsl #1
 8006d04:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8006d08:	ee09 9a10 	vmov	s18, r9
 8006d0c:	ee0b 6a10 	vmov	s22, r6
 8006d10:	9318      	str	r3, [sp, #96]	@ 0x60
 8006d12:	f8cd b0ac 	str.w	fp, [sp, #172]	@ 0xac
 8006d16:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8006d1a:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8006d1c:	b953      	cbnz	r3, 8006d34 <forward_lite_conv2d_sssa8_ch+0x210>
 8006d1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f040 822f 	bne.w	8007184 <forward_lite_conv2d_sssa8_ch+0x660>
 8006d26:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006d28:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006d2a:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006d2c:	ee1a 1a10 	vmov	r1, s20
 8006d30:	f001 fffe 	bl	8008d30 <st_int8_to16_dual_interleaved>
 8006d34:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	f000 8218 	beq.w	800716c <forward_lite_conv2d_sssa8_ch+0x648>
 8006d3c:	9b72      	ldr	r3, [sp, #456]	@ 0x1c8
 8006d3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d40:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 80bf 	beq.w	8006ec6 <forward_lite_conv2d_sssa8_ch+0x3a2>
 8006d48:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8006d4a:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006d4c:	425b      	negs	r3, r3
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	2400      	movs	r4, #0
 8006d52:	ee08 aa90 	vmov	s17, sl
 8006d56:	9321      	str	r3, [sp, #132]	@ 0x84
 8006d58:	4626      	mov	r6, r4
 8006d5a:	a840      	add	r0, sp, #256	@ 0x100
 8006d5c:	f002 f8f8 	bl	8008f50 <ai_padding_opt_phase1>
 8006d60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	f000 81f3 	beq.w	800714e <forward_lite_conv2d_sssa8_ch+0x62a>
 8006d68:	b2a3      	uxth	r3, r4
 8006d6a:	9327      	str	r3, [sp, #156]	@ 0x9c
 8006d6c:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	@ 0xa4
 8006d70:	1a9b      	subs	r3, r3, r2
 8006d72:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8006d74:	fb06 3302 	mla	r3, r6, r2, r3
 8006d78:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d7c:	f9bd 2084 	ldrsh.w	r2, [sp, #132]	@ 0x84
 8006d80:	9216      	str	r2, [sp, #88]	@ 0x58
 8006d82:	425b      	negs	r3, r3
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d88:	2300      	movs	r3, #0
 8006d8a:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d8c:	9314      	str	r3, [sp, #80]	@ 0x50
 8006d8e:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f000 80e6 	beq.w	8006f62 <forward_lite_conv2d_sssa8_ch+0x43e>
 8006d96:	3b01      	subs	r3, #1
 8006d98:	9340      	str	r3, [sp, #256]	@ 0x100
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 8006da0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006da2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006da4:	4293      	cmp	r3, r2
 8006da6:	f280 80ea 	bge.w	8006f7e <forward_lite_conv2d_sssa8_ch+0x45a>
 8006daa:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006dac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006dae:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006db0:	f8dd 90ac 	ldr.w	r9, [sp, #172]	@ 0xac
 8006db4:	fb01 3402 	mla	r4, r1, r2, r3
 8006db8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dba:	f9bd 202c 	ldrsh.w	r2, [sp, #44]	@ 0x2c
 8006dbe:	1ae4      	subs	r4, r4, r3
 8006dc0:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
 8006dc4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006dc6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006dc8:	ee19 7a10 	vmov	r7, s18
 8006dcc:	ee1b 8a10 	vmov	r8, s22
 8006dd0:	461e      	mov	r6, r3
 8006dd2:	4693      	mov	fp, r2
 8006dd4:	455c      	cmp	r4, fp
 8006dd6:	dd35      	ble.n	8006e44 <forward_lite_conv2d_sssa8_ch+0x320>
 8006dd8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006dda:	2e00      	cmp	r6, #0
 8006ddc:	fb02 f203 	mul.w	r2, r2, r3
 8006de0:	920a      	str	r2, [sp, #40]	@ 0x28
 8006de2:	f2c0 817c 	blt.w	80070de <forward_lite_conv2d_sssa8_ch+0x5ba>
 8006de6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	f000 8125 	beq.w	8007038 <forward_lite_conv2d_sssa8_ch+0x514>
 8006dee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006df0:	429a      	cmp	r2, r3
 8006df2:	46da      	mov	sl, fp
 8006df4:	f340 80a4 	ble.w	8006f40 <forward_lite_conv2d_sssa8_ch+0x41c>
 8006df8:	46dc      	mov	ip, fp
 8006dfa:	961d      	str	r6, [sp, #116]	@ 0x74
 8006dfc:	e011      	b.n	8006e22 <forward_lite_conv2d_sssa8_ch+0x2fe>
 8006dfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e02:	4566      	cmp	r6, ip
 8006e04:	4463      	add	r3, ip
 8006e06:	dd12      	ble.n	8006e2e <forward_lite_conv2d_sssa8_ch+0x30a>
 8006e08:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8006e0a:	f10a 0a01 	add.w	sl, sl, #1
 8006e0e:	fa0f fa8a 	sxth.w	sl, sl
 8006e12:	fb07 0003 	mla	r0, r7, r3, r0
 8006e16:	f001 fdff 	bl	8008a18 <st_int8_to16_no_shift>
 8006e1a:	45a2      	cmp	sl, r4
 8006e1c:	444d      	add	r5, r9
 8006e1e:	46d4      	mov	ip, sl
 8006e20:	da0f      	bge.n	8006e42 <forward_lite_conv2d_sssa8_ch+0x31e>
 8006e22:	f1ba 0f00 	cmp.w	sl, #0
 8006e26:	463a      	mov	r2, r7
 8006e28:	4629      	mov	r1, r5
 8006e2a:	4640      	mov	r0, r8
 8006e2c:	dae7      	bge.n	8006dfe <forward_lite_conv2d_sssa8_ch+0x2da>
 8006e2e:	f10a 0a01 	add.w	sl, sl, #1
 8006e32:	fa0f fa8a 	sxth.w	sl, sl
 8006e36:	f004 f9c5 	bl	800b1c4 <arm_fill_q15>
 8006e3a:	45a2      	cmp	sl, r4
 8006e3c:	444d      	add	r5, r9
 8006e3e:	46d4      	mov	ip, sl
 8006e40:	dbef      	blt.n	8006e22 <forward_lite_conv2d_sssa8_ch+0x2fe>
 8006e42:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 8006e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e46:	3601      	adds	r6, #1
 8006e48:	b236      	sxth	r6, r6
 8006e4a:	4296      	cmp	r6, r2
 8006e4c:	4633      	mov	r3, r6
 8006e4e:	dbc1      	blt.n	8006dd4 <forward_lite_conv2d_sssa8_ch+0x2b0>
 8006e50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006e52:	42ab      	cmp	r3, r5
 8006e54:	f000 809a 	beq.w	8006f8c <forward_lite_conv2d_sssa8_ch+0x468>
 8006e58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	b21a      	sxth	r2, r3
 8006e60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e62:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e64:	440b      	add	r3, r1
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e6a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e6c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	dc8d      	bgt.n	8006d8e <forward_lite_conv2d_sssa8_ch+0x26a>
 8006e72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e74:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8006e76:	9c27      	ldr	r4, [sp, #156]	@ 0x9c
 8006e78:	4413      	add	r3, r2
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	3401      	adds	r4, #1
 8006e7e:	9321      	str	r3, [sp, #132]	@ 0x84
 8006e80:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006e82:	b224      	sxth	r4, r4
 8006e84:	42a3      	cmp	r3, r4
 8006e86:	4626      	mov	r6, r4
 8006e88:	f73f af67 	bgt.w	8006d5a <forward_lite_conv2d_sssa8_ch+0x236>
 8006e8c:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8006e8e:	42a9      	cmp	r1, r5
 8006e90:	ee18 aa90 	vmov	sl, s17
 8006e94:	d017      	beq.n	8006ec6 <forward_lite_conv2d_sssa8_ch+0x3a2>
 8006e96:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006e98:	9307      	str	r3, [sp, #28]
 8006e9a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006e9c:	9306      	str	r3, [sp, #24]
 8006e9e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006ea0:	9305      	str	r3, [sp, #20]
 8006ea2:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 8006ea4:	9304      	str	r3, [sp, #16]
 8006ea6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006ea8:	9303      	str	r3, [sp, #12]
 8006eaa:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006eac:	9302      	str	r3, [sp, #8]
 8006eae:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006eb0:	9301      	str	r3, [sp, #4]
 8006eb2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	ee1a 2a90 	vmov	r2, s21
 8006eba:	ee19 3a90 	vmov	r3, s19
 8006ebe:	ee1a 0a10 	vmov	r0, s20
 8006ec2:	f002 fc5b 	bl	800977c <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 8006ec6:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8006ec8:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8006eca:	1a9b      	subs	r3, r3, r2
 8006ecc:	b299      	uxth	r1, r3
 8006ece:	428a      	cmp	r2, r1
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	bf28      	it	cs
 8006ed4:	460b      	movcs	r3, r1
 8006ed6:	912d      	str	r1, [sp, #180]	@ 0xb4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f000 813b 	beq.w	8007154 <forward_lite_conv2d_sssa8_ch+0x630>
 8006ede:	9966      	ldr	r1, [sp, #408]	@ 0x198
 8006ee0:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8006ee2:	fb02 1100 	mla	r1, r2, r0, r1
 8006ee6:	9166      	str	r1, [sp, #408]	@ 0x198
 8006ee8:	ee1a 1a90 	vmov	r1, s21
 8006eec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006ef0:	ee0a 1a90 	vmov	s21, r1
 8006ef4:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8006ef6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8006efa:	9122      	str	r1, [sp, #136]	@ 0x88
 8006efc:	9977      	ldr	r1, [sp, #476]	@ 0x1dc
 8006efe:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f02:	9177      	str	r1, [sp, #476]	@ 0x1dc
 8006f04:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8006f06:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f0a:	9123      	str	r1, [sp, #140]	@ 0x8c
 8006f0c:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8006f0e:	2900      	cmp	r1, #0
 8006f10:	f000 8132 	beq.w	8007178 <forward_lite_conv2d_sssa8_ch+0x654>
 8006f14:	9972      	ldr	r1, [sp, #456]	@ 0x1c8
 8006f16:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8006f18:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006f1a:	fb00 1202 	mla	r2, r0, r2, r1
 8006f1e:	9272      	str	r2, [sp, #456]	@ 0x1c8
 8006f20:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8006f22:	1e53      	subs	r3, r2, #1
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2a00      	cmp	r2, #0
 8006f28:	f000 811b 	beq.w	8007162 <forward_lite_conv2d_sssa8_ch+0x63e>
 8006f2c:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006f2e:	e6f4      	b.n	8006d1a <forward_lite_conv2d_sssa8_ch+0x1f6>
 8006f30:	4565      	cmp	r5, ip
 8006f32:	f841 4c04 	str.w	r4, [r1, #-4]
 8006f36:	f101 0104 	add.w	r1, r1, #4
 8006f3a:	f47f ae5d 	bne.w	8006bf8 <forward_lite_conv2d_sssa8_ch+0xd4>
 8006f3e:	e66e      	b.n	8006c1e <forward_lite_conv2d_sssa8_ch+0xfa>
 8006f40:	f10a 0a01 	add.w	sl, sl, #1
 8006f44:	4629      	mov	r1, r5
 8006f46:	463a      	mov	r2, r7
 8006f48:	4640      	mov	r0, r8
 8006f4a:	fa0f fa8a 	sxth.w	sl, sl
 8006f4e:	f004 f939 	bl	800b1c4 <arm_fill_q15>
 8006f52:	45a2      	cmp	sl, r4
 8006f54:	444d      	add	r5, r9
 8006f56:	dbf3      	blt.n	8006f40 <forward_lite_conv2d_sssa8_ch+0x41c>
 8006f58:	e774      	b.n	8006e44 <forward_lite_conv2d_sssa8_ch+0x320>
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	e6be      	b.n	8006ce0 <forward_lite_conv2d_sssa8_ch+0x1bc>
 8006f62:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d133      	bne.n	8006fd0 <forward_lite_conv2d_sssa8_ch+0x4ac>
 8006f68:	9b42      	ldr	r3, [sp, #264]	@ 0x108
 8006f6a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	9342      	str	r3, [sp, #264]	@ 0x108
 8006f70:	2301      	movs	r3, #1
 8006f72:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 8006f76:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	f6ff af16 	blt.w	8006daa <forward_lite_conv2d_sssa8_ch+0x286>
 8006f7e:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
 8006f82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f84:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f86:	42ab      	cmp	r3, r5
 8006f88:	f47f af66 	bne.w	8006e58 <forward_lite_conv2d_sssa8_ch+0x334>
 8006f8c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006f8e:	2b03      	cmp	r3, #3
 8006f90:	f000 80b3 	beq.w	80070fa <forward_lite_conv2d_sssa8_ch+0x5d6>
 8006f94:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006f96:	9308      	str	r3, [sp, #32]
 8006f98:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006f9a:	9307      	str	r3, [sp, #28]
 8006f9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f9e:	9306      	str	r3, [sp, #24]
 8006fa0:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 8006fa2:	9305      	str	r3, [sp, #20]
 8006fa4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006fa6:	9304      	str	r3, [sp, #16]
 8006fa8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006faa:	9303      	str	r3, [sp, #12]
 8006fac:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006fae:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006fb0:	9302      	str	r3, [sp, #8]
 8006fb2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	ee1a 2a90 	vmov	r2, s21
 8006fbe:	ee19 3a90 	vmov	r3, s19
 8006fc2:	ee1a 0a10 	vmov	r0, s20
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	f001 ffdc 	bl	8008f84 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8006fcc:	901a      	str	r0, [sp, #104]	@ 0x68
 8006fce:	e743      	b.n	8006e58 <forward_lite_conv2d_sssa8_ch+0x334>
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	9341      	str	r3, [sp, #260]	@ 0x104
 8006fd4:	f8bd 3124 	ldrh.w	r3, [sp, #292]	@ 0x124
 8006fd8:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	f43f aedf 	beq.w	8006da0 <forward_lite_conv2d_sssa8_ch+0x27c>
 8006fe2:	f8bd 3038 	ldrh.w	r3, [sp, #56]	@ 0x38
 8006fe6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006fe8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fea:	f9bd 402c 	ldrsh.w	r4, [sp, #44]	@ 0x2c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d152      	bne.n	8007098 <forward_lite_conv2d_sssa8_ch+0x574>
 8006ff2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006ff4:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006ff6:	428b      	cmp	r3, r1
 8006ff8:	f6bf af2a 	bge.w	8006e50 <forward_lite_conv2d_sssa8_ch+0x32c>
 8006ffc:	ee18 2a90 	vmov	r2, s17
 8007000:	f8dd b060 	ldr.w	fp, [sp, #96]	@ 0x60
 8007004:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 8007008:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800700a:	ee19 8a10 	vmov	r8, s18
 800700e:	46aa      	mov	sl, r5
 8007010:	461e      	mov	r6, r3
 8007012:	4618      	mov	r0, r3
 8007014:	460d      	mov	r5, r1
 8007016:	fb00 4007 	mla	r0, r0, r7, r4
 800701a:	3601      	adds	r6, #1
 800701c:	fb08 9000 	mla	r0, r8, r0, r9
 8007020:	4651      	mov	r1, sl
 8007022:	b236      	sxth	r6, r6
 8007024:	920a      	str	r2, [sp, #40]	@ 0x28
 8007026:	f001 fd57 	bl	8008ad8 <st_int8_to16_no_shift_interleaved>
 800702a:	42ae      	cmp	r6, r5
 800702c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800702e:	44da      	add	sl, fp
 8007030:	4630      	mov	r0, r6
 8007032:	dbf0      	blt.n	8007016 <forward_lite_conv2d_sssa8_ch+0x4f2>
 8007034:	4655      	mov	r5, sl
 8007036:	e70b      	b.n	8006e50 <forward_lite_conv2d_sssa8_ch+0x32c>
 8007038:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800703a:	429a      	cmp	r2, r3
 800703c:	46da      	mov	sl, fp
 800703e:	dd1e      	ble.n	800707e <forward_lite_conv2d_sssa8_ch+0x55a>
 8007040:	46dc      	mov	ip, fp
 8007042:	961d      	str	r6, [sp, #116]	@ 0x74
 8007044:	e012      	b.n	800706c <forward_lite_conv2d_sssa8_ch+0x548>
 8007046:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800704a:	4566      	cmp	r6, ip
 800704c:	4463      	add	r3, ip
 800704e:	dd13      	ble.n	8007078 <forward_lite_conv2d_sssa8_ch+0x554>
 8007050:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007052:	fb07 0003 	mla	r0, r7, r3, r0
 8007056:	f001 fd3f 	bl	8008ad8 <st_int8_to16_no_shift_interleaved>
 800705a:	f10a 0a01 	add.w	sl, sl, #1
 800705e:	fa0f fa8a 	sxth.w	sl, sl
 8007062:	4554      	cmp	r4, sl
 8007064:	444d      	add	r5, r9
 8007066:	46d4      	mov	ip, sl
 8007068:	f77f aeeb 	ble.w	8006e42 <forward_lite_conv2d_sssa8_ch+0x31e>
 800706c:	f1ba 0f00 	cmp.w	sl, #0
 8007070:	4629      	mov	r1, r5
 8007072:	463a      	mov	r2, r7
 8007074:	4640      	mov	r0, r8
 8007076:	dae6      	bge.n	8007046 <forward_lite_conv2d_sssa8_ch+0x522>
 8007078:	f004 f8a4 	bl	800b1c4 <arm_fill_q15>
 800707c:	e7ed      	b.n	800705a <forward_lite_conv2d_sssa8_ch+0x536>
 800707e:	f10a 0a01 	add.w	sl, sl, #1
 8007082:	4629      	mov	r1, r5
 8007084:	463a      	mov	r2, r7
 8007086:	4640      	mov	r0, r8
 8007088:	fa0f fa8a 	sxth.w	sl, sl
 800708c:	f004 f89a 	bl	800b1c4 <arm_fill_q15>
 8007090:	45a2      	cmp	sl, r4
 8007092:	444d      	add	r5, r9
 8007094:	dbf3      	blt.n	800707e <forward_lite_conv2d_sssa8_ch+0x55a>
 8007096:	e6d5      	b.n	8006e44 <forward_lite_conv2d_sssa8_ch+0x320>
 8007098:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800709a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800709c:	428b      	cmp	r3, r1
 800709e:	f6bf aed7 	bge.w	8006e50 <forward_lite_conv2d_sssa8_ch+0x32c>
 80070a2:	ee18 2a90 	vmov	r2, s17
 80070a6:	f8dd b060 	ldr.w	fp, [sp, #96]	@ 0x60
 80070aa:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 80070ae:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80070b0:	ee19 8a10 	vmov	r8, s18
 80070b4:	46aa      	mov	sl, r5
 80070b6:	461e      	mov	r6, r3
 80070b8:	4618      	mov	r0, r3
 80070ba:	460d      	mov	r5, r1
 80070bc:	fb00 4007 	mla	r0, r0, r7, r4
 80070c0:	3601      	adds	r6, #1
 80070c2:	fb08 9000 	mla	r0, r8, r0, r9
 80070c6:	4651      	mov	r1, sl
 80070c8:	b236      	sxth	r6, r6
 80070ca:	920a      	str	r2, [sp, #40]	@ 0x28
 80070cc:	f001 fca4 	bl	8008a18 <st_int8_to16_no_shift>
 80070d0:	42ae      	cmp	r6, r5
 80070d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070d4:	44da      	add	sl, fp
 80070d6:	4630      	mov	r0, r6
 80070d8:	dbf0      	blt.n	80070bc <forward_lite_conv2d_sssa8_ch+0x598>
 80070da:	4655      	mov	r5, sl
 80070dc:	e6b8      	b.n	8006e50 <forward_lite_conv2d_sssa8_ch+0x32c>
 80070de:	46da      	mov	sl, fp
 80070e0:	f10a 0a01 	add.w	sl, sl, #1
 80070e4:	4629      	mov	r1, r5
 80070e6:	463a      	mov	r2, r7
 80070e8:	4640      	mov	r0, r8
 80070ea:	fa0f fa8a 	sxth.w	sl, sl
 80070ee:	f004 f869 	bl	800b1c4 <arm_fill_q15>
 80070f2:	45a2      	cmp	sl, r4
 80070f4:	444d      	add	r5, r9
 80070f6:	dbf3      	blt.n	80070e0 <forward_lite_conv2d_sssa8_ch+0x5bc>
 80070f8:	e6a4      	b.n	8006e44 <forward_lite_conv2d_sssa8_ch+0x320>
 80070fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070fc:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80070fe:	2b00      	cmp	r3, #0
 8007100:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007102:	9308      	str	r3, [sp, #32]
 8007104:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007106:	9307      	str	r3, [sp, #28]
 8007108:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800710a:	9306      	str	r3, [sp, #24]
 800710c:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 800710e:	9305      	str	r3, [sp, #20]
 8007110:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007112:	9304      	str	r3, [sp, #16]
 8007114:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007116:	9303      	str	r3, [sp, #12]
 8007118:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800711a:	9302      	str	r3, [sp, #8]
 800711c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	bf0c      	ite	eq
 8007122:	2302      	moveq	r3, #2
 8007124:	2300      	movne	r3, #0
 8007126:	ee1a 2a90 	vmov	r2, s21
 800712a:	9301      	str	r3, [sp, #4]
 800712c:	ee1a 0a10 	vmov	r0, s20
 8007130:	ee19 3a90 	vmov	r3, s19
 8007134:	f001 ff26 	bl	8008f84 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8007138:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800713a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800713c:	901a      	str	r0, [sp, #104]	@ 0x68
 800713e:	3b01      	subs	r3, #1
 8007140:	4293      	cmp	r3, r2
 8007142:	d102      	bne.n	800714a <forward_lite_conv2d_sssa8_ch+0x626>
 8007144:	4603      	mov	r3, r0
 8007146:	3302      	adds	r3, #2
 8007148:	931a      	str	r3, [sp, #104]	@ 0x68
 800714a:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800714c:	e684      	b.n	8006e58 <forward_lite_conv2d_sssa8_ch+0x334>
 800714e:	b2a3      	uxth	r3, r4
 8007150:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007152:	e68e      	b.n	8006e72 <forward_lite_conv2d_sssa8_ch+0x34e>
 8007154:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007156:	931f      	str	r3, [sp, #124]	@ 0x7c
 8007158:	1e53      	subs	r3, r2, #1
 800715a:	b29b      	uxth	r3, r3
 800715c:	2a00      	cmp	r2, #0
 800715e:	f47f aee5 	bne.w	8006f2c <forward_lite_conv2d_sssa8_ch+0x408>
 8007162:	b055      	add	sp, #340	@ 0x154
 8007164:	ecbd 8b08 	vpop	{d8-d11}
 8007168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800716c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800716e:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 8007170:	3303      	adds	r3, #3
 8007172:	18d3      	adds	r3, r2, r3
 8007174:	931a      	str	r3, [sp, #104]	@ 0x68
 8007176:	e5e3      	b.n	8006d40 <forward_lite_conv2d_sssa8_ch+0x21c>
 8007178:	4611      	mov	r1, r2
 800717a:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 800717c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800717e:	440a      	add	r2, r1
 8007180:	9272      	str	r2, [sp, #456]	@ 0x1c8
 8007182:	e6cd      	b.n	8006f20 <forward_lite_conv2d_sssa8_ch+0x3fc>
 8007184:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8007186:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007188:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800718a:	ee1a 1a10 	vmov	r1, s20
 800718e:	f001 fce5 	bl	8008b5c <st_int8_to16_dual>
 8007192:	e5cf      	b.n	8006d34 <forward_lite_conv2d_sssa8_ch+0x210>
 8007194:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007196:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007198:	ee19 1a90 	vmov	r1, s19
 800719c:	fb02 f303 	mul.w	r3, r2, r3
 80071a0:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 80071a2:	fb01 2303 	mla	r3, r1, r3, r2
 80071a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80071a8:	429a      	cmp	r2, r3
 80071aa:	f4bf ad80 	bcs.w	8006cae <forward_lite_conv2d_sssa8_ch+0x18a>
 80071ae:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80071b0:	fb03 f308 	mul.w	r3, r3, r8
 80071b4:	fb09 2303 	mla	r3, r9, r3, r2
 80071b8:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 80071ba:	429a      	cmp	r2, r3
 80071bc:	f4bf ad77 	bcs.w	8006cae <forward_lite_conv2d_sssa8_ch+0x18a>
 80071c0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80071c2:	fbb4 f3f3 	udiv	r3, r4, r3
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	4619      	mov	r1, r3
 80071ca:	ee19 3a90 	vmov	r3, s19
 80071ce:	4299      	cmp	r1, r3
 80071d0:	bf28      	it	cs
 80071d2:	4619      	movcs	r1, r3
 80071d4:	fbb3 f2f1 	udiv	r2, r3, r1
 80071d8:	fb01 3312 	mls	r3, r1, r2, r3
 80071dc:	b29b      	uxth	r3, r3
 80071de:	b292      	uxth	r2, r2
 80071e0:	9131      	str	r1, [sp, #196]	@ 0xc4
 80071e2:	922f      	str	r2, [sp, #188]	@ 0xbc
 80071e4:	b11b      	cbz	r3, 80071ee <forward_lite_conv2d_sssa8_ch+0x6ca>
 80071e6:	4613      	mov	r3, r2
 80071e8:	3301      	adds	r3, #1
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	932f      	str	r3, [sp, #188]	@ 0xbc
 80071ee:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d0b6      	beq.n	8007162 <forward_lite_conv2d_sssa8_ch+0x63e>
 80071f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071f6:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 80071fa:	fb09 f505 	mul.w	r5, r9, r5
 80071fe:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8007202:	9314      	str	r3, [sp, #80]	@ 0x50
 8007204:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8007206:	3b01      	subs	r3, #1
 8007208:	b29b      	uxth	r3, r3
 800720a:	9333      	str	r3, [sp, #204]	@ 0xcc
 800720c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800720e:	425b      	negs	r3, r3
 8007210:	b29b      	uxth	r3, r3
 8007212:	9330      	str	r3, [sp, #192]	@ 0xc0
 8007214:	f009 0303 	and.w	r3, r9, #3
 8007218:	fa0f f68b 	sxth.w	r6, fp
 800721c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800721e:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8007222:	2400      	movs	r4, #0
 8007224:	9316      	str	r3, [sp, #88]	@ 0x58
 8007226:	ee08 aa90 	vmov	s17, sl
 800722a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800722e:	ee09 9a10 	vmov	s18, r9
 8007232:	ee0b 6a90 	vmov	s23, r6
 8007236:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007238:	4625      	mov	r5, r4
 800723a:	a840      	add	r0, sp, #256	@ 0x100
 800723c:	f001 fe88 	bl	8008f50 <ai_padding_opt_phase1>
 8007240:	ee19 3a90 	vmov	r3, s19
 8007244:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 8007246:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007248:	fb03 f305 	mul.w	r3, r3, r5
 800724c:	fb01 2303 	mla	r3, r1, r3, r2
 8007250:	931d      	str	r3, [sp, #116]	@ 0x74
 8007252:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8007254:	b953      	cbnz	r3, 800726c <forward_lite_conv2d_sssa8_ch+0x748>
 8007256:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007258:	2b00      	cmp	r3, #0
 800725a:	f040 8216 	bne.w	800768a <forward_lite_conv2d_sssa8_ch+0xb66>
 800725e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007260:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007262:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007264:	ee1a 1a10 	vmov	r1, s20
 8007268:	f001 fd62 	bl	8008d30 <st_int8_to16_dual_interleaved>
 800726c:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 8216 	beq.w	80076a0 <forward_lite_conv2d_sssa8_ch+0xb7c>
 8007274:	b2a3      	uxth	r3, r4
 8007276:	9332      	str	r3, [sp, #200]	@ 0xc8
 8007278:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	@ 0xa4
 800727c:	1a9b      	subs	r3, r3, r2
 800727e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8007280:	edcd 9a2b 	vstr	s19, [sp, #172]	@ 0xac
 8007284:	fb05 3302 	mla	r3, r5, r2, r3
 8007288:	930d      	str	r3, [sp, #52]	@ 0x34
 800728a:	f9bd 30c0 	ldrsh.w	r3, [sp, #192]	@ 0xc0
 800728e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007290:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8007292:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007294:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007296:	9318      	str	r3, [sp, #96]	@ 0x60
 8007298:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800729a:	932d      	str	r3, [sp, #180]	@ 0xb4
 800729c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800729e:	931f      	str	r3, [sp, #124]	@ 0x7c
 80072a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80072a2:	9324      	str	r3, [sp, #144]	@ 0x90
 80072a4:	9b77      	ldr	r3, [sp, #476]	@ 0x1dc
 80072a6:	9321      	str	r3, [sp, #132]	@ 0x84
 80072a8:	eeb0 ba6a 	vmov.f32	s22, s21
 80072ac:	9a44      	ldr	r2, [sp, #272]	@ 0x110
 80072ae:	9241      	str	r2, [sp, #260]	@ 0x104
 80072b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80072b2:	9242      	str	r2, [sp, #264]	@ 0x108
 80072b4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80072b6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80072b8:	9340      	str	r3, [sp, #256]	@ 0x100
 80072ba:	2a00      	cmp	r2, #0
 80072bc:	f000 8193 	beq.w	80075e6 <forward_lite_conv2d_sssa8_ch+0xac2>
 80072c0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80072c2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80072c4:	4252      	negs	r2, r2
 80072c6:	b292      	uxth	r2, r2
 80072c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80072ca:	2100      	movs	r1, #0
 80072cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80072ce:	9217      	str	r2, [sp, #92]	@ 0x5c
 80072d0:	460a      	mov	r2, r1
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d070      	beq.n	80073b8 <forward_lite_conv2d_sssa8_ch+0x894>
 80072d6:	3b01      	subs	r3, #1
 80072d8:	9340      	str	r3, [sp, #256]	@ 0x100
 80072da:	2301      	movs	r3, #1
 80072dc:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 80072e0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80072e2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80072e4:	4283      	cmp	r3, r0
 80072e6:	da74      	bge.n	80073d2 <forward_lite_conv2d_sssa8_ch+0x8ae>
 80072e8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80072ea:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80072ec:	f8dd 90b0 	ldr.w	r9, [sp, #176]	@ 0xb0
 80072f0:	fb02 3200 	mla	r2, r2, r0, r3
 80072f4:	b28b      	uxth	r3, r1
 80072f6:	930e      	str	r3, [sp, #56]	@ 0x38
 80072f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072fa:	1ad5      	subs	r5, r2, r3
 80072fc:	f9bd 202c 	ldrsh.w	r2, [sp, #44]	@ 0x2c
 8007300:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007302:	ee19 7a10 	vmov	r7, s18
 8007306:	ee1b 8a90 	vmov	r8, s23
 800730a:	461e      	mov	r6, r3
 800730c:	4693      	mov	fp, r2
 800730e:	455d      	cmp	r5, fp
 8007310:	dd39      	ble.n	8007386 <forward_lite_conv2d_sssa8_ch+0x862>
 8007312:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007314:	2e00      	cmp	r6, #0
 8007316:	fb03 f202 	mul.w	r2, r3, r2
 800731a:	920a      	str	r2, [sp, #40]	@ 0x28
 800731c:	f2c0 813a 	blt.w	8007594 <forward_lite_conv2d_sssa8_ch+0xa70>
 8007320:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007322:	2a00      	cmp	r2, #0
 8007324:	f000 80e1 	beq.w	80074ea <forward_lite_conv2d_sssa8_ch+0x9c6>
 8007328:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800732a:	429a      	cmp	r2, r3
 800732c:	46da      	mov	sl, fp
 800732e:	f340 809c 	ble.w	800746a <forward_lite_conv2d_sssa8_ch+0x946>
 8007332:	46dc      	mov	ip, fp
 8007334:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 8007338:	46b3      	mov	fp, r6
 800733a:	e011      	b.n	8007360 <forward_lite_conv2d_sssa8_ch+0x83c>
 800733c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800733e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007340:	4566      	cmp	r6, ip
 8007342:	4463      	add	r3, ip
 8007344:	dd12      	ble.n	800736c <forward_lite_conv2d_sssa8_ch+0x848>
 8007346:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007348:	f10a 0a01 	add.w	sl, sl, #1
 800734c:	fa0f fa8a 	sxth.w	sl, sl
 8007350:	fb07 0003 	mla	r0, r7, r3, r0
 8007354:	f001 fb60 	bl	8008a18 <st_int8_to16_no_shift>
 8007358:	4555      	cmp	r5, sl
 800735a:	444c      	add	r4, r9
 800735c:	46d4      	mov	ip, sl
 800735e:	dd0f      	ble.n	8007380 <forward_lite_conv2d_sssa8_ch+0x85c>
 8007360:	f1ba 0f00 	cmp.w	sl, #0
 8007364:	463a      	mov	r2, r7
 8007366:	4621      	mov	r1, r4
 8007368:	4640      	mov	r0, r8
 800736a:	dae7      	bge.n	800733c <forward_lite_conv2d_sssa8_ch+0x818>
 800736c:	f10a 0a01 	add.w	sl, sl, #1
 8007370:	fa0f fa8a 	sxth.w	sl, sl
 8007374:	f003 ff26 	bl	800b1c4 <arm_fill_q15>
 8007378:	4555      	cmp	r5, sl
 800737a:	444c      	add	r4, r9
 800737c:	46d4      	mov	ip, sl
 800737e:	dcef      	bgt.n	8007360 <forward_lite_conv2d_sssa8_ch+0x83c>
 8007380:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007382:	465e      	mov	r6, fp
 8007384:	469b      	mov	fp, r3
 8007386:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007388:	3601      	adds	r6, #1
 800738a:	b236      	sxth	r6, r6
 800738c:	4296      	cmp	r6, r2
 800738e:	4633      	mov	r3, r6
 8007390:	dbbd      	blt.n	800730e <forward_lite_conv2d_sssa8_ch+0x7ea>
 8007392:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007394:	42a3      	cmp	r3, r4
 8007396:	d021      	beq.n	80073dc <forward_lite_conv2d_sssa8_ch+0x8b8>
 8007398:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800739a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800739c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800739e:	4413      	add	r3, r2
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	3101      	adds	r1, #1
 80073a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073a8:	b209      	sxth	r1, r1
 80073aa:	4299      	cmp	r1, r3
 80073ac:	460a      	mov	r2, r1
 80073ae:	f280 80ff 	bge.w	80075b0 <forward_lite_conv2d_sssa8_ch+0xa8c>
 80073b2:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d18e      	bne.n	80072d6 <forward_lite_conv2d_sssa8_ch+0x7b2>
 80073b8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d162      	bne.n	8007484 <forward_lite_conv2d_sssa8_ch+0x960>
 80073be:	9b42      	ldr	r3, [sp, #264]	@ 0x108
 80073c0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80073c2:	3b01      	subs	r3, #1
 80073c4:	9342      	str	r3, [sp, #264]	@ 0x108
 80073c6:	2301      	movs	r3, #1
 80073c8:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 80073cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80073ce:	4283      	cmp	r3, r0
 80073d0:	db8a      	blt.n	80072e8 <forward_lite_conv2d_sssa8_ch+0x7c4>
 80073d2:	b28b      	uxth	r3, r1
 80073d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80073d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073d8:	42a3      	cmp	r3, r4
 80073da:	d1dd      	bne.n	8007398 <forward_lite_conv2d_sssa8_ch+0x874>
 80073dc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073de:	9308      	str	r3, [sp, #32]
 80073e0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80073e2:	9307      	str	r3, [sp, #28]
 80073e4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80073e6:	9306      	str	r3, [sp, #24]
 80073e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073ea:	9305      	str	r3, [sp, #20]
 80073ec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80073ee:	9304      	str	r3, [sp, #16]
 80073f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80073f2:	9303      	str	r3, [sp, #12]
 80073f4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80073f6:	9302      	str	r3, [sp, #8]
 80073f8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2300      	movs	r3, #0
 80073fe:	ee1b 2a10 	vmov	r2, s22
 8007402:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007404:	9301      	str	r3, [sp, #4]
 8007406:	ee1a 0a10 	vmov	r0, s20
 800740a:	ee19 3a90 	vmov	r3, s19
 800740e:	f001 fdb9 	bl	8008f84 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8007412:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007414:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007416:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007418:	9017      	str	r0, [sp, #92]	@ 0x5c
 800741a:	4413      	add	r3, r2
 800741c:	b29b      	uxth	r3, r3
 800741e:	3101      	adds	r1, #1
 8007420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007422:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007424:	b209      	sxth	r1, r1
 8007426:	4299      	cmp	r1, r3
 8007428:	460a      	mov	r2, r1
 800742a:	f280 80dc 	bge.w	80075e6 <forward_lite_conv2d_sssa8_ch+0xac2>
 800742e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007430:	e7bf      	b.n	80073b2 <forward_lite_conv2d_sssa8_ch+0x88e>
 8007432:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007434:	ee19 1a90 	vmov	r1, s19
 8007438:	fb01 f302 	mul.w	r3, r1, r2
 800743c:	42a3      	cmp	r3, r4
 800743e:	f73f ac30 	bgt.w	8006ca2 <forward_lite_conv2d_sssa8_ch+0x17e>
 8007442:	f019 0f03 	tst.w	r9, #3
 8007446:	972e      	str	r7, [sp, #184]	@ 0xb8
 8007448:	f040 812d 	bne.w	80076a6 <forward_lite_conv2d_sssa8_ch+0xb82>
 800744c:	ee19 3a90 	vmov	r3, s19
 8007450:	ee1a 1a10 	vmov	r1, s20
 8007454:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007456:	f001 fc6b 	bl	8008d30 <st_int8_to16_dual_interleaved>
 800745a:	e424      	b.n	8006ca6 <forward_lite_conv2d_sssa8_ch+0x182>
 800745c:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 800745e:	4603      	mov	r3, r0
 8007460:	fb01 f303 	mul.w	r3, r1, r3
 8007464:	931c      	str	r3, [sp, #112]	@ 0x70
 8007466:	f7ff bb9c 	b.w	8006ba2 <forward_lite_conv2d_sssa8_ch+0x7e>
 800746a:	f10a 0a01 	add.w	sl, sl, #1
 800746e:	4621      	mov	r1, r4
 8007470:	463a      	mov	r2, r7
 8007472:	4640      	mov	r0, r8
 8007474:	fa0f fa8a 	sxth.w	sl, sl
 8007478:	f003 fea4 	bl	800b1c4 <arm_fill_q15>
 800747c:	4555      	cmp	r5, sl
 800747e:	444c      	add	r4, r9
 8007480:	dcf3      	bgt.n	800746a <forward_lite_conv2d_sssa8_ch+0x946>
 8007482:	e780      	b.n	8007386 <forward_lite_conv2d_sssa8_ch+0x862>
 8007484:	3b01      	subs	r3, #1
 8007486:	9341      	str	r3, [sp, #260]	@ 0x104
 8007488:	f8bd 3124 	ldrh.w	r3, [sp, #292]	@ 0x124
 800748c:	f8ad 3126 	strh.w	r3, [sp, #294]	@ 0x126
 8007490:	2b01      	cmp	r3, #1
 8007492:	f43f af25 	beq.w	80072e0 <forward_lite_conv2d_sssa8_ch+0x7bc>
 8007496:	b28b      	uxth	r3, r1
 8007498:	930e      	str	r3, [sp, #56]	@ 0x38
 800749a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800749c:	f9bd 502c 	ldrsh.w	r5, [sp, #44]	@ 0x2c
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d154      	bne.n	800754e <forward_lite_conv2d_sssa8_ch+0xa2a>
 80074a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80074a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80074a8:	428b      	cmp	r3, r1
 80074aa:	f6bf af72 	bge.w	8007392 <forward_lite_conv2d_sssa8_ch+0x86e>
 80074ae:	ee18 2a90 	vmov	r2, s17
 80074b2:	f8dd b058 	ldr.w	fp, [sp, #88]	@ 0x58
 80074b6:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 80074ba:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80074bc:	ee19 8a10 	vmov	r8, s18
 80074c0:	46a2      	mov	sl, r4
 80074c2:	461e      	mov	r6, r3
 80074c4:	4618      	mov	r0, r3
 80074c6:	460c      	mov	r4, r1
 80074c8:	fb00 5007 	mla	r0, r0, r7, r5
 80074cc:	3601      	adds	r6, #1
 80074ce:	fb08 9000 	mla	r0, r8, r0, r9
 80074d2:	4651      	mov	r1, sl
 80074d4:	b236      	sxth	r6, r6
 80074d6:	920a      	str	r2, [sp, #40]	@ 0x28
 80074d8:	f001 fafe 	bl	8008ad8 <st_int8_to16_no_shift_interleaved>
 80074dc:	42a6      	cmp	r6, r4
 80074de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074e0:	44da      	add	sl, fp
 80074e2:	4630      	mov	r0, r6
 80074e4:	dbf0      	blt.n	80074c8 <forward_lite_conv2d_sssa8_ch+0x9a4>
 80074e6:	4654      	mov	r4, sl
 80074e8:	e753      	b.n	8007392 <forward_lite_conv2d_sssa8_ch+0x86e>
 80074ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80074ec:	429a      	cmp	r2, r3
 80074ee:	46da      	mov	sl, fp
 80074f0:	dd20      	ble.n	8007534 <forward_lite_conv2d_sssa8_ch+0xa10>
 80074f2:	46dc      	mov	ip, fp
 80074f4:	f8cd a068 	str.w	sl, [sp, #104]	@ 0x68
 80074f8:	46b3      	mov	fp, r6
 80074fa:	e012      	b.n	8007522 <forward_lite_conv2d_sssa8_ch+0x9fe>
 80074fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007500:	4566      	cmp	r6, ip
 8007502:	4463      	add	r3, ip
 8007504:	dd13      	ble.n	800752e <forward_lite_conv2d_sssa8_ch+0xa0a>
 8007506:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007508:	fb07 0003 	mla	r0, r7, r3, r0
 800750c:	f001 fae4 	bl	8008ad8 <st_int8_to16_no_shift_interleaved>
 8007510:	f10a 0a01 	add.w	sl, sl, #1
 8007514:	fa0f fa8a 	sxth.w	sl, sl
 8007518:	4555      	cmp	r5, sl
 800751a:	444c      	add	r4, r9
 800751c:	46d4      	mov	ip, sl
 800751e:	f77f af2f 	ble.w	8007380 <forward_lite_conv2d_sssa8_ch+0x85c>
 8007522:	f1ba 0f00 	cmp.w	sl, #0
 8007526:	4621      	mov	r1, r4
 8007528:	463a      	mov	r2, r7
 800752a:	4640      	mov	r0, r8
 800752c:	dae6      	bge.n	80074fc <forward_lite_conv2d_sssa8_ch+0x9d8>
 800752e:	f003 fe49 	bl	800b1c4 <arm_fill_q15>
 8007532:	e7ed      	b.n	8007510 <forward_lite_conv2d_sssa8_ch+0x9ec>
 8007534:	f10a 0a01 	add.w	sl, sl, #1
 8007538:	4621      	mov	r1, r4
 800753a:	463a      	mov	r2, r7
 800753c:	4640      	mov	r0, r8
 800753e:	fa0f fa8a 	sxth.w	sl, sl
 8007542:	f003 fe3f 	bl	800b1c4 <arm_fill_q15>
 8007546:	4555      	cmp	r5, sl
 8007548:	444c      	add	r4, r9
 800754a:	dcf3      	bgt.n	8007534 <forward_lite_conv2d_sssa8_ch+0xa10>
 800754c:	e71b      	b.n	8007386 <forward_lite_conv2d_sssa8_ch+0x862>
 800754e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007550:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007552:	428b      	cmp	r3, r1
 8007554:	f6bf af1d 	bge.w	8007392 <forward_lite_conv2d_sssa8_ch+0x86e>
 8007558:	ee18 2a90 	vmov	r2, s17
 800755c:	f8dd b058 	ldr.w	fp, [sp, #88]	@ 0x58
 8007560:	f8dd 904c 	ldr.w	r9, [sp, #76]	@ 0x4c
 8007564:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007566:	ee19 8a10 	vmov	r8, s18
 800756a:	46a2      	mov	sl, r4
 800756c:	461e      	mov	r6, r3
 800756e:	4618      	mov	r0, r3
 8007570:	460c      	mov	r4, r1
 8007572:	fb00 5007 	mla	r0, r0, r7, r5
 8007576:	3601      	adds	r6, #1
 8007578:	fb08 9000 	mla	r0, r8, r0, r9
 800757c:	4651      	mov	r1, sl
 800757e:	b236      	sxth	r6, r6
 8007580:	920a      	str	r2, [sp, #40]	@ 0x28
 8007582:	f001 fa49 	bl	8008a18 <st_int8_to16_no_shift>
 8007586:	42a6      	cmp	r6, r4
 8007588:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800758a:	44da      	add	sl, fp
 800758c:	4630      	mov	r0, r6
 800758e:	dbf0      	blt.n	8007572 <forward_lite_conv2d_sssa8_ch+0xa4e>
 8007590:	4654      	mov	r4, sl
 8007592:	e6fe      	b.n	8007392 <forward_lite_conv2d_sssa8_ch+0x86e>
 8007594:	46da      	mov	sl, fp
 8007596:	f10a 0a01 	add.w	sl, sl, #1
 800759a:	4621      	mov	r1, r4
 800759c:	463a      	mov	r2, r7
 800759e:	4640      	mov	r0, r8
 80075a0:	fa0f fa8a 	sxth.w	sl, sl
 80075a4:	f003 fe0e 	bl	800b1c4 <arm_fill_q15>
 80075a8:	45aa      	cmp	sl, r5
 80075aa:	444c      	add	r4, r9
 80075ac:	dbf3      	blt.n	8007596 <forward_lite_conv2d_sssa8_ch+0xa72>
 80075ae:	e6ea      	b.n	8007386 <forward_lite_conv2d_sssa8_ch+0x862>
 80075b0:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80075b2:	428c      	cmp	r4, r1
 80075b4:	d017      	beq.n	80075e6 <forward_lite_conv2d_sssa8_ch+0xac2>
 80075b6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075b8:	9307      	str	r3, [sp, #28]
 80075ba:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80075bc:	9306      	str	r3, [sp, #24]
 80075be:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80075c0:	9305      	str	r3, [sp, #20]
 80075c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075c4:	9304      	str	r3, [sp, #16]
 80075c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80075c8:	9303      	str	r3, [sp, #12]
 80075ca:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80075cc:	9302      	str	r3, [sp, #8]
 80075ce:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80075d0:	9301      	str	r3, [sp, #4]
 80075d2:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80075d4:	9300      	str	r3, [sp, #0]
 80075d6:	ee1b 2a10 	vmov	r2, s22
 80075da:	ee19 3a90 	vmov	r3, s19
 80075de:	ee1a 0a10 	vmov	r0, s20
 80075e2:	f002 f8cb 	bl	800977c <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 80075e6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80075e8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80075ea:	991d      	ldr	r1, [sp, #116]	@ 0x74
 80075ec:	1a9b      	subs	r3, r3, r2
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	4293      	cmp	r3, r2
 80075f2:	932b      	str	r3, [sp, #172]	@ 0xac
 80075f4:	bf28      	it	cs
 80075f6:	4613      	movcs	r3, r2
 80075f8:	4411      	add	r1, r2
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	911d      	str	r1, [sp, #116]	@ 0x74
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d03a      	beq.n	8007678 <forward_lite_conv2d_sssa8_ch+0xb54>
 8007602:	ee1b 4a10 	vmov	r4, s22
 8007606:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800760a:	ee0b 4a10 	vmov	s22, r4
 800760e:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 8007610:	982d      	ldr	r0, [sp, #180]	@ 0xb4
 8007612:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8007614:	eb04 0442 	add.w	r4, r4, r2, lsl #1
 8007618:	9424      	str	r4, [sp, #144]	@ 0x90
 800761a:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 800761c:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8007620:	9421      	str	r4, [sp, #132]	@ 0x84
 8007622:	9c1f      	ldr	r4, [sp, #124]	@ 0x7c
 8007624:	fb01 0002 	mla	r0, r1, r2, r0
 8007628:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800762c:	921f      	str	r2, [sp, #124]	@ 0x7c
 800762e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007630:	902d      	str	r0, [sp, #180]	@ 0xb4
 8007632:	bb1a      	cbnz	r2, 800767c <forward_lite_conv2d_sssa8_ch+0xb58>
 8007634:	460a      	mov	r2, r1
 8007636:	ee1a 1a10 	vmov	r1, s20
 800763a:	9318      	str	r3, [sp, #96]	@ 0x60
 800763c:	f001 fb78 	bl	8008d30 <st_int8_to16_dual_interleaved>
 8007640:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8007642:	3b01      	subs	r3, #1
 8007644:	b29b      	uxth	r3, r3
 8007646:	461a      	mov	r2, r3
 8007648:	9327      	str	r3, [sp, #156]	@ 0x9c
 800764a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800764e:	429a      	cmp	r2, r3
 8007650:	f47f ae2c 	bne.w	80072ac <forward_lite_conv2d_sssa8_ch+0x788>
 8007654:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8007656:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8007658:	9c32      	ldr	r4, [sp, #200]	@ 0xc8
 800765a:	4413      	add	r3, r2
 800765c:	b29b      	uxth	r3, r3
 800765e:	3401      	adds	r4, #1
 8007660:	9330      	str	r3, [sp, #192]	@ 0xc0
 8007662:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007664:	b224      	sxth	r4, r4
 8007666:	429c      	cmp	r4, r3
 8007668:	4625      	mov	r5, r4
 800766a:	f6ff ade6 	blt.w	800723a <forward_lite_conv2d_sssa8_ch+0x716>
 800766e:	b055      	add	sp, #340	@ 0x154
 8007670:	ecbd 8b08 	vpop	{d8-d11}
 8007674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007678:	9318      	str	r3, [sp, #96]	@ 0x60
 800767a:	e7e1      	b.n	8007640 <forward_lite_conv2d_sssa8_ch+0xb1c>
 800767c:	460a      	mov	r2, r1
 800767e:	ee1a 1a10 	vmov	r1, s20
 8007682:	9318      	str	r3, [sp, #96]	@ 0x60
 8007684:	f001 fa6a 	bl	8008b5c <st_int8_to16_dual>
 8007688:	e7da      	b.n	8007640 <forward_lite_conv2d_sssa8_ch+0xb1c>
 800768a:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800768c:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800768e:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007690:	ee1a 1a10 	vmov	r1, s20
 8007694:	f001 fa62 	bl	8008b5c <st_int8_to16_dual>
 8007698:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800769a:	2b00      	cmp	r3, #0
 800769c:	f47f adea 	bne.w	8007274 <forward_lite_conv2d_sssa8_ch+0x750>
 80076a0:	b2a3      	uxth	r3, r4
 80076a2:	9332      	str	r3, [sp, #200]	@ 0xc8
 80076a4:	e7d6      	b.n	8007654 <forward_lite_conv2d_sssa8_ch+0xb30>
 80076a6:	ee19 3a90 	vmov	r3, s19
 80076aa:	ee1a 1a10 	vmov	r1, s20
 80076ae:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80076b0:	f001 fa54 	bl	8008b5c <st_int8_to16_dual>
 80076b4:	f7ff baf7 	b.w	8006ca6 <forward_lite_conv2d_sssa8_ch+0x182>

080076b8 <forward_lite_node_convert_integer_iu8ou8>:
 80076b8:	ee07 3a90 	vmov	s15, r3
 80076bc:	f89d 3000 	ldrb.w	r3, [sp]
 80076c0:	ee06 3a90 	vmov	s13, r3
 80076c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80076c8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80076cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076d0:	ee76 6a87 	vadd.f32	s13, s13, s14
 80076d4:	1883      	adds	r3, r0, r2
 80076d6:	4298      	cmp	r0, r3
 80076d8:	eee7 6ac0 	vfms.f32	s13, s15, s0
 80076dc:	d215      	bcs.n	800770a <forward_lite_node_convert_integer_iu8ou8+0x52>
 80076de:	3801      	subs	r0, #1
 80076e0:	440a      	add	r2, r1
 80076e2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80076e6:	ee07 3a10 	vmov	s14, r3
 80076ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80076ee:	eef0 7a66 	vmov.f32	s15, s13
 80076f2:	eee7 7a00 	vfma.f32	s15, s14, s0
 80076f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80076fa:	ee17 3a90 	vmov	r3, s15
 80076fe:	f383 0308 	usat	r3, #8, r3
 8007702:	f801 3b01 	strb.w	r3, [r1], #1
 8007706:	4291      	cmp	r1, r2
 8007708:	d1eb      	bne.n	80076e2 <forward_lite_node_convert_integer_iu8ou8+0x2a>
 800770a:	4770      	bx	lr

0800770c <forward_lite_node_convert_integer_iu8os8>:
 800770c:	ee07 3a90 	vmov	s15, r3
 8007710:	f99d 3000 	ldrsb.w	r3, [sp]
 8007714:	ee06 3a10 	vmov	s12, r3
 8007718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800771c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8007720:	1883      	adds	r3, r0, r2
 8007722:	4298      	cmp	r0, r3
 8007724:	eea7 6ac0 	vfms.f32	s12, s15, s0
 8007728:	d22d      	bcs.n	8007786 <forward_lite_node_convert_integer_iu8os8+0x7a>
 800772a:	ed9f 5a17 	vldr	s10, [pc, #92]	@ 8007788 <forward_lite_node_convert_integer_iu8os8+0x7c>
 800772e:	3801      	subs	r0, #1
 8007730:	440a      	add	r2, r1
 8007732:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8007736:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800773a:	ee07 3a90 	vmov	s15, r3
 800773e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007742:	eef0 6a46 	vmov.f32	s13, s12
 8007746:	eee7 6a80 	vfma.f32	s13, s15, s0
 800774a:	ee76 7aa5 	vadd.f32	s15, s13, s11
 800774e:	ee36 7ac5 	vsub.f32	s14, s13, s10
 8007752:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8007756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800775a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800775e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8007762:	dd08      	ble.n	8007776 <forward_lite_node_convert_integer_iu8os8+0x6a>
 8007764:	ee17 3a90 	vmov	r3, s15
 8007768:	f303 0307 	ssat	r3, #8, r3
 800776c:	f801 3b01 	strb.w	r3, [r1], #1
 8007770:	4291      	cmp	r1, r2
 8007772:	d1e0      	bne.n	8007736 <forward_lite_node_convert_integer_iu8os8+0x2a>
 8007774:	4770      	bx	lr
 8007776:	ee17 3a10 	vmov	r3, s14
 800777a:	f303 0307 	ssat	r3, #8, r3
 800777e:	f801 3b01 	strb.w	r3, [r1], #1
 8007782:	4291      	cmp	r1, r2
 8007784:	d1d7      	bne.n	8007736 <forward_lite_node_convert_integer_iu8os8+0x2a>
 8007786:	4770      	bx	lr
 8007788:	3efffffc 	.word	0x3efffffc

0800778c <forward_lite_node_convert_integer_iu8os8_fast>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	1095      	asrs	r5, r2, #2
 8007790:	2d00      	cmp	r5, #0
 8007792:	dd31      	ble.n	80077f8 <forward_lite_node_convert_integer_iu8os8_fast+0x6c>
 8007794:	00ae      	lsls	r6, r5, #2
 8007796:	460c      	mov	r4, r1
 8007798:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800779c:	f04f 1e80 	mov.w	lr, #8388736	@ 0x800080
 80077a0:	f850 3b04 	ldr.w	r3, [r0], #4
 80077a4:	ea4f 2c33 	mov.w	ip, r3, ror #8
 80077a8:	fa3f fc8c 	uxtb16	ip, ip
 80077ac:	fadc fc0e 	ssub16	ip, ip, lr
 80077b0:	fa3f f383 	uxtb16	r3, r3
 80077b4:	fad3 f30e 	ssub16	r3, r3, lr
 80077b8:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 80077bc:	f00c 2cff 	and.w	ip, ip, #4278255360	@ 0xff00ff00
 80077c0:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 80077c4:	ea43 030c 	orr.w	r3, r3, ip
 80077c8:	42a8      	cmp	r0, r5
 80077ca:	f844 3b04 	str.w	r3, [r4], #4
 80077ce:	d1e7      	bne.n	80077a0 <forward_lite_node_convert_integer_iu8os8_fast+0x14>
 80077d0:	4431      	add	r1, r6
 80077d2:	f012 0203 	ands.w	r2, r2, #3
 80077d6:	d00e      	beq.n	80077f6 <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 80077d8:	782b      	ldrb	r3, [r5, #0]
 80077da:	3a01      	subs	r2, #1
 80077dc:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80077e0:	700b      	strb	r3, [r1, #0]
 80077e2:	d008      	beq.n	80077f6 <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 80077e4:	786b      	ldrb	r3, [r5, #1]
 80077e6:	2a01      	cmp	r2, #1
 80077e8:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80077ec:	704b      	strb	r3, [r1, #1]
 80077ee:	d002      	beq.n	80077f6 <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 80077f0:	78ab      	ldrb	r3, [r5, #2]
 80077f2:	3b80      	subs	r3, #128	@ 0x80
 80077f4:	708b      	strb	r3, [r1, #2]
 80077f6:	bd70      	pop	{r4, r5, r6, pc}
 80077f8:	4605      	mov	r5, r0
 80077fa:	e7ea      	b.n	80077d2 <forward_lite_node_convert_integer_iu8os8_fast+0x46>

080077fc <forward_lite_node_convert_integer_is8ou8>:
 80077fc:	ee07 3a90 	vmov	s15, r3
 8007800:	f89d 3000 	ldrb.w	r3, [sp]
 8007804:	ee06 3a90 	vmov	s13, r3
 8007808:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800780c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007814:	ee76 6a87 	vadd.f32	s13, s13, s14
 8007818:	1883      	adds	r3, r0, r2
 800781a:	4298      	cmp	r0, r3
 800781c:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8007820:	d215      	bcs.n	800784e <forward_lite_node_convert_integer_is8ou8+0x52>
 8007822:	3801      	subs	r0, #1
 8007824:	440a      	add	r2, r1
 8007826:	f910 3f01 	ldrsb.w	r3, [r0, #1]!
 800782a:	ee07 3a10 	vmov	s14, r3
 800782e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007832:	eef0 7a66 	vmov.f32	s15, s13
 8007836:	eee7 7a00 	vfma.f32	s15, s14, s0
 800783a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800783e:	ee17 3a90 	vmov	r3, s15
 8007842:	f383 0308 	usat	r3, #8, r3
 8007846:	f801 3b01 	strb.w	r3, [r1], #1
 800784a:	4291      	cmp	r1, r2
 800784c:	d1eb      	bne.n	8007826 <forward_lite_node_convert_integer_is8ou8+0x2a>
 800784e:	4770      	bx	lr

08007850 <forward_lite_node_convert_integer_is8ou8_fast>:
 8007850:	b570      	push	{r4, r5, r6, lr}
 8007852:	1095      	asrs	r5, r2, #2
 8007854:	2d00      	cmp	r5, #0
 8007856:	dd2d      	ble.n	80078b4 <forward_lite_node_convert_integer_is8ou8_fast+0x64>
 8007858:	00ae      	lsls	r6, r5, #2
 800785a:	460c      	mov	r4, r1
 800785c:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8007860:	f04f 1e80 	mov.w	lr, #8388736	@ 0x800080
 8007864:	f850 3b04 	ldr.w	r3, [r0], #4
 8007868:	ea4f 2c33 	mov.w	ip, r3, ror #8
 800786c:	fa2f fc8c 	sxtb16	ip, ip
 8007870:	fa9c fc0e 	sadd16	ip, ip, lr
 8007874:	fa2f f383 	sxtb16	r3, r3
 8007878:	fa93 f30e 	sadd16	r3, r3, lr
 800787c:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 8007880:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8007884:	42a8      	cmp	r0, r5
 8007886:	f844 3b04 	str.w	r3, [r4], #4
 800788a:	d1eb      	bne.n	8007864 <forward_lite_node_convert_integer_is8ou8_fast+0x14>
 800788c:	4431      	add	r1, r6
 800788e:	f012 0203 	ands.w	r2, r2, #3
 8007892:	d00e      	beq.n	80078b2 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 8007894:	782b      	ldrb	r3, [r5, #0]
 8007896:	3a01      	subs	r2, #1
 8007898:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 800789c:	700b      	strb	r3, [r1, #0]
 800789e:	d008      	beq.n	80078b2 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 80078a0:	786b      	ldrb	r3, [r5, #1]
 80078a2:	2a01      	cmp	r2, #1
 80078a4:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80078a8:	704b      	strb	r3, [r1, #1]
 80078aa:	d002      	beq.n	80078b2 <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 80078ac:	78ab      	ldrb	r3, [r5, #2]
 80078ae:	3b80      	subs	r3, #128	@ 0x80
 80078b0:	708b      	strb	r3, [r1, #2]
 80078b2:	bd70      	pop	{r4, r5, r6, pc}
 80078b4:	4605      	mov	r5, r0
 80078b6:	e7ea      	b.n	800788e <forward_lite_node_convert_integer_is8ou8_fast+0x3e>

080078b8 <forward_lite_maxpool_is8os8_scalepos>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	b095      	sub	sp, #84	@ 0x54
 80078be:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80078c2:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 80078c6:	910d      	str	r1, [sp, #52]	@ 0x34
 80078c8:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 80078cc:	910e      	str	r1, [sp, #56]	@ 0x38
 80078ce:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 80078d2:	910f      	str	r1, [sp, #60]	@ 0x3c
 80078d4:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 80078d8:	9110      	str	r1, [sp, #64]	@ 0x40
 80078da:	f8bd 108c 	ldrh.w	r1, [sp, #140]	@ 0x8c
 80078de:	f99d 009c 	ldrsb.w	r0, [sp, #156]	@ 0x9c
 80078e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80078e4:	9111      	str	r1, [sp, #68]	@ 0x44
 80078e6:	f8bd 3098 	ldrh.w	r3, [sp, #152]	@ 0x98
 80078ea:	f8bd 1090 	ldrh.w	r1, [sp, #144]	@ 0x90
 80078ee:	9112      	str	r1, [sp, #72]	@ 0x48
 80078f0:	9001      	str	r0, [sp, #4]
 80078f2:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 80078f6:	f99d 00a0 	ldrsb.w	r0, [sp, #160]	@ 0xa0
 80078fa:	f8bd a078 	ldrh.w	sl, [sp, #120]	@ 0x78
 80078fe:	9206      	str	r2, [sp, #24]
 8007900:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007902:	9107      	str	r1, [sp, #28]
 8007904:	9003      	str	r0, [sp, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	f000 80ad 	beq.w	8007a66 <forward_lite_maxpool_is8os8_scalepos+0x1ae>
 800790c:	2900      	cmp	r1, #0
 800790e:	f000 80aa 	beq.w	8007a66 <forward_lite_maxpool_is8os8_scalepos+0x1ae>
 8007912:	f1ba 0f00 	cmp.w	sl, #0
 8007916:	f000 80a6 	beq.w	8007a66 <forward_lite_maxpool_is8os8_scalepos+0x1ae>
 800791a:	2300      	movs	r3, #0
 800791c:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8007a78 <forward_lite_maxpool_is8os8_scalepos+0x1c0>
 8007920:	9304      	str	r3, [sp, #16]
 8007922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007926:	fb02 fb0a 	mul.w	fp, r2, sl
 800792a:	9904      	ldr	r1, [sp, #16]
 800792c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800792e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007930:	eddd 7a03 	vldr	s15, [sp, #12]
 8007934:	fb01 f303 	mul.w	r3, r1, r3
 8007938:	1a1a      	subs	r2, r3, r0
 800793a:	1ac3      	subs	r3, r0, r3
 800793c:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800793e:	2a00      	cmp	r2, #0
 8007940:	bfd8      	it	le
 8007942:	4699      	movle	r9, r3
 8007944:	4403      	add	r3, r0
 8007946:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007948:	bfc8      	it	gt
 800794a:	f04f 0900 	movgt.w	r9, #0
 800794e:	4298      	cmp	r0, r3
 8007950:	bfa8      	it	ge
 8007952:	4618      	movge	r0, r3
 8007954:	9b06      	ldr	r3, [sp, #24]
 8007956:	444a      	add	r2, r9
 8007958:	fb03 f302 	mul.w	r3, r3, r2
 800795c:	9309      	str	r3, [sp, #36]	@ 0x24
 800795e:	9b07      	ldr	r3, [sp, #28]
 8007960:	fb01 f303 	mul.w	r3, r1, r3
 8007964:	9308      	str	r3, [sp, #32]
 8007966:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800796a:	2300      	movs	r3, #0
 800796c:	4684      	mov	ip, r0
 800796e:	9305      	str	r3, [sp, #20]
 8007970:	9905      	ldr	r1, [sp, #20]
 8007972:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007974:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007976:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8007978:	fb03 f201 	mul.w	r2, r3, r1
 800797c:	1a13      	subs	r3, r2, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	eba0 0202 	sub.w	r2, r0, r2
 8007984:	bfd8      	it	le
 8007986:	4617      	movle	r7, r2
 8007988:	9806      	ldr	r0, [sp, #24]
 800798a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800798c:	441a      	add	r2, r3
 800798e:	eba0 0303 	sub.w	r3, r0, r3
 8007992:	bfc8      	it	gt
 8007994:	2700      	movgt	r7, #0
 8007996:	429c      	cmp	r4, r3
 8007998:	bfa8      	it	ge
 800799a:	461c      	movge	r4, r3
 800799c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800799e:	443a      	add	r2, r7
 80079a0:	fb0a 3302 	mla	r3, sl, r2, r3
 80079a4:	9302      	str	r3, [sp, #8]
 80079a6:	9b08      	ldr	r3, [sp, #32]
 80079a8:	eb01 0803 	add.w	r8, r1, r3
 80079ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079ae:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 80079b2:	fb0a 3808 	mla	r8, sl, r8, r3
 80079b6:	f04f 0e00 	mov.w	lr, #0
 80079ba:	45e1      	cmp	r9, ip
 80079bc:	da59      	bge.n	8007a72 <forward_lite_maxpool_is8os8_scalepos+0x1ba>
 80079be:	9b02      	ldr	r3, [sp, #8]
 80079c0:	464d      	mov	r5, r9
 80079c2:	eb03 060e 	add.w	r6, r3, lr
 80079c6:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 80079ca:	42a7      	cmp	r7, r4
 80079cc:	da0a      	bge.n	80079e4 <forward_lite_maxpool_is8os8_scalepos+0x12c>
 80079ce:	4632      	mov	r2, r6
 80079d0:	463b      	mov	r3, r7
 80079d2:	f992 0000 	ldrsb.w	r0, [r2]
 80079d6:	3301      	adds	r3, #1
 80079d8:	4281      	cmp	r1, r0
 80079da:	bfb8      	it	lt
 80079dc:	4601      	movlt	r1, r0
 80079de:	429c      	cmp	r4, r3
 80079e0:	4452      	add	r2, sl
 80079e2:	d1f6      	bne.n	80079d2 <forward_lite_maxpool_is8os8_scalepos+0x11a>
 80079e4:	3501      	adds	r5, #1
 80079e6:	45ac      	cmp	ip, r5
 80079e8:	445e      	add	r6, fp
 80079ea:	d1ee      	bne.n	80079ca <forward_lite_maxpool_is8os8_scalepos+0x112>
 80079ec:	eeb4 0a66 	vcmp.f32	s0, s13
 80079f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f4:	d103      	bne.n	80079fe <forward_lite_maxpool_is8os8_scalepos+0x146>
 80079f6:	9b01      	ldr	r3, [sp, #4]
 80079f8:	9a03      	ldr	r2, [sp, #12]
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d036      	beq.n	8007a6c <forward_lite_maxpool_is8os8_scalepos+0x1b4>
 80079fe:	9b01      	ldr	r3, [sp, #4]
 8007a00:	1ac9      	subs	r1, r1, r3
 8007a02:	ee07 1a90 	vmov	s15, r1
 8007a06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007a0a:	eeb0 7a65 	vmov.f32	s14, s11
 8007a0e:	eea7 7a80 	vfma.f32	s14, s15, s0
 8007a12:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8007a16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a1a:	bfb4      	ite	lt
 8007a1c:	eef0 7a46 	vmovlt.f32	s15, s12
 8007a20:	eef0 7a45 	vmovge.f32	s15, s10
 8007a24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007a28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007a2c:	ee17 3a90 	vmov	r3, s15
 8007a30:	f303 0307 	ssat	r3, #8, r3
 8007a34:	f888 3000 	strb.w	r3, [r8]
 8007a38:	f10e 0e01 	add.w	lr, lr, #1
 8007a3c:	fa1f f38e 	uxth.w	r3, lr
 8007a40:	459a      	cmp	sl, r3
 8007a42:	f108 0801 	add.w	r8, r8, #1
 8007a46:	d8b8      	bhi.n	80079ba <forward_lite_maxpool_is8os8_scalepos+0x102>
 8007a48:	9b05      	ldr	r3, [sp, #20]
 8007a4a:	9a07      	ldr	r2, [sp, #28]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	429a      	cmp	r2, r3
 8007a52:	9305      	str	r3, [sp, #20]
 8007a54:	d88c      	bhi.n	8007970 <forward_lite_maxpool_is8os8_scalepos+0xb8>
 8007a56:	9b04      	ldr	r3, [sp, #16]
 8007a58:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	9304      	str	r3, [sp, #16]
 8007a62:	f63f af62 	bhi.w	800792a <forward_lite_maxpool_is8os8_scalepos+0x72>
 8007a66:	b015      	add	sp, #84	@ 0x54
 8007a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6c:	f888 1000 	strb.w	r1, [r8]
 8007a70:	e7e2      	b.n	8007a38 <forward_lite_maxpool_is8os8_scalepos+0x180>
 8007a72:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8007a76:	e7b9      	b.n	80079ec <forward_lite_maxpool_is8os8_scalepos+0x134>
 8007a78:	befffffc 	.word	0xbefffffc

08007a7c <forward_lite_maxpool_is8os8_scaleneg>:
 8007a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a80:	b095      	sub	sp, #84	@ 0x54
 8007a82:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8007a86:	f8bd 107c 	ldrh.w	r1, [sp, #124]	@ 0x7c
 8007a8a:	910d      	str	r1, [sp, #52]	@ 0x34
 8007a8c:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 8007a90:	910e      	str	r1, [sp, #56]	@ 0x38
 8007a92:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 8007a96:	910f      	str	r1, [sp, #60]	@ 0x3c
 8007a98:	f8bd 1088 	ldrh.w	r1, [sp, #136]	@ 0x88
 8007a9c:	9110      	str	r1, [sp, #64]	@ 0x40
 8007a9e:	f8bd 108c 	ldrh.w	r1, [sp, #140]	@ 0x8c
 8007aa2:	f99d 009c 	ldrsb.w	r0, [sp, #156]	@ 0x9c
 8007aa6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007aa8:	9111      	str	r1, [sp, #68]	@ 0x44
 8007aaa:	f8bd 3098 	ldrh.w	r3, [sp, #152]	@ 0x98
 8007aae:	f8bd 1090 	ldrh.w	r1, [sp, #144]	@ 0x90
 8007ab2:	9112      	str	r1, [sp, #72]	@ 0x48
 8007ab4:	9001      	str	r0, [sp, #4]
 8007ab6:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 8007aba:	f99d 00a0 	ldrsb.w	r0, [sp, #160]	@ 0xa0
 8007abe:	f8bd a078 	ldrh.w	sl, [sp, #120]	@ 0x78
 8007ac2:	9206      	str	r2, [sp, #24]
 8007ac4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ac6:	9107      	str	r1, [sp, #28]
 8007ac8:	9003      	str	r0, [sp, #12]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f000 80ac 	beq.w	8007c28 <forward_lite_maxpool_is8os8_scaleneg+0x1ac>
 8007ad0:	2900      	cmp	r1, #0
 8007ad2:	f000 80a9 	beq.w	8007c28 <forward_lite_maxpool_is8os8_scaleneg+0x1ac>
 8007ad6:	f1ba 0f00 	cmp.w	sl, #0
 8007ada:	f000 80a5 	beq.w	8007c28 <forward_lite_maxpool_is8os8_scaleneg+0x1ac>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	ed9f 6a55 	vldr	s12, [pc, #340]	@ 8007c38 <forward_lite_maxpool_is8os8_scaleneg+0x1bc>
 8007ae4:	9304      	str	r3, [sp, #16]
 8007ae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007aea:	fb02 fb0a 	mul.w	fp, r2, sl
 8007aee:	9904      	ldr	r1, [sp, #16]
 8007af0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007af2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007af4:	eddd 7a03 	vldr	s15, [sp, #12]
 8007af8:	fb01 f303 	mul.w	r3, r1, r3
 8007afc:	1a1a      	subs	r2, r3, r0
 8007afe:	1ac3      	subs	r3, r0, r3
 8007b00:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8007b02:	2a00      	cmp	r2, #0
 8007b04:	bfd8      	it	le
 8007b06:	4699      	movle	r9, r3
 8007b08:	4403      	add	r3, r0
 8007b0a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8007b0c:	bfc8      	it	gt
 8007b0e:	f04f 0900 	movgt.w	r9, #0
 8007b12:	4298      	cmp	r0, r3
 8007b14:	bfa8      	it	ge
 8007b16:	4618      	movge	r0, r3
 8007b18:	9b06      	ldr	r3, [sp, #24]
 8007b1a:	444a      	add	r2, r9
 8007b1c:	fb03 f302 	mul.w	r3, r3, r2
 8007b20:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b22:	9b07      	ldr	r3, [sp, #28]
 8007b24:	fb01 f303 	mul.w	r3, r1, r3
 8007b28:	9308      	str	r3, [sp, #32]
 8007b2a:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8007b2e:	2300      	movs	r3, #0
 8007b30:	4684      	mov	ip, r0
 8007b32:	9305      	str	r3, [sp, #20]
 8007b34:	9905      	ldr	r1, [sp, #20]
 8007b36:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b38:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007b3a:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8007b3c:	fb03 f201 	mul.w	r2, r3, r1
 8007b40:	1a13      	subs	r3, r2, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	eba0 0202 	sub.w	r2, r0, r2
 8007b48:	bfd8      	it	le
 8007b4a:	4617      	movle	r7, r2
 8007b4c:	9806      	ldr	r0, [sp, #24]
 8007b4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b50:	441a      	add	r2, r3
 8007b52:	eba0 0303 	sub.w	r3, r0, r3
 8007b56:	bfc8      	it	gt
 8007b58:	2700      	movgt	r7, #0
 8007b5a:	429c      	cmp	r4, r3
 8007b5c:	bfa8      	it	ge
 8007b5e:	461c      	movge	r4, r3
 8007b60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b62:	443a      	add	r2, r7
 8007b64:	fb0a 3302 	mla	r3, sl, r2, r3
 8007b68:	9302      	str	r3, [sp, #8]
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	eb01 0803 	add.w	r8, r1, r3
 8007b70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b72:	eeb6 5a00 	vmov.f32	s10, #96	@ 0x3f000000  0.5
 8007b76:	fb0a 3808 	mla	r8, sl, r8, r3
 8007b7a:	f04f 0e00 	mov.w	lr, #0
 8007b7e:	45e1      	cmp	r9, ip
 8007b80:	da58      	bge.n	8007c34 <forward_lite_maxpool_is8os8_scaleneg+0x1b8>
 8007b82:	9b02      	ldr	r3, [sp, #8]
 8007b84:	464d      	mov	r5, r9
 8007b86:	eb03 060e 	add.w	r6, r3, lr
 8007b8a:	217f      	movs	r1, #127	@ 0x7f
 8007b8c:	42a7      	cmp	r7, r4
 8007b8e:	da0a      	bge.n	8007ba6 <forward_lite_maxpool_is8os8_scaleneg+0x12a>
 8007b90:	4632      	mov	r2, r6
 8007b92:	463b      	mov	r3, r7
 8007b94:	f992 0000 	ldrsb.w	r0, [r2]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	4281      	cmp	r1, r0
 8007b9c:	bfa8      	it	ge
 8007b9e:	4601      	movge	r1, r0
 8007ba0:	429c      	cmp	r4, r3
 8007ba2:	4452      	add	r2, sl
 8007ba4:	d1f6      	bne.n	8007b94 <forward_lite_maxpool_is8os8_scaleneg+0x118>
 8007ba6:	3501      	adds	r5, #1
 8007ba8:	45ac      	cmp	ip, r5
 8007baa:	445e      	add	r6, fp
 8007bac:	d1ee      	bne.n	8007b8c <forward_lite_maxpool_is8os8_scaleneg+0x110>
 8007bae:	eeb4 0a66 	vcmp.f32	s0, s13
 8007bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bb6:	d103      	bne.n	8007bc0 <forward_lite_maxpool_is8os8_scaleneg+0x144>
 8007bb8:	9b01      	ldr	r3, [sp, #4]
 8007bba:	9a03      	ldr	r2, [sp, #12]
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d036      	beq.n	8007c2e <forward_lite_maxpool_is8os8_scaleneg+0x1b2>
 8007bc0:	9b01      	ldr	r3, [sp, #4]
 8007bc2:	1ac9      	subs	r1, r1, r3
 8007bc4:	ee07 1a90 	vmov	s15, r1
 8007bc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bcc:	eeb0 7a65 	vmov.f32	s14, s11
 8007bd0:	eea7 7a80 	vfma.f32	s14, s15, s0
 8007bd4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8007bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bdc:	bfb4      	ite	lt
 8007bde:	eef0 7a46 	vmovlt.f32	s15, s12
 8007be2:	eef0 7a45 	vmovge.f32	s15, s10
 8007be6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007bea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007bee:	ee17 3a90 	vmov	r3, s15
 8007bf2:	f303 0307 	ssat	r3, #8, r3
 8007bf6:	f888 3000 	strb.w	r3, [r8]
 8007bfa:	f10e 0e01 	add.w	lr, lr, #1
 8007bfe:	fa1f f38e 	uxth.w	r3, lr
 8007c02:	459a      	cmp	sl, r3
 8007c04:	f108 0801 	add.w	r8, r8, #1
 8007c08:	d8b9      	bhi.n	8007b7e <forward_lite_maxpool_is8os8_scaleneg+0x102>
 8007c0a:	9b05      	ldr	r3, [sp, #20]
 8007c0c:	9a07      	ldr	r2, [sp, #28]
 8007c0e:	3301      	adds	r3, #1
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	429a      	cmp	r2, r3
 8007c14:	9305      	str	r3, [sp, #20]
 8007c16:	d88d      	bhi.n	8007b34 <forward_lite_maxpool_is8os8_scaleneg+0xb8>
 8007c18:	9b04      	ldr	r3, [sp, #16]
 8007c1a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	429a      	cmp	r2, r3
 8007c22:	9304      	str	r3, [sp, #16]
 8007c24:	f63f af63 	bhi.w	8007aee <forward_lite_maxpool_is8os8_scaleneg+0x72>
 8007c28:	b015      	add	sp, #84	@ 0x54
 8007c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c2e:	f888 1000 	strb.w	r1, [r8]
 8007c32:	e7e2      	b.n	8007bfa <forward_lite_maxpool_is8os8_scaleneg+0x17e>
 8007c34:	217f      	movs	r1, #127	@ 0x7f
 8007c36:	e7ba      	b.n	8007bae <forward_lite_maxpool_is8os8_scaleneg+0x132>
 8007c38:	befffffc 	.word	0xbefffffc

08007c3c <forward_lite_pad_8bit_ch1st_3x3_constant>:
 8007c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c40:	b083      	sub	sp, #12
 8007c42:	461e      	mov	r6, r3
 8007c44:	2e06      	cmp	r6, #6
 8007c46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c48:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007c4a:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
 8007c4e:	f992 4000 	ldrsb.w	r4, [r2]
 8007c52:	9301      	str	r3, [sp, #4]
 8007c54:	460d      	mov	r5, r1
 8007c56:	f000 8081 	beq.w	8007d5c <forward_lite_pad_8bit_ch1st_3x3_constant+0x120>
 8007c5a:	2e03      	cmp	r6, #3
 8007c5c:	d056      	beq.n	8007d0c <forward_lite_pad_8bit_ch1st_3x3_constant+0xd0>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	db05      	blt.n	8007c6e <forward_lite_pad_8bit_ch1st_3x3_constant+0x32>
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	4608      	mov	r0, r1
 8007c66:	4621      	mov	r1, r4
 8007c68:	4415      	add	r5, r2
 8007c6a:	f004 fa7d 	bl	800c168 <memset>
 8007c6e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007c72:	f1b8 0f00 	cmp.w	r8, #0
 8007c76:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 8007c7a:	dd27      	ble.n	8007ccc <forward_lite_pad_8bit_ch1st_3x3_constant+0x90>
 8007c7c:	9b01      	ldr	r3, [sp, #4]
 8007c7e:	f109 0702 	add.w	r7, r9, #2
 8007c82:	1c5a      	adds	r2, r3, #1
 8007c84:	fb07 f306 	mul.w	r3, r7, r6
 8007c88:	ea4f 0a42 	mov.w	sl, r2, lsl #1
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	f04f 0b00 	mov.w	fp, #0
 8007c92:	2e00      	cmp	r6, #0
 8007c94:	eb05 0109 	add.w	r1, r5, r9
 8007c98:	dd0e      	ble.n	8007cb8 <forward_lite_pad_8bit_ch1st_3x3_constant+0x7c>
 8007c9a:	4608      	mov	r0, r1
 8007c9c:	2500      	movs	r5, #0
 8007c9e:	f04f 0300 	mov.w	r3, #0
 8007ca2:	f364 0307 	bfi	r3, r4, #0, #8
 8007ca6:	3501      	adds	r5, #1
 8007ca8:	f364 230f 	bfi	r3, r4, #8, #8
 8007cac:	42b5      	cmp	r5, r6
 8007cae:	8003      	strh	r3, [r0, #0]
 8007cb0:	4438      	add	r0, r7
 8007cb2:	d1f4      	bne.n	8007c9e <forward_lite_pad_8bit_ch1st_3x3_constant+0x62>
 8007cb4:	9b00      	ldr	r3, [sp, #0]
 8007cb6:	4419      	add	r1, r3
 8007cb8:	4652      	mov	r2, sl
 8007cba:	f10b 0b01 	add.w	fp, fp, #1
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	eb01 050a 	add.w	r5, r1, sl
 8007cc4:	f000 fd90 	bl	80087e8 <st_int8_fill>
 8007cc8:	45c3      	cmp	fp, r8
 8007cca:	d1e2      	bne.n	8007c92 <forward_lite_pad_8bit_ch1st_3x3_constant+0x56>
 8007ccc:	2e00      	cmp	r6, #0
 8007cce:	eb05 0009 	add.w	r0, r5, r9
 8007cd2:	dd10      	ble.n	8007cf6 <forward_lite_pad_8bit_ch1st_3x3_constant+0xba>
 8007cd4:	f109 0702 	add.w	r7, r9, #2
 8007cd8:	4601      	mov	r1, r0
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f04f 0300 	mov.w	r3, #0
 8007ce0:	f364 0307 	bfi	r3, r4, #0, #8
 8007ce4:	3201      	adds	r2, #1
 8007ce6:	f364 230f 	bfi	r3, r4, #8, #8
 8007cea:	42b2      	cmp	r2, r6
 8007cec:	800b      	strh	r3, [r1, #0]
 8007cee:	4439      	add	r1, r7
 8007cf0:	d1f4      	bne.n	8007cdc <forward_lite_pad_8bit_ch1st_3x3_constant+0xa0>
 8007cf2:	fb07 0002 	mla	r0, r7, r2, r0
 8007cf6:	9b01      	ldr	r3, [sp, #4]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	db2c      	blt.n	8007d56 <forward_lite_pad_8bit_ch1st_3x3_constant+0x11a>
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	3201      	adds	r2, #1
 8007d00:	4621      	mov	r1, r4
 8007d02:	b003      	add	sp, #12
 8007d04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d08:	f004 ba2e 	b.w	800c168 <memset>
 8007d0c:	b2e2      	uxtb	r2, r4
 8007d0e:	0223      	lsls	r3, r4, #8
 8007d10:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	0421      	lsls	r1, r4, #16
 8007d18:	431a      	orrs	r2, r3
 8007d1a:	f401 017f 	and.w	r1, r1, #16711680	@ 0xff0000
 8007d1e:	2f00      	cmp	r7, #0
 8007d20:	ea41 0102 	orr.w	r1, r1, r2
 8007d24:	b292      	uxth	r2, r2
 8007d26:	dd16      	ble.n	8007d56 <forward_lite_pad_8bit_ch1st_3x3_constant+0x11a>
 8007d28:	eb07 0887 	add.w	r8, r7, r7, lsl #2
 8007d2c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 8007d30:	eb05 0008 	add.w	r0, r5, r8
 8007d34:	f04f 0300 	mov.w	r3, #0
 8007d38:	f364 0307 	bfi	r3, r4, #0, #8
 8007d3c:	f364 230f 	bfi	r3, r4, #8, #8
 8007d40:	6029      	str	r1, [r5, #0]
 8007d42:	80aa      	strh	r2, [r5, #4]
 8007d44:	f8a5 3009 	strh.w	r3, [r5, #9]
 8007d48:	81ea      	strh	r2, [r5, #14]
 8007d4a:	74ec      	strb	r4, [r5, #19]
 8007d4c:	6169      	str	r1, [r5, #20]
 8007d4e:	762c      	strb	r4, [r5, #24]
 8007d50:	3519      	adds	r5, #25
 8007d52:	4285      	cmp	r5, r0
 8007d54:	d1ee      	bne.n	8007d34 <forward_lite_pad_8bit_ch1st_3x3_constant+0xf8>
 8007d56:	b003      	add	sp, #12
 8007d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d5c:	b2e2      	uxtb	r2, r4
 8007d5e:	0223      	lsls	r3, r4, #8
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8007d66:	431a      	orrs	r2, r3
 8007d68:	0423      	lsls	r3, r4, #16
 8007d6a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007d6e:	2f00      	cmp	r7, #0
 8007d70:	ea42 0203 	orr.w	r2, r2, r3
 8007d74:	ddef      	ble.n	8007d56 <forward_lite_pad_8bit_ch1st_3x3_constant+0x11a>
 8007d76:	350f      	adds	r5, #15
 8007d78:	2100      	movs	r1, #0
 8007d7a:	f04f 0300 	mov.w	r3, #0
 8007d7e:	f364 0307 	bfi	r3, r4, #0, #8
 8007d82:	3101      	adds	r1, #1
 8007d84:	f364 230f 	bfi	r3, r4, #8, #8
 8007d88:	428f      	cmp	r7, r1
 8007d8a:	f845 2c0f 	str.w	r2, [r5, #-15]
 8007d8e:	f845 2c0b 	str.w	r2, [r5, #-11]
 8007d92:	f805 4c07 	strb.w	r4, [r5, #-7]
 8007d96:	802b      	strh	r3, [r5, #0]
 8007d98:	812b      	strh	r3, [r5, #8]
 8007d9a:	822b      	strh	r3, [r5, #16]
 8007d9c:	832b      	strh	r3, [r5, #24]
 8007d9e:	842b      	strh	r3, [r5, #32]
 8007da0:	f885 4028 	strb.w	r4, [r5, #40]	@ 0x28
 8007da4:	f8c5 2029 	str.w	r2, [r5, #41]	@ 0x29
 8007da8:	f8c5 202d 	str.w	r2, [r5, #45]	@ 0x2d
 8007dac:	f105 0540 	add.w	r5, r5, #64	@ 0x40
 8007db0:	d1e3      	bne.n	8007d7a <forward_lite_pad_8bit_ch1st_3x3_constant+0x13e>
 8007db2:	b003      	add	sp, #12
 8007db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007db8 <forward_lite_pad_constant>:
 8007db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dbc:	b085      	sub	sp, #20
 8007dbe:	4616      	mov	r6, r2
 8007dc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dc2:	9201      	str	r2, [sp, #4]
 8007dc4:	4681      	mov	r9, r0
 8007dc6:	e9dd 2011 	ldrd	r2, r0, [sp, #68]	@ 0x44
 8007dca:	2b08      	cmp	r3, #8
 8007dcc:	e9dd 5a0f 	ldrd	r5, sl, [sp, #60]	@ 0x3c
 8007dd0:	e9dd 7813 	ldrd	r7, r8, [sp, #76]	@ 0x4c
 8007dd4:	460c      	mov	r4, r1
 8007dd6:	9002      	str	r0, [sp, #8]
 8007dd8:	d052      	beq.n	8007e80 <forward_lite_pad_constant+0xc8>
 8007dda:	2a00      	cmp	r2, #0
 8007ddc:	dd11      	ble.n	8007e02 <forward_lite_pad_constant+0x4a>
 8007dde:	f8cd 8000 	str.w	r8, [sp]
 8007de2:	f04f 0b00 	mov.w	fp, #0
 8007de6:	46b8      	mov	r8, r7
 8007de8:	4617      	mov	r7, r2
 8007dea:	4621      	mov	r1, r4
 8007dec:	462a      	mov	r2, r5
 8007dee:	44ab      	add	fp, r5
 8007df0:	4630      	mov	r0, r6
 8007df2:	f000 fd55 	bl	80088a0 <st_int8_copy>
 8007df6:	455f      	cmp	r7, fp
 8007df8:	442c      	add	r4, r5
 8007dfa:	dcf6      	bgt.n	8007dea <forward_lite_pad_constant+0x32>
 8007dfc:	4647      	mov	r7, r8
 8007dfe:	f8dd 8000 	ldr.w	r8, [sp]
 8007e02:	9b01      	ldr	r3, [sp, #4]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	dd2a      	ble.n	8007e5e <forward_lite_pad_constant+0xa6>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	9300      	str	r3, [sp, #0]
 8007e0c:	2f00      	cmp	r7, #0
 8007e0e:	bfc8      	it	gt
 8007e10:	f04f 0b00 	movgt.w	fp, #0
 8007e14:	dd08      	ble.n	8007e28 <forward_lite_pad_constant+0x70>
 8007e16:	4621      	mov	r1, r4
 8007e18:	462a      	mov	r2, r5
 8007e1a:	44ab      	add	fp, r5
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	f000 fd3f 	bl	80088a0 <st_int8_copy>
 8007e22:	455f      	cmp	r7, fp
 8007e24:	442c      	add	r4, r5
 8007e26:	dcf6      	bgt.n	8007e16 <forward_lite_pad_constant+0x5e>
 8007e28:	4621      	mov	r1, r4
 8007e2a:	4648      	mov	r0, r9
 8007e2c:	4652      	mov	r2, sl
 8007e2e:	f000 fd37 	bl	80088a0 <st_int8_copy>
 8007e32:	f1b8 0f00 	cmp.w	r8, #0
 8007e36:	4454      	add	r4, sl
 8007e38:	44d1      	add	r9, sl
 8007e3a:	dd0a      	ble.n	8007e52 <forward_lite_pad_constant+0x9a>
 8007e3c:	f04f 0b00 	mov.w	fp, #0
 8007e40:	4621      	mov	r1, r4
 8007e42:	462a      	mov	r2, r5
 8007e44:	44ab      	add	fp, r5
 8007e46:	4630      	mov	r0, r6
 8007e48:	f000 fd2a 	bl	80088a0 <st_int8_copy>
 8007e4c:	45d8      	cmp	r8, fp
 8007e4e:	442c      	add	r4, r5
 8007e50:	dcf6      	bgt.n	8007e40 <forward_lite_pad_constant+0x88>
 8007e52:	9b00      	ldr	r3, [sp, #0]
 8007e54:	9a01      	ldr	r2, [sp, #4]
 8007e56:	3301      	adds	r3, #1
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	d1d6      	bne.n	8007e0c <forward_lite_pad_constant+0x54>
 8007e5e:	9b02      	ldr	r3, [sp, #8]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	dd0a      	ble.n	8007e7a <forward_lite_pad_constant+0xc2>
 8007e64:	2700      	movs	r7, #0
 8007e66:	4698      	mov	r8, r3
 8007e68:	4621      	mov	r1, r4
 8007e6a:	462a      	mov	r2, r5
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	442f      	add	r7, r5
 8007e70:	f000 fd16 	bl	80088a0 <st_int8_copy>
 8007e74:	45b8      	cmp	r8, r7
 8007e76:	442c      	add	r4, r5
 8007e78:	dcf6      	bgt.n	8007e68 <forward_lite_pad_constant+0xb0>
 8007e7a:	b005      	add	sp, #20
 8007e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e80:	f996 5000 	ldrsb.w	r5, [r6]
 8007e84:	4414      	add	r4, r2
 8007e86:	4628      	mov	r0, r5
 8007e88:	9403      	str	r4, [sp, #12]
 8007e8a:	f000 fcad 	bl	80087e8 <st_int8_fill>
 8007e8e:	9b01      	ldr	r3, [sp, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	4626      	mov	r6, r4
 8007e94:	dd29      	ble.n	8007eea <forward_lite_pad_constant+0x132>
 8007e96:	eb0a 0308 	add.w	r3, sl, r8
 8007e9a:	443b      	add	r3, r7
 8007e9c:	f04f 0b00 	mov.w	fp, #0
 8007ea0:	9300      	str	r3, [sp, #0]
 8007ea2:	4643      	mov	r3, r8
 8007ea4:	443c      	add	r4, r7
 8007ea6:	46d8      	mov	r8, fp
 8007ea8:	469b      	mov	fp, r3
 8007eaa:	9b00      	ldr	r3, [sp, #0]
 8007eac:	4631      	mov	r1, r6
 8007eae:	463a      	mov	r2, r7
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	441e      	add	r6, r3
 8007eb4:	f000 fc98 	bl	80087e8 <st_int8_fill>
 8007eb8:	4621      	mov	r1, r4
 8007eba:	4648      	mov	r0, r9
 8007ebc:	4652      	mov	r2, sl
 8007ebe:	f000 fcef 	bl	80088a0 <st_int8_copy>
 8007ec2:	9b00      	ldr	r3, [sp, #0]
 8007ec4:	eb04 010a 	add.w	r1, r4, sl
 8007ec8:	465a      	mov	r2, fp
 8007eca:	4628      	mov	r0, r5
 8007ecc:	441c      	add	r4, r3
 8007ece:	f000 fc8b 	bl	80087e8 <st_int8_fill>
 8007ed2:	9b01      	ldr	r3, [sp, #4]
 8007ed4:	f108 0801 	add.w	r8, r8, #1
 8007ed8:	4543      	cmp	r3, r8
 8007eda:	44d1      	add	r9, sl
 8007edc:	d1e5      	bne.n	8007eaa <forward_lite_pad_constant+0xf2>
 8007ede:	461a      	mov	r2, r3
 8007ee0:	9900      	ldr	r1, [sp, #0]
 8007ee2:	9b03      	ldr	r3, [sp, #12]
 8007ee4:	fb01 3302 	mla	r3, r1, r2, r3
 8007ee8:	9303      	str	r3, [sp, #12]
 8007eea:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007eee:	4628      	mov	r0, r5
 8007ef0:	b005      	add	sp, #20
 8007ef2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef6:	f000 bc77 	b.w	80087e8 <st_int8_fill>
 8007efa:	bf00      	nop

08007efc <forward_lite_pad_edge>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	ed2d 8b02 	vpush	{d8}
 8007f04:	b087      	sub	sp, #28
 8007f06:	e9dd 4a14 	ldrd	r4, sl, [sp, #80]	@ 0x50
 8007f0a:	9305      	str	r3, [sp, #20]
 8007f0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f0e:	f9bd 8048 	ldrsh.w	r8, [sp, #72]	@ 0x48
 8007f12:	f8dd 905c 	ldr.w	r9, [sp, #92]	@ 0x5c
 8007f16:	9103      	str	r1, [sp, #12]
 8007f18:	18cd      	adds	r5, r1, r3
 8007f1a:	1e13      	subs	r3, r2, #0
 8007f1c:	9504      	str	r5, [sp, #16]
 8007f1e:	9301      	str	r3, [sp, #4]
 8007f20:	dd37      	ble.n	8007f92 <forward_lite_pad_edge+0x96>
 8007f22:	fb04 f308 	mul.w	r3, r4, r8
 8007f26:	9302      	str	r3, [sp, #8]
 8007f28:	ee08 aa10 	vmov	s16, sl
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	4607      	mov	r7, r0
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	f1b9 0f00 	cmp.w	r9, #0
 8007f36:	bfc8      	it	gt
 8007f38:	2600      	movgt	r6, #0
 8007f3a:	dd08      	ble.n	8007f4e <forward_lite_pad_edge+0x52>
 8007f3c:	4629      	mov	r1, r5
 8007f3e:	4426      	add	r6, r4
 8007f40:	4622      	mov	r2, r4
 8007f42:	4638      	mov	r0, r7
 8007f44:	f000 fcac 	bl	80088a0 <st_int8_copy>
 8007f48:	45b1      	cmp	r9, r6
 8007f4a:	4425      	add	r5, r4
 8007f4c:	dcf6      	bgt.n	8007f3c <forward_lite_pad_edge+0x40>
 8007f4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007f50:	4629      	mov	r1, r5
 8007f52:	4638      	mov	r0, r7
 8007f54:	461a      	mov	r2, r3
 8007f56:	441f      	add	r7, r3
 8007f58:	441d      	add	r5, r3
 8007f5a:	f000 fca1 	bl	80088a0 <st_int8_copy>
 8007f5e:	f1b8 0f00 	cmp.w	r8, #0
 8007f62:	eba7 0a04 	sub.w	sl, r7, r4
 8007f66:	dd0c      	ble.n	8007f82 <forward_lite_pad_edge+0x86>
 8007f68:	46ab      	mov	fp, r5
 8007f6a:	2600      	movs	r6, #0
 8007f6c:	4659      	mov	r1, fp
 8007f6e:	3601      	adds	r6, #1
 8007f70:	4622      	mov	r2, r4
 8007f72:	4650      	mov	r0, sl
 8007f74:	f000 fc94 	bl	80088a0 <st_int8_copy>
 8007f78:	4546      	cmp	r6, r8
 8007f7a:	44a3      	add	fp, r4
 8007f7c:	d1f6      	bne.n	8007f6c <forward_lite_pad_edge+0x70>
 8007f7e:	9b02      	ldr	r3, [sp, #8]
 8007f80:	441d      	add	r5, r3
 8007f82:	9b00      	ldr	r3, [sp, #0]
 8007f84:	9a01      	ldr	r2, [sp, #4]
 8007f86:	3301      	adds	r3, #1
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	d1d1      	bne.n	8007f32 <forward_lite_pad_edge+0x36>
 8007f8e:	ee18 aa10 	vmov	sl, s16
 8007f92:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d009      	beq.n	8007fae <forward_lite_pad_edge+0xb2>
 8007f9a:	461c      	mov	r4, r3
 8007f9c:	4615      	mov	r5, r2
 8007f9e:	4621      	mov	r1, r4
 8007fa0:	4652      	mov	r2, sl
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	4454      	add	r4, sl
 8007fa6:	f000 fc7b 	bl	80088a0 <st_int8_copy>
 8007faa:	42a5      	cmp	r5, r4
 8007fac:	d1f7      	bne.n	8007f9e <forward_lite_pad_edge+0xa2>
 8007fae:	9b01      	ldr	r3, [sp, #4]
 8007fb0:	9d05      	ldr	r5, [sp, #20]
 8007fb2:	441d      	add	r5, r3
 8007fb4:	9b03      	ldr	r3, [sp, #12]
 8007fb6:	3d01      	subs	r5, #1
 8007fb8:	fb0a 3505 	mla	r5, sl, r5, r3
 8007fbc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8007fbe:	18ec      	adds	r4, r5, r3
 8007fc0:	42a5      	cmp	r5, r4
 8007fc2:	bf18      	it	ne
 8007fc4:	f1ca 0600 	rsbne	r6, sl, #0
 8007fc8:	d007      	beq.n	8007fda <forward_lite_pad_edge+0xde>
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4652      	mov	r2, sl
 8007fce:	4628      	mov	r0, r5
 8007fd0:	4434      	add	r4, r6
 8007fd2:	f000 fc65 	bl	80088a0 <st_int8_copy>
 8007fd6:	42a5      	cmp	r5, r4
 8007fd8:	d1f7      	bne.n	8007fca <forward_lite_pad_edge+0xce>
 8007fda:	b007      	add	sp, #28
 8007fdc:	ecbd 8b02 	vpop	{d8}
 8007fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007fe4 <forward_lite_pad_reflect>:
 8007fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe8:	b08f      	sub	sp, #60	@ 0x3c
 8007fea:	460e      	mov	r6, r1
 8007fec:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8007fee:	f9bd 5080 	ldrsh.w	r5, [sp, #128]	@ 0x80
 8007ff2:	f9bd e084 	ldrsh.w	lr, [sp, #132]	@ 0x84
 8007ff6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	4684      	mov	ip, r0
 8007ffc:	9002      	str	r0, [sp, #8]
 8007ffe:	950c      	str	r5, [sp, #48]	@ 0x30
 8008000:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8008002:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008006:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008008:	f8dd 9078 	ldr.w	r9, [sp, #120]	@ 0x78
 800800c:	f9bd 007c 	ldrsh.w	r0, [sp, #124]	@ 0x7c
 8008010:	9d23      	ldr	r5, [sp, #140]	@ 0x8c
 8008012:	f8cd e034 	str.w	lr, [sp, #52]	@ 0x34
 8008016:	4437      	add	r7, r6
 8008018:	9307      	str	r3, [sp, #28]
 800801a:	dd58      	ble.n	80080ce <forward_lite_pad_reflect+0xea>
 800801c:	4408      	add	r0, r1
 800801e:	fb02 f200 	mul.w	r2, r2, r0
 8008022:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008024:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 8008026:	9206      	str	r2, [sp, #24]
 8008028:	4403      	add	r3, r0
 800802a:	442b      	add	r3, r5
 800802c:	930a      	str	r3, [sp, #40]	@ 0x28
 800802e:	197b      	adds	r3, r7, r5
 8008030:	9301      	str	r3, [sp, #4]
 8008032:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8008034:	1e8b      	subs	r3, r1, #2
 8008036:	fb04 c303 	mla	r3, r4, r3, ip
 800803a:	9304      	str	r3, [sp, #16]
 800803c:	fb08 2305 	mla	r3, r8, r5, r2
 8008040:	fb09 6303 	mla	r3, r9, r3, r6
 8008044:	9303      	str	r3, [sp, #12]
 8008046:	fb09 f308 	mul.w	r3, r9, r8
 800804a:	fb04 f101 	mul.w	r1, r4, r1
 800804e:	9308      	str	r3, [sp, #32]
 8008050:	2300      	movs	r3, #0
 8008052:	9109      	str	r1, [sp, #36]	@ 0x24
 8008054:	9305      	str	r3, [sp, #20]
 8008056:	f1c9 0a00 	rsb	sl, r9, #0
 800805a:	9b01      	ldr	r3, [sp, #4]
 800805c:	42bb      	cmp	r3, r7
 800805e:	d00a      	beq.n	8008076 <forward_lite_pad_reflect+0x92>
 8008060:	9e02      	ldr	r6, [sp, #8]
 8008062:	461d      	mov	r5, r3
 8008064:	4455      	add	r5, sl
 8008066:	4426      	add	r6, r4
 8008068:	4622      	mov	r2, r4
 800806a:	4629      	mov	r1, r5
 800806c:	4630      	mov	r0, r6
 800806e:	f000 fc17 	bl	80088a0 <st_int8_copy>
 8008072:	42bd      	cmp	r5, r7
 8008074:	d1f6      	bne.n	8008064 <forward_lite_pad_reflect+0x80>
 8008076:	9b02      	ldr	r3, [sp, #8]
 8008078:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800807a:	9901      	ldr	r1, [sp, #4]
 800807c:	4618      	mov	r0, r3
 800807e:	4413      	add	r3, r2
 8008080:	9302      	str	r3, [sp, #8]
 8008082:	f000 fc0d 	bl	80088a0 <st_int8_copy>
 8008086:	9b06      	ldr	r3, [sp, #24]
 8008088:	4543      	cmp	r3, r8
 800808a:	da0d      	bge.n	80080a8 <forward_lite_pad_reflect+0xc4>
 800808c:	e9dd b603 	ldrd	fp, r6, [sp, #12]
 8008090:	461d      	mov	r5, r3
 8008092:	4659      	mov	r1, fp
 8008094:	4630      	mov	r0, r6
 8008096:	3501      	adds	r5, #1
 8008098:	4622      	mov	r2, r4
 800809a:	f000 fc01 	bl	80088a0 <st_int8_copy>
 800809e:	45a8      	cmp	r8, r5
 80080a0:	44cb      	add	fp, r9
 80080a2:	eba6 0604 	sub.w	r6, r6, r4
 80080a6:	d1f4      	bne.n	8008092 <forward_lite_pad_reflect+0xae>
 80080a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080aa:	9901      	ldr	r1, [sp, #4]
 80080ac:	9b05      	ldr	r3, [sp, #20]
 80080ae:	4411      	add	r1, r2
 80080b0:	4417      	add	r7, r2
 80080b2:	9101      	str	r1, [sp, #4]
 80080b4:	9a04      	ldr	r2, [sp, #16]
 80080b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080b8:	440a      	add	r2, r1
 80080ba:	9204      	str	r2, [sp, #16]
 80080bc:	9908      	ldr	r1, [sp, #32]
 80080be:	9a03      	ldr	r2, [sp, #12]
 80080c0:	440a      	add	r2, r1
 80080c2:	9203      	str	r2, [sp, #12]
 80080c4:	9a07      	ldr	r2, [sp, #28]
 80080c6:	3301      	adds	r3, #1
 80080c8:	429a      	cmp	r2, r3
 80080ca:	9305      	str	r3, [sp, #20]
 80080cc:	d1c5      	bne.n	800805a <forward_lite_pad_reflect+0x76>
 80080ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080d0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80080d2:	fb03 f404 	mul.w	r4, r3, r4
 80080d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080d8:	eb03 0444 	add.w	r4, r3, r4, lsl #1
 80080dc:	42a3      	cmp	r3, r4
 80080de:	d00c      	beq.n	80080fa <forward_lite_pad_reflect+0x116>
 80080e0:	461d      	mov	r5, r3
 80080e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80080e4:	425e      	negs	r6, r3
 80080e6:	461f      	mov	r7, r3
 80080e8:	4629      	mov	r1, r5
 80080ea:	4620      	mov	r0, r4
 80080ec:	463a      	mov	r2, r7
 80080ee:	443d      	add	r5, r7
 80080f0:	4434      	add	r4, r6
 80080f2:	f000 fbd5 	bl	80088a0 <st_int8_copy>
 80080f6:	42a5      	cmp	r5, r4
 80080f8:	d1f6      	bne.n	80080e8 <forward_lite_pad_reflect+0x104>
 80080fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080fc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80080fe:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8008100:	1e5c      	subs	r4, r3, #1
 8008102:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008104:	fb02 f505 	mul.w	r5, r2, r5
 8008108:	fb02 3404 	mla	r4, r2, r4, r3
 800810c:	eba4 0545 	sub.w	r5, r4, r5, lsl #1
 8008110:	42ac      	cmp	r4, r5
 8008112:	d00a      	beq.n	800812a <forward_lite_pad_reflect+0x146>
 8008114:	4256      	negs	r6, r2
 8008116:	4617      	mov	r7, r2
 8008118:	4621      	mov	r1, r4
 800811a:	4628      	mov	r0, r5
 800811c:	463a      	mov	r2, r7
 800811e:	4434      	add	r4, r6
 8008120:	443d      	add	r5, r7
 8008122:	f000 fbbd 	bl	80088a0 <st_int8_copy>
 8008126:	42ac      	cmp	r4, r5
 8008128:	d1f6      	bne.n	8008118 <forward_lite_pad_reflect+0x134>
 800812a:	b00f      	add	sp, #60	@ 0x3c
 800812c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008130 <align_factor_ch>:
 8008130:	b361      	cbz	r1, 800818c <align_factor_ch+0x5c>
 8008132:	ee80 7a20 	vdiv.f32	s14, s0, s1
 8008136:	b530      	push	{r4, r5, lr}
 8008138:	f1a2 0c04 	sub.w	ip, r2, #4
 800813c:	f1a3 0e02 	sub.w	lr, r3, #2
 8008140:	eb00 0481 	add.w	r4, r0, r1, lsl #2
 8008144:	2500      	movs	r5, #0
 8008146:	ecf0 7a01 	vldmia	r0!, {s15}
 800814a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800814e:	ee17 2a90 	vmov	r2, s15
 8008152:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008156:	f3c2 0316 	ubfx	r3, r2, #0, #23
 800815a:	f503 0300 	add.w	r3, r3, #8388608	@ 0x800000
 800815e:	2a00      	cmp	r2, #0
 8008160:	f1c1 017e 	rsb	r1, r1, #126	@ 0x7e
 8008164:	bfb8      	it	lt
 8008166:	425b      	neglt	r3, r3
 8008168:	291f      	cmp	r1, #31
 800816a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800816e:	dc06      	bgt.n	800817e <align_factor_ch+0x4e>
 8008170:	4284      	cmp	r4, r0
 8008172:	f82e 1f02 	strh.w	r1, [lr, #2]!
 8008176:	f84c 3f04 	str.w	r3, [ip, #4]!
 800817a:	d1e4      	bne.n	8008146 <align_factor_ch+0x16>
 800817c:	bd30      	pop	{r4, r5, pc}
 800817e:	4284      	cmp	r4, r0
 8008180:	f82e 5f02 	strh.w	r5, [lr, #2]!
 8008184:	f84c 5f04 	str.w	r5, [ip, #4]!
 8008188:	d1dd      	bne.n	8008146 <align_factor_ch+0x16>
 800818a:	bd30      	pop	{r4, r5, pc}
 800818c:	4770      	bx	lr
 800818e:	bf00      	nop

08008190 <st_sssa8_ch_convolve_rank1upd>:
 8008190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008194:	b085      	sub	sp, #20
 8008196:	f8bd 4038 	ldrh.w	r4, [sp, #56]	@ 0x38
 800819a:	f99d b040 	ldrsb.w	fp, [sp, #64]	@ 0x40
 800819e:	fb13 f304 	smulbb	r3, r3, r4
 80081a2:	fb13 f500 	smulbb	r5, r3, r0
 80081a6:	460c      	mov	r4, r1
 80081a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081aa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80081ac:	2a00      	cmp	r2, #0
 80081ae:	d073      	beq.n	8008298 <st_sssa8_ch_convolve_rank1upd+0x108>
 80081b0:	b2ad      	uxth	r5, r5
 80081b2:	ea4f 0895 	mov.w	r8, r5, lsr #2
 80081b6:	f1a3 0904 	sub.w	r9, r3, #4
 80081ba:	f1a8 0381 	sub.w	r3, r8, #129	@ 0x81
 80081be:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 80081c2:	ebc3 2043 	rsb	r0, r3, r3, lsl #9
 80081c6:	f1a8 0780 	sub.w	r7, r8, #128	@ 0x80
 80081ca:	eb07 17c0 	add.w	r7, r7, r0, lsl #7
 80081ce:	0258      	lsls	r0, r3, #9
 80081d0:	3301      	adds	r3, #1
 80081d2:	025b      	lsls	r3, r3, #9
 80081d4:	f005 0503 	and.w	r5, r5, #3
 80081d8:	9301      	str	r3, [sp, #4]
 80081da:	f500 6380 	add.w	r3, r0, #1024	@ 0x400
 80081de:	9303      	str	r3, [sp, #12]
 80081e0:	1e6b      	subs	r3, r5, #1
 80081e2:	b29b      	uxth	r3, r3
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 80081ea:	b2bf      	uxth	r7, r7
 80081ec:	eb01 0a82 	add.w	sl, r1, r2, lsl #2
 80081f0:	9302      	str	r3, [sp, #8]
 80081f2:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
 80081f6:	d954      	bls.n	80082a2 <st_sssa8_ch_convolve_rank1upd+0x112>
 80081f8:	9b03      	ldr	r3, [sp, #12]
 80081fa:	f504 7000 	add.w	r0, r4, #512	@ 0x200
 80081fe:	eb04 0c03 	add.w	ip, r4, r3
 8008202:	2600      	movs	r6, #0
 8008204:	f5a0 7100 	sub.w	r1, r0, #512	@ 0x200
 8008208:	2200      	movs	r2, #0
 800820a:	f851 3b04 	ldr.w	r3, [r1], #4
 800820e:	fa2f fe83 	sxtb16	lr, r3
 8008212:	4281      	cmp	r1, r0
 8008214:	ea4f 2333 	mov.w	r3, r3, ror #8
 8008218:	fa92 f21e 	qadd16	r2, r2, lr
 800821c:	fa2f f383 	sxtb16	r3, r3
 8008220:	fa92 f213 	qadd16	r2, r2, r3
 8008224:	d1f1      	bne.n	800820a <st_sssa8_ch_convolve_rank1upd+0x7a>
 8008226:	f501 7000 	add.w	r0, r1, #512	@ 0x200
 800822a:	b213      	sxth	r3, r2
 800822c:	eb03 4222 	add.w	r2, r3, r2, asr #16
 8008230:	4560      	cmp	r0, ip
 8008232:	4416      	add	r6, r2
 8008234:	d1e6      	bne.n	8008204 <st_sssa8_ch_convolve_rank1upd+0x74>
 8008236:	9b01      	ldr	r3, [sp, #4]
 8008238:	18e1      	adds	r1, r4, r3
 800823a:	463c      	mov	r4, r7
 800823c:	b37c      	cbz	r4, 800829e <st_sssa8_ch_convolve_rank1upd+0x10e>
 800823e:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8008242:	2200      	movs	r2, #0
 8008244:	f851 3b04 	ldr.w	r3, [r1], #4
 8008248:	fa2f f083 	sxtb16	r0, r3
 800824c:	428c      	cmp	r4, r1
 800824e:	ea4f 2333 	mov.w	r3, r3, ror #8
 8008252:	fa92 f210 	qadd16	r2, r2, r0
 8008256:	fa2f f383 	sxtb16	r3, r3
 800825a:	fa92 f213 	qadd16	r2, r2, r3
 800825e:	d1f1      	bne.n	8008244 <st_sssa8_ch_convolve_rank1upd+0xb4>
 8008260:	b213      	sxth	r3, r2
 8008262:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8008266:	441e      	add	r6, r3
 8008268:	b16d      	cbz	r5, 8008286 <st_sssa8_ch_convolve_rank1upd+0xf6>
 800826a:	f994 3000 	ldrsb.w	r3, [r4]
 800826e:	441e      	add	r6, r3
 8008270:	9b00      	ldr	r3, [sp, #0]
 8008272:	b13b      	cbz	r3, 8008284 <st_sssa8_ch_convolve_rank1upd+0xf4>
 8008274:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8008278:	2d02      	cmp	r5, #2
 800827a:	441e      	add	r6, r3
 800827c:	bf1c      	itt	ne
 800827e:	f994 3002 	ldrsbne.w	r3, [r4, #2]
 8008282:	18f6      	addne	r6, r6, r3
 8008284:	442c      	add	r4, r5
 8008286:	f859 3f04 	ldr.w	r3, [r9, #4]!
 800828a:	fb0b 3616 	mls	r6, fp, r6, r3
 800828e:	f84a 6b04 	str.w	r6, [sl], #4
 8008292:	9b02      	ldr	r3, [sp, #8]
 8008294:	459a      	cmp	sl, r3
 8008296:	d1ac      	bne.n	80081f2 <st_sssa8_ch_convolve_rank1upd+0x62>
 8008298:	b005      	add	sp, #20
 800829a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829e:	460c      	mov	r4, r1
 80082a0:	e7e2      	b.n	8008268 <st_sssa8_ch_convolve_rank1upd+0xd8>
 80082a2:	4621      	mov	r1, r4
 80082a4:	2600      	movs	r6, #0
 80082a6:	4644      	mov	r4, r8
 80082a8:	e7c8      	b.n	800823c <st_sssa8_ch_convolve_rank1upd+0xac>
 80082aa:	bf00      	nop

080082ac <st_sssa8_ch_fully_connected>:
 80082ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b0:	b097      	sub	sp, #92	@ 0x5c
 80082b2:	460d      	mov	r5, r1
 80082b4:	9204      	str	r2, [sp, #16]
 80082b6:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80082b8:	9314      	str	r3, [sp, #80]	@ 0x50
 80082ba:	4619      	mov	r1, r3
 80082bc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80082c0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80082c4:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 80082c8:	930d      	str	r3, [sp, #52]	@ 0x34
 80082ca:	9c21      	ldr	r4, [sp, #132]	@ 0x84
 80082cc:	f99d 8088 	ldrsb.w	r8, [sp, #136]	@ 0x88
 80082d0:	f99d 308c 	ldrsb.w	r3, [sp, #140]	@ 0x8c
 80082d4:	9612      	str	r6, [sp, #72]	@ 0x48
 80082d6:	2900      	cmp	r1, #0
 80082d8:	f000 8281 	beq.w	80087de <st_sssa8_ch_fully_connected+0x532>
 80082dc:	3604      	adds	r6, #4
 80082de:	ea4f 0941 	mov.w	r9, r1, lsl #1
 80082e2:	eb04 0c41 	add.w	ip, r4, r1, lsl #1
 80082e6:	f04f 0e01 	mov.w	lr, #1
 80082ea:	f934 2b02 	ldrsh.w	r2, [r4], #2
 80082ee:	1e51      	subs	r1, r2, #1
 80082f0:	b289      	uxth	r1, r1
 80082f2:	fa0e f702 	lsl.w	r7, lr, r2
 80082f6:	2914      	cmp	r1, #20
 80082f8:	fa03 f202 	lsl.w	r2, r3, r2
 80082fc:	eb02 0257 	add.w	r2, r2, r7, lsr #1
 8008300:	f200 81ea 	bhi.w	80086d8 <st_sssa8_ch_fully_connected+0x42c>
 8008304:	4564      	cmp	r4, ip
 8008306:	f846 2c04 	str.w	r2, [r6, #-4]
 800830a:	f106 0604 	add.w	r6, r6, #4
 800830e:	d1ec      	bne.n	80082ea <st_sssa8_ch_fully_connected+0x3e>
 8008310:	4664      	mov	r4, ip
 8008312:	fa1f f388 	uxth.w	r3, r8
 8008316:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008318:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 800831a:	f8cd 8000 	str.w	r8, [sp]
 800831e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008322:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008326:	0852      	lsrs	r2, r2, #1
 8008328:	eba4 0609 	sub.w	r6, r4, r9
 800832c:	9215      	str	r2, [sp, #84]	@ 0x54
 800832e:	4614      	mov	r4, r2
 8008330:	4639      	mov	r1, r7
 8008332:	4642      	mov	r2, r8
 8008334:	9613      	str	r6, [sp, #76]	@ 0x4c
 8008336:	f000 fb39 	bl	80089ac <st_int8_reordered_no_shift_zero>
 800833a:	2c00      	cmp	r4, #0
 800833c:	f000 8178 	beq.w	8008630 <st_sssa8_ch_fully_connected+0x384>
 8008340:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8008342:	f100 0110 	add.w	r1, r0, #16
 8008346:	f1a8 0003 	sub.w	r0, r8, #3
 800834a:	900e      	str	r0, [sp, #56]	@ 0x38
 800834c:	9824      	ldr	r0, [sp, #144]	@ 0x90
 800834e:	3008      	adds	r0, #8
 8008350:	9008      	str	r0, [sp, #32]
 8008352:	1d30      	adds	r0, r6, #4
 8008354:	9007      	str	r0, [sp, #28]
 8008356:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8008358:	3002      	adds	r0, #2
 800835a:	9009      	str	r0, [sp, #36]	@ 0x24
 800835c:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800835e:	3004      	adds	r0, #4
 8008360:	f1a8 0310 	sub.w	r3, r8, #16
 8008364:	9006      	str	r0, [sp, #24]
 8008366:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008368:	091b      	lsrs	r3, r3, #4
 800836a:	3301      	adds	r3, #1
 800836c:	3004      	adds	r0, #4
 800836e:	1e62      	subs	r2, r4, #1
 8008370:	b292      	uxth	r2, r2
 8008372:	9005      	str	r0, [sp, #20]
 8008374:	0118      	lsls	r0, r3, #4
 8008376:	eb07 1343 	add.w	r3, r7, r3, lsl #5
 800837a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800837e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008380:	f1a8 0304 	sub.w	r3, r8, #4
 8008384:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008386:	900a      	str	r0, [sp, #40]	@ 0x28
 8008388:	9311      	str	r3, [sp, #68]	@ 0x44
 800838a:	9a08      	ldr	r2, [sp, #32]
 800838c:	e952 3102 	ldrd	r3, r1, [r2, #-8]
 8008390:	9a04      	ldr	r2, [sp, #16]
 8008392:	18ac      	adds	r4, r5, r2
 8008394:	2a0f      	cmp	r2, #15
 8008396:	9403      	str	r4, [sp, #12]
 8008398:	f340 81f3 	ble.w	8008782 <st_sssa8_ch_fully_connected+0x4d6>
 800839c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800839e:	18ae      	adds	r6, r5, r2
 80083a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80083a2:	460f      	mov	r7, r1
 80083a4:	f8d4 e000 	ldr.w	lr, [r4]
 80083a8:	6828      	ldr	r0, [r5, #0]
 80083aa:	fa2f fc8e 	sxtb16	ip, lr
 80083ae:	ea4f 2130 	mov.w	r1, r0, ror #8
 80083b2:	ea4f 283e 	mov.w	r8, lr, ror #8
 80083b6:	fa2f f080 	sxtb16	r0, r0
 80083ba:	f8d2 e000 	ldr.w	lr, [r2]
 80083be:	fa2f f181 	sxtb16	r1, r1
 80083c2:	fa2f f888 	sxtb16	r8, r8
 80083c6:	fb2e 3300 	smlad	r3, lr, r0, r3
 80083ca:	fb2e 7e0c 	smlad	lr, lr, ip, r7
 80083ce:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80083d2:	fb2c 3301 	smlad	r3, ip, r1, r3
 80083d6:	fb2c e808 	smlad	r8, ip, r8, lr
 80083da:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80083de:	686f      	ldr	r7, [r5, #4]
 80083e0:	fa2f f08c 	sxtb16	r0, ip
 80083e4:	ea4f 2137 	mov.w	r1, r7, ror #8
 80083e8:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 80083ec:	fa2f f787 	sxtb16	r7, r7
 80083f0:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80083f4:	fa2f f181 	sxtb16	r1, r1
 80083f8:	fa2f fe8e 	sxtb16	lr, lr
 80083fc:	fb2c 3707 	smlad	r7, ip, r7, r3
 8008400:	fb2c 8c00 	smlad	ip, ip, r0, r8
 8008404:	68d0      	ldr	r0, [r2, #12]
 8008406:	fb20 7701 	smlad	r7, r0, r1, r7
 800840a:	fb20 ce0e 	smlad	lr, r0, lr, ip
 800840e:	68a0      	ldr	r0, [r4, #8]
 8008410:	68a9      	ldr	r1, [r5, #8]
 8008412:	fa2f fc80 	sxtb16	ip, r0
 8008416:	ea4f 2331 	mov.w	r3, r1, ror #8
 800841a:	ea4f 2a30 	mov.w	sl, r0, ror #8
 800841e:	fa2f f181 	sxtb16	r1, r1
 8008422:	6910      	ldr	r0, [r2, #16]
 8008424:	fa2f f383 	sxtb16	r3, r3
 8008428:	fa2f fa8a 	sxtb16	sl, sl
 800842c:	fb20 7101 	smlad	r1, r0, r1, r7
 8008430:	fb20 e00c 	smlad	r0, r0, ip, lr
 8008434:	6957      	ldr	r7, [r2, #20]
 8008436:	fb27 1103 	smlad	r1, r7, r3, r1
 800843a:	fb27 0a0a 	smlad	sl, r7, sl, r0
 800843e:	68e7      	ldr	r7, [r4, #12]
 8008440:	68e8      	ldr	r0, [r5, #12]
 8008442:	fa2f fc87 	sxtb16	ip, r7
 8008446:	ea4f 2930 	mov.w	r9, r0, ror #8
 800844a:	ea4f 2837 	mov.w	r8, r7, ror #8
 800844e:	3510      	adds	r5, #16
 8008450:	6997      	ldr	r7, [r2, #24]
 8008452:	fa2f f380 	sxtb16	r3, r0
 8008456:	3410      	adds	r4, #16
 8008458:	fa2f f989 	sxtb16	r9, r9
 800845c:	fa2f f888 	sxtb16	r8, r8
 8008460:	fb27 1303 	smlad	r3, r7, r3, r1
 8008464:	fb27 a70c 	smlad	r7, r7, ip, sl
 8008468:	f8d2 e01c 	ldr.w	lr, [r2, #28]
 800846c:	3220      	adds	r2, #32
 800846e:	fb2e 3309 	smlad	r3, lr, r9, r3
 8008472:	fb2e 7708 	smlad	r7, lr, r8, r7
 8008476:	42b5      	cmp	r5, r6
 8008478:	d194      	bne.n	80083a4 <st_sssa8_ch_fully_connected+0xf8>
 800847a:	9a03      	ldr	r2, [sp, #12]
 800847c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800847e:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8008482:	4402      	add	r2, r0
 8008484:	4639      	mov	r1, r7
 8008486:	9203      	str	r2, [sp, #12]
 8008488:	4681      	mov	r9, r0
 800848a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800848c:	454a      	cmp	r2, r9
 800848e:	f340 8176 	ble.w	800877e <st_sssa8_ch_fully_connected+0x4d2>
 8008492:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008494:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008498:	eba2 0a09 	sub.w	sl, r2, r9
 800849c:	ea4f 029a 	mov.w	r2, sl, lsr #2
 80084a0:	f102 0a01 	add.w	sl, r2, #1
 80084a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80084a6:	ea4f 028a 	mov.w	r2, sl, lsl #2
 80084aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80084ac:	eb06 048a 	add.w	r4, r6, sl, lsl #2
 80084b0:	465f      	mov	r7, fp
 80084b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80084b6:	f856 eb04 	ldr.w	lr, [r6], #4
 80084ba:	fa2f f082 	sxtb16	r0, r2
 80084be:	ea4f 2c3e 	mov.w	ip, lr, ror #8
 80084c2:	ea4f 2532 	mov.w	r5, r2, ror #8
 80084c6:	fa2f fe8e 	sxtb16	lr, lr
 80084ca:	683a      	ldr	r2, [r7, #0]
 80084cc:	fa2f fc8c 	sxtb16	ip, ip
 80084d0:	fa2f f585 	sxtb16	r5, r5
 80084d4:	fb22 330e 	smlad	r3, r2, lr, r3
 80084d8:	fb22 1200 	smlad	r2, r2, r0, r1
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	3708      	adds	r7, #8
 80084e0:	fb21 330c 	smlad	r3, r1, ip, r3
 80084e4:	fb21 2105 	smlad	r1, r1, r5, r2
 80084e8:	42a6      	cmp	r6, r4
 80084ea:	d1e2      	bne.n	80084b2 <st_sssa8_ch_fully_connected+0x206>
 80084ec:	9a03      	ldr	r2, [sp, #12]
 80084ee:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80084f0:	4402      	add	r2, r0
 80084f2:	9203      	str	r2, [sp, #12]
 80084f4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80084f6:	f109 0904 	add.w	r9, r9, #4
 80084fa:	eb0b 0bca 	add.w	fp, fp, sl, lsl #3
 80084fe:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 8008502:	9d04      	ldr	r5, [sp, #16]
 8008504:	454d      	cmp	r5, r9
 8008506:	dd38      	ble.n	800857a <st_sssa8_ch_fully_connected+0x2ce>
 8008508:	f9bb 2000 	ldrsh.w	r2, [fp]
 800850c:	f994 0000 	ldrsb.w	r0, [r4]
 8008510:	9e03      	ldr	r6, [sp, #12]
 8008512:	fb12 3300 	smlabb	r3, r2, r0, r3
 8008516:	f996 0000 	ldrsb.w	r0, [r6]
 800851a:	fb12 1100 	smlabb	r1, r2, r0, r1
 800851e:	f109 0201 	add.w	r2, r9, #1
 8008522:	42aa      	cmp	r2, r5
 8008524:	da25      	bge.n	8008572 <st_sssa8_ch_fully_connected+0x2c6>
 8008526:	f9bb 2002 	ldrsh.w	r2, [fp, #2]
 800852a:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800852e:	fb12 3300 	smlabb	r3, r2, r0, r3
 8008532:	f996 0001 	ldrsb.w	r0, [r6, #1]
 8008536:	fb12 1100 	smlabb	r1, r2, r0, r1
 800853a:	f109 0202 	add.w	r2, r9, #2
 800853e:	4295      	cmp	r5, r2
 8008540:	dd17      	ble.n	8008572 <st_sssa8_ch_fully_connected+0x2c6>
 8008542:	f9bb 2004 	ldrsh.w	r2, [fp, #4]
 8008546:	f994 0002 	ldrsb.w	r0, [r4, #2]
 800854a:	fb12 3300 	smlabb	r3, r2, r0, r3
 800854e:	f996 0002 	ldrsb.w	r0, [r6, #2]
 8008552:	fb12 1100 	smlabb	r1, r2, r0, r1
 8008556:	f109 0203 	add.w	r2, r9, #3
 800855a:	4295      	cmp	r5, r2
 800855c:	dd09      	ble.n	8008572 <st_sssa8_ch_fully_connected+0x2c6>
 800855e:	f9bb 2006 	ldrsh.w	r2, [fp, #6]
 8008562:	f996 0003 	ldrsb.w	r0, [r6, #3]
 8008566:	fb12 1100 	smlabb	r1, r2, r0, r1
 800856a:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800856e:	fb12 3300 	smlabb	r3, r2, r0, r3
 8008572:	9a04      	ldr	r2, [sp, #16]
 8008574:	eba2 0909 	sub.w	r9, r2, r9
 8008578:	444c      	add	r4, r9
 800857a:	9f07      	ldr	r7, [sp, #28]
 800857c:	f937 5c04 	ldrsh.w	r5, [r7, #-4]
 8008580:	2d15      	cmp	r5, #21
 8008582:	f340 80bf 	ble.w	8008704 <st_sssa8_ch_fully_connected+0x458>
 8008586:	9a05      	ldr	r2, [sp, #20]
 8008588:	1ea8      	subs	r0, r5, #2
 800858a:	f852 6c04 	ldr.w	r6, [r2, #-4]
 800858e:	2201      	movs	r2, #1
 8008590:	fa02 f000 	lsl.w	r0, r2, r0
 8008594:	9a06      	ldr	r2, [sp, #24]
 8008596:	3d01      	subs	r5, #1
 8008598:	f852 2c04 	ldr.w	r2, [r2, #-4]
 800859c:	fb53 0302 	smmla	r3, r3, r2, r0
 80085a0:	412b      	asrs	r3, r5
 80085a2:	4433      	add	r3, r6
 80085a4:	1ebe      	subs	r6, r7, #2
 80085a6:	f303 0307 	ssat	r3, #8, r3
 80085aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085ac:	f802 3c02 	strb.w	r3, [r2, #-2]
 80085b0:	1e50      	subs	r0, r2, #1
 80085b2:	f9b6 5000 	ldrsh.w	r5, [r6]
 80085b6:	2d15      	cmp	r5, #21
 80085b8:	f340 8096 	ble.w	80086e8 <st_sssa8_ch_fully_connected+0x43c>
 80085bc:	9b05      	ldr	r3, [sp, #20]
 80085be:	1eaa      	subs	r2, r5, #2
 80085c0:	681e      	ldr	r6, [r3, #0]
 80085c2:	2301      	movs	r3, #1
 80085c4:	fa03 f202 	lsl.w	r2, r3, r2
 80085c8:	9b06      	ldr	r3, [sp, #24]
 80085ca:	3d01      	subs	r5, #1
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	fb51 2303 	smmla	r3, r1, r3, r2
 80085d2:	412b      	asrs	r3, r5
 80085d4:	4433      	add	r3, r6
 80085d6:	f303 0307 	ssat	r3, #8, r3
 80085da:	7003      	strb	r3, [r0, #0]
 80085dc:	9a04      	ldr	r2, [sp, #16]
 80085de:	9b08      	ldr	r3, [sp, #32]
 80085e0:	18a5      	adds	r5, r4, r2
 80085e2:	9a07      	ldr	r2, [sp, #28]
 80085e4:	3204      	adds	r2, #4
 80085e6:	9207      	str	r2, [sp, #28]
 80085e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085ea:	3202      	adds	r2, #2
 80085ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80085ee:	9a06      	ldr	r2, [sp, #24]
 80085f0:	3208      	adds	r2, #8
 80085f2:	9206      	str	r2, [sp, #24]
 80085f4:	9a05      	ldr	r2, [sp, #20]
 80085f6:	3208      	adds	r2, #8
 80085f8:	9205      	str	r2, [sp, #20]
 80085fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80085fc:	3308      	adds	r3, #8
 80085fe:	4293      	cmp	r3, r2
 8008600:	9308      	str	r3, [sp, #32]
 8008602:	f47f aec2 	bne.w	800838a <st_sssa8_ch_fully_connected+0xde>
 8008606:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008608:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800860a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800860e:	9220      	str	r2, [sp, #128]	@ 0x80
 8008610:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008612:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008616:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008618:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800861a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800861e:	9224      	str	r2, [sp, #144]	@ 0x90
 8008620:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8008622:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8008626:	9225      	str	r2, [sp, #148]	@ 0x94
 8008628:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800862a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800862e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008632:	07db      	lsls	r3, r3, #31
 8008634:	d54c      	bpl.n	80086d0 <st_sssa8_ch_fully_connected+0x424>
 8008636:	9a04      	ldr	r2, [sp, #16]
 8008638:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800863a:	ea5f 0c92 	movs.w	ip, r2, lsr #2
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f000 80cb 	beq.w	80087da <st_sssa8_ch_fully_connected+0x52e>
 8008644:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008646:	eb05 078c 	add.w	r7, r5, ip, lsl #2
 800864a:	f855 2b04 	ldr.w	r2, [r5], #4
 800864e:	6806      	ldr	r6, [r0, #0]
 8008650:	6844      	ldr	r4, [r0, #4]
 8008652:	ea4f 2132 	mov.w	r1, r2, ror #8
 8008656:	3008      	adds	r0, #8
 8008658:	fa2f f282 	sxtb16	r2, r2
 800865c:	fa2f f181 	sxtb16	r1, r1
 8008660:	fb26 3202 	smlad	r2, r6, r2, r3
 8008664:	fb24 2301 	smlad	r3, r4, r1, r2
 8008668:	42bd      	cmp	r5, r7
 800866a:	d1ee      	bne.n	800864a <st_sssa8_ch_fully_connected+0x39e>
 800866c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800866e:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8008672:	920d      	str	r2, [sp, #52]	@ 0x34
 8008674:	9a04      	ldr	r2, [sp, #16]
 8008676:	f012 0203 	ands.w	r2, r2, #3
 800867a:	d014      	beq.n	80086a6 <st_sssa8_ch_fully_connected+0x3fa>
 800867c:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800867e:	f997 1000 	ldrsb.w	r1, [r7]
 8008682:	8820      	ldrh	r0, [r4, #0]
 8008684:	3a01      	subs	r2, #1
 8008686:	b292      	uxth	r2, r2
 8008688:	fb10 3301 	smlabb	r3, r0, r1, r3
 800868c:	b15a      	cbz	r2, 80086a6 <st_sssa8_ch_fully_connected+0x3fa>
 800868e:	f997 1001 	ldrsb.w	r1, [r7, #1]
 8008692:	8860      	ldrh	r0, [r4, #2]
 8008694:	2a01      	cmp	r2, #1
 8008696:	fb10 3301 	smlabb	r3, r0, r1, r3
 800869a:	d004      	beq.n	80086a6 <st_sssa8_ch_fully_connected+0x3fa>
 800869c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 80086a0:	88a1      	ldrh	r1, [r4, #4]
 80086a2:	fb11 3302 	smlabb	r3, r1, r2, r3
 80086a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80086a8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80086ac:	2a15      	cmp	r2, #21
 80086ae:	dd6e      	ble.n	800878e <st_sssa8_ch_fully_connected+0x4e2>
 80086b0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80086b2:	680c      	ldr	r4, [r1, #0]
 80086b4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80086b6:	1e95      	subs	r5, r2, #2
 80086b8:	2001      	movs	r0, #1
 80086ba:	3a01      	subs	r2, #1
 80086bc:	6809      	ldr	r1, [r1, #0]
 80086be:	40a8      	lsls	r0, r5
 80086c0:	fb53 0301 	smmla	r3, r3, r1, r0
 80086c4:	4113      	asrs	r3, r2
 80086c6:	4423      	add	r3, r4
 80086c8:	f303 0307 	ssat	r3, #8, r3
 80086cc:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80086ce:	7013      	strb	r3, [r2, #0]
 80086d0:	2000      	movs	r0, #0
 80086d2:	b017      	add	sp, #92	@ 0x5c
 80086d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d8:	4564      	cmp	r4, ip
 80086da:	f846 3c04 	str.w	r3, [r6, #-4]
 80086de:	f106 0604 	add.w	r6, r6, #4
 80086e2:	f47f ae02 	bne.w	80082ea <st_sssa8_ch_fully_connected+0x3e>
 80086e6:	e613      	b.n	8008310 <st_sssa8_ch_fully_connected+0x64>
 80086e8:	2d00      	cmp	r5, #0
 80086ea:	dd21      	ble.n	8008730 <st_sssa8_ch_fully_connected+0x484>
 80086ec:	9b06      	ldr	r3, [sp, #24]
 80086ee:	9a05      	ldr	r2, [sp, #20]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	6812      	ldr	r2, [r2, #0]
 80086f4:	0049      	lsls	r1, r1, #1
 80086f6:	fb51 2103 	smmla	r1, r1, r3, r2
 80086fa:	4129      	asrs	r1, r5
 80086fc:	f301 0107 	ssat	r1, #8, r1
 8008700:	7001      	strb	r1, [r0, #0]
 8008702:	e76b      	b.n	80085dc <st_sssa8_ch_fully_connected+0x330>
 8008704:	2d00      	cmp	r5, #0
 8008706:	dd24      	ble.n	8008752 <st_sssa8_ch_fully_connected+0x4a6>
 8008708:	9a06      	ldr	r2, [sp, #24]
 800870a:	9805      	ldr	r0, [sp, #20]
 800870c:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8008710:	f850 0c04 	ldr.w	r0, [r0, #-4]
 8008714:	005b      	lsls	r3, r3, #1
 8008716:	fb53 0302 	smmla	r3, r3, r2, r0
 800871a:	fa43 f505 	asr.w	r5, r3, r5
 800871e:	9b07      	ldr	r3, [sp, #28]
 8008720:	1e9e      	subs	r6, r3, #2
 8008722:	f305 0507 	ssat	r5, #8, r5
 8008726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008728:	f803 5c02 	strb.w	r5, [r3, #-2]
 800872c:	1e58      	subs	r0, r3, #1
 800872e:	e740      	b.n	80085b2 <st_sssa8_ch_fully_connected+0x306>
 8008730:	f1c5 0501 	rsb	r5, r5, #1
 8008734:	fa01 f205 	lsl.w	r2, r1, r5
 8008738:	f302 021f 	ssat	r2, #32, r2
 800873c:	9b06      	ldr	r3, [sp, #24]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	fb52 f213 	smmulr	r2, r2, r3
 8008744:	9b05      	ldr	r3, [sp, #20]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4413      	add	r3, r2
 800874a:	f303 0307 	ssat	r3, #8, r3
 800874e:	7003      	strb	r3, [r0, #0]
 8008750:	e744      	b.n	80085dc <st_sssa8_ch_fully_connected+0x330>
 8008752:	f1c5 0501 	rsb	r5, r5, #1
 8008756:	40ab      	lsls	r3, r5
 8008758:	1ebe      	subs	r6, r7, #2
 800875a:	f303 031f 	ssat	r3, #32, r3
 800875e:	9a06      	ldr	r2, [sp, #24]
 8008760:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8008764:	fb53 f212 	smmulr	r2, r3, r2
 8008768:	9b05      	ldr	r3, [sp, #20]
 800876a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800876e:	441a      	add	r2, r3
 8008770:	f302 0207 	ssat	r2, #8, r2
 8008774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008776:	f803 2c02 	strb.w	r2, [r3, #-2]
 800877a:	1e58      	subs	r0, r3, #1
 800877c:	e719      	b.n	80085b2 <st_sssa8_ch_fully_connected+0x306>
 800877e:	4634      	mov	r4, r6
 8008780:	e6bf      	b.n	8008502 <st_sssa8_ch_fully_connected+0x256>
 8008782:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8008786:	462e      	mov	r6, r5
 8008788:	f04f 0900 	mov.w	r9, #0
 800878c:	e67d      	b.n	800848a <st_sssa8_ch_fully_connected+0x1de>
 800878e:	2a00      	cmp	r2, #0
 8008790:	dd0f      	ble.n	80087b2 <st_sssa8_ch_fully_connected+0x506>
 8008792:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8008794:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008796:	6809      	ldr	r1, [r1, #0]
 8008798:	6800      	ldr	r0, [r0, #0]
 800879a:	005b      	lsls	r3, r3, #1
 800879c:	fb53 0301 	smmla	r3, r3, r1, r0
 80087a0:	4113      	asrs	r3, r2
 80087a2:	f303 0307 	ssat	r3, #8, r3
 80087a6:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80087a8:	2000      	movs	r0, #0
 80087aa:	7013      	strb	r3, [r2, #0]
 80087ac:	b017      	add	sp, #92	@ 0x5c
 80087ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b2:	f1c2 0201 	rsb	r2, r2, #1
 80087b6:	4093      	lsls	r3, r2
 80087b8:	f303 031f 	ssat	r3, #32, r3
 80087bc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80087be:	6812      	ldr	r2, [r2, #0]
 80087c0:	fb53 f312 	smmulr	r3, r3, r2
 80087c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80087c6:	6812      	ldr	r2, [r2, #0]
 80087c8:	4413      	add	r3, r2
 80087ca:	f303 0307 	ssat	r3, #8, r3
 80087ce:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80087d0:	2000      	movs	r0, #0
 80087d2:	7013      	strb	r3, [r2, #0]
 80087d4:	b017      	add	sp, #92	@ 0x5c
 80087d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087da:	462f      	mov	r7, r5
 80087dc:	e74a      	b.n	8008674 <st_sssa8_ch_fully_connected+0x3c8>
 80087de:	f8dd 9050 	ldr.w	r9, [sp, #80]	@ 0x50
 80087e2:	9212      	str	r2, [sp, #72]	@ 0x48
 80087e4:	e595      	b.n	8008312 <st_sssa8_ch_fully_connected+0x66>
 80087e6:	bf00      	nop

080087e8 <st_int8_fill>:
 80087e8:	b510      	push	{r4, lr}
 80087ea:	b2c3      	uxtb	r3, r0
 80087ec:	0204      	lsls	r4, r0, #8
 80087ee:	b2a4      	uxth	r4, r4
 80087f0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80087f4:	4323      	orrs	r3, r4
 80087f6:	0404      	lsls	r4, r0, #16
 80087f8:	f404 047f 	and.w	r4, r4, #16711680	@ 0xff0000
 80087fc:	431c      	orrs	r4, r3
 80087fe:	078b      	lsls	r3, r1, #30
 8008800:	468c      	mov	ip, r1
 8008802:	d007      	beq.n	8008814 <st_int8_fill+0x2c>
 8008804:	b3a2      	cbz	r2, 8008870 <st_int8_fill+0x88>
 8008806:	f80c 0b01 	strb.w	r0, [ip], #1
 800880a:	f01c 0f03 	tst.w	ip, #3
 800880e:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 8008812:	d1f7      	bne.n	8008804 <st_int8_fill+0x1c>
 8008814:	0911      	lsrs	r1, r2, #4
 8008816:	d03e      	beq.n	8008896 <st_int8_fill+0xae>
 8008818:	1e4b      	subs	r3, r1, #1
 800881a:	2b04      	cmp	r3, #4
 800881c:	d929      	bls.n	8008872 <st_int8_fill+0x8a>
 800881e:	f01c 0f07 	tst.w	ip, #7
 8008822:	d126      	bne.n	8008872 <st_int8_fill+0x8a>
 8008824:	f10c 0310 	add.w	r3, ip, #16
 8008828:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 800882c:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 8008830:	e943 4404 	strd	r4, r4, [r3, #-16]
 8008834:	e943 4402 	strd	r4, r4, [r3, #-8]
 8008838:	3310      	adds	r3, #16
 800883a:	428b      	cmp	r3, r1
 800883c:	d1f8      	bne.n	8008830 <st_int8_fill+0x48>
 800883e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8008842:	44f4      	add	ip, lr
 8008844:	f002 0203 	and.w	r2, r2, #3
 8008848:	b15b      	cbz	r3, 8008862 <st_int8_fill+0x7a>
 800884a:	1e59      	subs	r1, r3, #1
 800884c:	f8cc 4000 	str.w	r4, [ip]
 8008850:	d005      	beq.n	800885e <st_int8_fill+0x76>
 8008852:	2901      	cmp	r1, #1
 8008854:	f8cc 4004 	str.w	r4, [ip, #4]
 8008858:	bf18      	it	ne
 800885a:	f8cc 4008 	strne.w	r4, [ip, #8]
 800885e:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 8008862:	b12a      	cbz	r2, 8008870 <st_int8_fill+0x88>
 8008864:	4601      	mov	r1, r0
 8008866:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800886a:	4660      	mov	r0, ip
 800886c:	f003 bc7c 	b.w	800c168 <memset>
 8008870:	bd10      	pop	{r4, pc}
 8008872:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 8008876:	4663      	mov	r3, ip
 8008878:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
 800887c:	601c      	str	r4, [r3, #0]
 800887e:	605c      	str	r4, [r3, #4]
 8008880:	609c      	str	r4, [r3, #8]
 8008882:	60dc      	str	r4, [r3, #12]
 8008884:	3310      	adds	r3, #16
 8008886:	4299      	cmp	r1, r3
 8008888:	d1f8      	bne.n	800887c <st_int8_fill+0x94>
 800888a:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800888e:	44f4      	add	ip, lr
 8008890:	f002 0203 	and.w	r2, r2, #3
 8008894:	e7d8      	b.n	8008848 <st_int8_fill+0x60>
 8008896:	0893      	lsrs	r3, r2, #2
 8008898:	f002 0203 	and.w	r2, r2, #3
 800889c:	e7d4      	b.n	8008848 <st_int8_fill+0x60>
 800889e:	bf00      	nop

080088a0 <st_int8_copy>:
 80088a0:	4288      	cmp	r0, r1
 80088a2:	d057      	beq.n	8008954 <st_int8_copy+0xb4>
 80088a4:	2a00      	cmp	r2, #0
 80088a6:	d055      	beq.n	8008954 <st_int8_copy+0xb4>
 80088a8:	4288      	cmp	r0, r1
 80088aa:	d354      	bcc.n	8008956 <st_int8_copy+0xb6>
 80088ac:	078b      	lsls	r3, r1, #30
 80088ae:	d102      	bne.n	80088b6 <st_int8_copy+0x16>
 80088b0:	e009      	b.n	80088c6 <st_int8_copy+0x26>
 80088b2:	2a00      	cmp	r2, #0
 80088b4:	d05c      	beq.n	8008970 <st_int8_copy+0xd0>
 80088b6:	f910 3b01 	ldrsb.w	r3, [r0], #1
 80088ba:	f801 3b01 	strb.w	r3, [r1], #1
 80088be:	078b      	lsls	r3, r1, #30
 80088c0:	f102 32ff 	add.w	r2, r2, #4294967295	@ 0xffffffff
 80088c4:	d1f5      	bne.n	80088b2 <st_int8_copy+0x12>
 80088c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ca:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 80088ce:	d069      	beq.n	80089a4 <st_int8_copy+0x104>
 80088d0:	ea41 0300 	orr.w	r3, r1, r0
 80088d4:	075b      	lsls	r3, r3, #29
 80088d6:	d14c      	bne.n	8008972 <st_int8_copy+0xd2>
 80088d8:	f10e 33ff 	add.w	r3, lr, #4294967295	@ 0xffffffff
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d948      	bls.n	8008972 <st_int8_copy+0xd2>
 80088e0:	f100 0310 	add.w	r3, r0, #16
 80088e4:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80088e8:	f101 0c10 	add.w	ip, r1, #16
 80088ec:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 80088f0:	ed13 6b04 	vldr	d6, [r3, #-16]
 80088f4:	ed13 7b02 	vldr	d7, [r3, #-8]
 80088f8:	3310      	adds	r3, #16
 80088fa:	4573      	cmp	r3, lr
 80088fc:	ed0c 6b04 	vstr	d6, [ip, #-16]
 8008900:	ed0c 7b02 	vstr	d7, [ip, #-8]
 8008904:	f10c 0c10 	add.w	ip, ip, #16
 8008908:	d1f2      	bne.n	80088f0 <st_int8_copy+0x50>
 800890a:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800890e:	4421      	add	r1, r4
 8008910:	4420      	add	r0, r4
 8008912:	f002 0203 	and.w	r2, r2, #3
 8008916:	b16b      	cbz	r3, 8008934 <st_int8_copy+0x94>
 8008918:	6804      	ldr	r4, [r0, #0]
 800891a:	600c      	str	r4, [r1, #0]
 800891c:	1e5c      	subs	r4, r3, #1
 800891e:	d005      	beq.n	800892c <st_int8_copy+0x8c>
 8008920:	6845      	ldr	r5, [r0, #4]
 8008922:	604d      	str	r5, [r1, #4]
 8008924:	2c01      	cmp	r4, #1
 8008926:	bf1c      	itt	ne
 8008928:	6884      	ldrne	r4, [r0, #8]
 800892a:	608c      	strne	r4, [r1, #8]
 800892c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008930:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008934:	b162      	cbz	r2, 8008950 <st_int8_copy+0xb0>
 8008936:	f990 3000 	ldrsb.w	r3, [r0]
 800893a:	700b      	strb	r3, [r1, #0]
 800893c:	3a01      	subs	r2, #1
 800893e:	d007      	beq.n	8008950 <st_int8_copy+0xb0>
 8008940:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8008944:	704b      	strb	r3, [r1, #1]
 8008946:	2a01      	cmp	r2, #1
 8008948:	bf1c      	itt	ne
 800894a:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 800894e:	708b      	strbne	r3, [r1, #2]
 8008950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008954:	4770      	bx	lr
 8008956:	1883      	adds	r3, r0, r2
 8008958:	428b      	cmp	r3, r1
 800895a:	d9a7      	bls.n	80088ac <st_int8_copy+0xc>
 800895c:	4283      	cmp	r3, r0
 800895e:	440a      	add	r2, r1
 8008960:	d9f8      	bls.n	8008954 <st_int8_copy+0xb4>
 8008962:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8008966:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800896a:	4283      	cmp	r3, r0
 800896c:	d1f9      	bne.n	8008962 <st_int8_copy+0xc2>
 800896e:	4770      	bx	lr
 8008970:	4770      	bx	lr
 8008972:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8008976:	460b      	mov	r3, r1
 8008978:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800897c:	4684      	mov	ip, r0
 800897e:	f8dc 7000 	ldr.w	r7, [ip]
 8008982:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008986:	f8dc 5008 	ldr.w	r5, [ip, #8]
 800898a:	f8dc 800c 	ldr.w	r8, [ip, #12]
 800898e:	f8c3 800c 	str.w	r8, [r3, #12]
 8008992:	601f      	str	r7, [r3, #0]
 8008994:	605e      	str	r6, [r3, #4]
 8008996:	609d      	str	r5, [r3, #8]
 8008998:	3310      	adds	r3, #16
 800899a:	459e      	cmp	lr, r3
 800899c:	f10c 0c10 	add.w	ip, ip, #16
 80089a0:	d1ed      	bne.n	800897e <st_int8_copy+0xde>
 80089a2:	e7b2      	b.n	800890a <st_int8_copy+0x6a>
 80089a4:	0893      	lsrs	r3, r2, #2
 80089a6:	f002 0203 	and.w	r2, r2, #3
 80089aa:	e7b4      	b.n	8008916 <st_int8_copy+0x76>

080089ac <st_int8_reordered_no_shift_zero>:
 80089ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089ae:	0897      	lsrs	r7, r2, #2
 80089b0:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 80089b4:	d02e      	beq.n	8008a14 <st_int8_reordered_no_shift_zero+0x68>
 80089b6:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 80089ba:	460c      	mov	r4, r1
 80089bc:	f850 cb04 	ldr.w	ip, [r0], #4
 80089c0:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 80089c4:	fa2f fe8e 	sxtb16	lr, lr
 80089c8:	fade fe03 	ssub16	lr, lr, r3
 80089cc:	fa2f fc8c 	sxtb16	ip, ip
 80089d0:	fadc fc03 	ssub16	ip, ip, r3
 80089d4:	42a8      	cmp	r0, r5
 80089d6:	f8c4 c000 	str.w	ip, [r4]
 80089da:	f8c4 e004 	str.w	lr, [r4, #4]
 80089de:	f104 0408 	add.w	r4, r4, #8
 80089e2:	d1eb      	bne.n	80089bc <st_int8_reordered_no_shift_zero+0x10>
 80089e4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 80089e8:	f012 0203 	ands.w	r2, r2, #3
 80089ec:	d011      	beq.n	8008a12 <st_int8_reordered_no_shift_zero+0x66>
 80089ee:	f995 3000 	ldrsb.w	r3, [r5]
 80089f2:	b276      	sxtb	r6, r6
 80089f4:	1b9b      	subs	r3, r3, r6
 80089f6:	3a01      	subs	r2, #1
 80089f8:	800b      	strh	r3, [r1, #0]
 80089fa:	d00a      	beq.n	8008a12 <st_int8_reordered_no_shift_zero+0x66>
 80089fc:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8008a00:	2a01      	cmp	r2, #1
 8008a02:	eba3 0306 	sub.w	r3, r3, r6
 8008a06:	804b      	strh	r3, [r1, #2]
 8008a08:	d003      	beq.n	8008a12 <st_int8_reordered_no_shift_zero+0x66>
 8008a0a:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8008a0e:	1b9e      	subs	r6, r3, r6
 8008a10:	808e      	strh	r6, [r1, #4]
 8008a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a14:	4605      	mov	r5, r0
 8008a16:	e7e7      	b.n	80089e8 <st_int8_reordered_no_shift_zero+0x3c>

08008a18 <st_int8_to16_no_shift>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	f1b2 0410 	subs.w	r4, r2, #16
 8008a1e:	f04f 0e00 	mov.w	lr, #0
 8008a22:	d437      	bmi.n	8008a94 <st_int8_to16_no_shift+0x7c>
 8008a24:	f8d0 c000 	ldr.w	ip, [r0]
 8008a28:	6843      	ldr	r3, [r0, #4]
 8008a2a:	fa2f f59c 	sxtb16	r5, ip, ror #8
 8008a2e:	fa2f fc8c 	sxtb16	ip, ip
 8008a32:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 8008a36:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 8008a3a:	fa2f f593 	sxtb16	r5, r3, ror #8
 8008a3e:	604e      	str	r6, [r1, #4]
 8008a40:	f8c1 c000 	str.w	ip, [r1]
 8008a44:	fa2f f383 	sxtb16	r3, r3
 8008a48:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 8008a4c:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 8008a50:	60ce      	str	r6, [r1, #12]
 8008a52:	608b      	str	r3, [r1, #8]
 8008a54:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8008a58:	68c3      	ldr	r3, [r0, #12]
 8008a5a:	3010      	adds	r0, #16
 8008a5c:	fa2f f59c 	sxtb16	r5, ip, ror #8
 8008a60:	fa2f fc8c 	sxtb16	ip, ip
 8008a64:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 8008a68:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 8008a6c:	fa2f f593 	sxtb16	r5, r3, ror #8
 8008a70:	f8c1 c010 	str.w	ip, [r1, #16]
 8008a74:	614e      	str	r6, [r1, #20]
 8008a76:	f10e 0e10 	add.w	lr, lr, #16
 8008a7a:	3120      	adds	r1, #32
 8008a7c:	45a6      	cmp	lr, r4
 8008a7e:	fa2f f383 	sxtb16	r3, r3
 8008a82:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
 8008a86:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 8008a8a:	f841 cc04 	str.w	ip, [r1, #-4]
 8008a8e:	f841 3c08 	str.w	r3, [r1, #-8]
 8008a92:	ddc7      	ble.n	8008a24 <st_int8_to16_no_shift+0xc>
 8008a94:	1f16      	subs	r6, r2, #4
 8008a96:	4576      	cmp	r6, lr
 8008a98:	db12      	blt.n	8008ac0 <st_int8_to16_no_shift+0xa8>
 8008a9a:	f850 3b04 	ldr.w	r3, [r0], #4
 8008a9e:	fa2f f493 	sxtb16	r4, r3, ror #8
 8008aa2:	3108      	adds	r1, #8
 8008aa4:	f10e 0e04 	add.w	lr, lr, #4
 8008aa8:	45b6      	cmp	lr, r6
 8008aaa:	fa2f f383 	sxtb16	r3, r3
 8008aae:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 8008ab2:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 8008ab6:	f841 5c04 	str.w	r5, [r1, #-4]
 8008aba:	f841 3c08 	str.w	r3, [r1, #-8]
 8008abe:	ddec      	ble.n	8008a9a <st_int8_to16_no_shift+0x82>
 8008ac0:	4572      	cmp	r2, lr
 8008ac2:	dd08      	ble.n	8008ad6 <st_int8_to16_no_shift+0xbe>
 8008ac4:	eba2 020e 	sub.w	r2, r2, lr
 8008ac8:	4402      	add	r2, r0
 8008aca:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8008ace:	f821 3b02 	strh.w	r3, [r1], #2
 8008ad2:	4290      	cmp	r0, r2
 8008ad4:	d1f9      	bne.n	8008aca <st_int8_to16_no_shift+0xb2>
 8008ad6:	bd70      	pop	{r4, r5, r6, pc}

08008ad8 <st_int8_to16_no_shift_interleaved>:
 8008ad8:	b570      	push	{r4, r5, r6, lr}
 8008ada:	f1b2 0510 	subs.w	r5, r2, #16
 8008ade:	f04f 0e00 	mov.w	lr, #0
 8008ae2:	d426      	bmi.n	8008b32 <st_int8_to16_no_shift_interleaved+0x5a>
 8008ae4:	f8d0 c000 	ldr.w	ip, [r0]
 8008ae8:	6843      	ldr	r3, [r0, #4]
 8008aea:	fa2f f69c 	sxtb16	r6, ip, ror #8
 8008aee:	fa2f fc8c 	sxtb16	ip, ip
 8008af2:	fa2f f493 	sxtb16	r4, r3, ror #8
 8008af6:	600e      	str	r6, [r1, #0]
 8008af8:	f8c1 c004 	str.w	ip, [r1, #4]
 8008afc:	608c      	str	r4, [r1, #8]
 8008afe:	fa2f f383 	sxtb16	r3, r3
 8008b02:	60cb      	str	r3, [r1, #12]
 8008b04:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8008b08:	68c3      	ldr	r3, [r0, #12]
 8008b0a:	3010      	adds	r0, #16
 8008b0c:	fa2f f69c 	sxtb16	r6, ip, ror #8
 8008b10:	fa2f fc8c 	sxtb16	ip, ip
 8008b14:	fa2f f493 	sxtb16	r4, r3, ror #8
 8008b18:	610e      	str	r6, [r1, #16]
 8008b1a:	f8c1 c014 	str.w	ip, [r1, #20]
 8008b1e:	618c      	str	r4, [r1, #24]
 8008b20:	f10e 0e10 	add.w	lr, lr, #16
 8008b24:	3120      	adds	r1, #32
 8008b26:	45ae      	cmp	lr, r5
 8008b28:	fa2f f383 	sxtb16	r3, r3
 8008b2c:	f841 3c04 	str.w	r3, [r1, #-4]
 8008b30:	ddd8      	ble.n	8008ae4 <st_int8_to16_no_shift_interleaved+0xc>
 8008b32:	1f14      	subs	r4, r2, #4
 8008b34:	4574      	cmp	r4, lr
 8008b36:	db10      	blt.n	8008b5a <st_int8_to16_no_shift_interleaved+0x82>
 8008b38:	ebae 0e00 	sub.w	lr, lr, r0
 8008b3c:	f850 3b04 	ldr.w	r3, [r0], #4
 8008b40:	fa2f fc93 	sxtb16	ip, r3, ror #8
 8008b44:	f8c1 c000 	str.w	ip, [r1]
 8008b48:	eb00 020e 	add.w	r2, r0, lr
 8008b4c:	3108      	adds	r1, #8
 8008b4e:	4294      	cmp	r4, r2
 8008b50:	fa2f f383 	sxtb16	r3, r3
 8008b54:	f841 3c04 	str.w	r3, [r1, #-4]
 8008b58:	daf0      	bge.n	8008b3c <st_int8_to16_no_shift_interleaved+0x64>
 8008b5a:	bd70      	pop	{r4, r5, r6, pc}

08008b5c <st_int8_to16_dual>:
 8008b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b60:	4698      	mov	r8, r3
 8008b62:	085b      	lsrs	r3, r3, #1
 8008b64:	eb00 0c02 	add.w	ip, r0, r2
 8008b68:	f000 80ba 	beq.w	8008ce0 <st_int8_to16_dual+0x184>
 8008b6c:	f1a2 0710 	sub.w	r7, r2, #16
 8008b70:	1f16      	subs	r6, r2, #4
 8008b72:	2f00      	cmp	r7, #0
 8008b74:	f04f 0500 	mov.w	r5, #0
 8008b78:	db73      	blt.n	8008c62 <st_int8_to16_dual+0x106>
 8008b7a:	f8d0 e000 	ldr.w	lr, [r0]
 8008b7e:	f8dc 4000 	ldr.w	r4, [ip]
 8008b82:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8008b86:	fa2f fe8e 	sxtb16	lr, lr
 8008b8a:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8008b8e:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8008b92:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008b96:	f8c1 e000 	str.w	lr, [r1]
 8008b9a:	f8c1 a008 	str.w	sl, [r1, #8]
 8008b9e:	fa2f f484 	sxtb16	r4, r4
 8008ba2:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 8008ba6:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 8008baa:	f8c1 e00c 	str.w	lr, [r1, #12]
 8008bae:	604c      	str	r4, [r1, #4]
 8008bb0:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8008bb4:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8008bb8:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8008bbc:	fa2f fe8e 	sxtb16	lr, lr
 8008bc0:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8008bc4:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8008bc8:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008bcc:	f8c1 e010 	str.w	lr, [r1, #16]
 8008bd0:	f8c1 a018 	str.w	sl, [r1, #24]
 8008bd4:	fa2f f484 	sxtb16	r4, r4
 8008bd8:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 8008bdc:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 8008be0:	f8c1 e01c 	str.w	lr, [r1, #28]
 8008be4:	614c      	str	r4, [r1, #20]
 8008be6:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8008bea:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8008bee:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8008bf2:	fa2f fe8e 	sxtb16	lr, lr
 8008bf6:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8008bfa:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8008bfe:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008c02:	3010      	adds	r0, #16
 8008c04:	f8c1 e020 	str.w	lr, [r1, #32]
 8008c08:	f8c1 a028 	str.w	sl, [r1, #40]	@ 0x28
 8008c0c:	fa2f f484 	sxtb16	r4, r4
 8008c10:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 8008c14:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 8008c18:	f8c1 e02c 	str.w	lr, [r1, #44]	@ 0x2c
 8008c1c:	624c      	str	r4, [r1, #36]	@ 0x24
 8008c1e:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8008c22:	f850 ec04 	ldr.w	lr, [r0, #-4]
 8008c26:	f10c 0c10 	add.w	ip, ip, #16
 8008c2a:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8008c2e:	fa2f fe8e 	sxtb16	lr, lr
 8008c32:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8008c36:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8008c3a:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008c3e:	f8c1 e030 	str.w	lr, [r1, #48]	@ 0x30
 8008c42:	f8c1 a038 	str.w	sl, [r1, #56]	@ 0x38
 8008c46:	3510      	adds	r5, #16
 8008c48:	3140      	adds	r1, #64	@ 0x40
 8008c4a:	42bd      	cmp	r5, r7
 8008c4c:	fa2f f484 	sxtb16	r4, r4
 8008c50:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 8008c54:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 8008c58:	f841 ec04 	str.w	lr, [r1, #-4]
 8008c5c:	f841 4c0c 	str.w	r4, [r1, #-12]
 8008c60:	dd8b      	ble.n	8008b7a <st_int8_to16_dual+0x1e>
 8008c62:	42ae      	cmp	r6, r5
 8008c64:	db1e      	blt.n	8008ca4 <st_int8_to16_dual+0x148>
 8008c66:	f850 4b04 	ldr.w	r4, [r0], #4
 8008c6a:	f85c eb04 	ldr.w	lr, [ip], #4
 8008c6e:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008c72:	fa2f f484 	sxtb16	r4, r4
 8008c76:	eac9 4a24 	pkhtb	sl, r9, r4, asr #16
 8008c7a:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 8008c7e:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8008c82:	600c      	str	r4, [r1, #0]
 8008c84:	f8c1 a008 	str.w	sl, [r1, #8]
 8008c88:	3504      	adds	r5, #4
 8008c8a:	3110      	adds	r1, #16
 8008c8c:	42b5      	cmp	r5, r6
 8008c8e:	fa2f fe8e 	sxtb16	lr, lr
 8008c92:	eac9 442e 	pkhtb	r4, r9, lr, asr #16
 8008c96:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8008c9a:	f841 4c04 	str.w	r4, [r1, #-4]
 8008c9e:	f841 ec0c 	str.w	lr, [r1, #-12]
 8008ca2:	dde0      	ble.n	8008c66 <st_int8_to16_dual+0x10a>
 8008ca4:	42aa      	cmp	r2, r5
 8008ca6:	dd41      	ble.n	8008d2c <st_int8_to16_dual+0x1d0>
 8008ca8:	1b55      	subs	r5, r2, r5
 8008caa:	1d0c      	adds	r4, r1, #4
 8008cac:	eb00 0a05 	add.w	sl, r0, r5
 8008cb0:	46e6      	mov	lr, ip
 8008cb2:	f910 9b01 	ldrsb.w	r9, [r0], #1
 8008cb6:	f824 9c04 	strh.w	r9, [r4, #-4]
 8008cba:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 8008cbe:	f824 9c02 	strh.w	r9, [r4, #-2]
 8008cc2:	4550      	cmp	r0, sl
 8008cc4:	f104 0404 	add.w	r4, r4, #4
 8008cc8:	d1f3      	bne.n	8008cb2 <st_int8_to16_dual+0x156>
 8008cca:	44ac      	add	ip, r5
 8008ccc:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8008cd0:	3b01      	subs	r3, #1
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	eb0a 0002 	add.w	r0, sl, r2
 8008cd8:	4494      	add	ip, r2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	f47f af49 	bne.w	8008b72 <st_int8_to16_dual+0x16>
 8008ce0:	f018 0f01 	tst.w	r8, #1
 8008ce4:	d020      	beq.n	8008d28 <st_int8_to16_dual+0x1cc>
 8008ce6:	1f17      	subs	r7, r2, #4
 8008ce8:	f04f 0400 	mov.w	r4, #0
 8008cec:	d411      	bmi.n	8008d12 <st_int8_to16_dual+0x1b6>
 8008cee:	f850 3b04 	ldr.w	r3, [r0], #4
 8008cf2:	fa2f f593 	sxtb16	r5, r3, ror #8
 8008cf6:	3108      	adds	r1, #8
 8008cf8:	3404      	adds	r4, #4
 8008cfa:	42a7      	cmp	r7, r4
 8008cfc:	fa2f f383 	sxtb16	r3, r3
 8008d00:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 8008d04:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 8008d08:	f841 6c04 	str.w	r6, [r1, #-4]
 8008d0c:	f841 3c08 	str.w	r3, [r1, #-8]
 8008d10:	daed      	bge.n	8008cee <st_int8_to16_dual+0x192>
 8008d12:	42a2      	cmp	r2, r4
 8008d14:	dd08      	ble.n	8008d28 <st_int8_to16_dual+0x1cc>
 8008d16:	1b13      	subs	r3, r2, r4
 8008d18:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8008d1c:	f910 2b01 	ldrsb.w	r2, [r0], #1
 8008d20:	f821 2b02 	strh.w	r2, [r1], #2
 8008d24:	428b      	cmp	r3, r1
 8008d26:	d1f9      	bne.n	8008d1c <st_int8_to16_dual+0x1c0>
 8008d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d2c:	4682      	mov	sl, r0
 8008d2e:	e7cf      	b.n	8008cd0 <st_int8_to16_dual+0x174>

08008d30 <st_int8_to16_dual_interleaved>:
 8008d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d34:	4698      	mov	r8, r3
 8008d36:	085b      	lsrs	r3, r3, #1
 8008d38:	eb00 0c02 	add.w	ip, r0, r2
 8008d3c:	f000 808d 	beq.w	8008e5a <st_int8_to16_dual_interleaved+0x12a>
 8008d40:	f1a2 0710 	sub.w	r7, r2, #16
 8008d44:	1f16      	subs	r6, r2, #4
 8008d46:	2f00      	cmp	r7, #0
 8008d48:	f04f 0e00 	mov.w	lr, #0
 8008d4c:	db4c      	blt.n	8008de8 <st_int8_to16_dual_interleaved+0xb8>
 8008d4e:	6805      	ldr	r5, [r0, #0]
 8008d50:	f8dc 4000 	ldr.w	r4, [ip]
 8008d54:	fa2f fa95 	sxtb16	sl, r5, ror #8
 8008d58:	fa2f f585 	sxtb16	r5, r5
 8008d5c:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008d60:	f8c1 a000 	str.w	sl, [r1]
 8008d64:	f8c1 9004 	str.w	r9, [r1, #4]
 8008d68:	608d      	str	r5, [r1, #8]
 8008d6a:	fa2f f484 	sxtb16	r4, r4
 8008d6e:	60cc      	str	r4, [r1, #12]
 8008d70:	6845      	ldr	r5, [r0, #4]
 8008d72:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8008d76:	fa2f fa95 	sxtb16	sl, r5, ror #8
 8008d7a:	fa2f f585 	sxtb16	r5, r5
 8008d7e:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008d82:	f8c1 a010 	str.w	sl, [r1, #16]
 8008d86:	f8c1 9014 	str.w	r9, [r1, #20]
 8008d8a:	618d      	str	r5, [r1, #24]
 8008d8c:	fa2f f484 	sxtb16	r4, r4
 8008d90:	61cc      	str	r4, [r1, #28]
 8008d92:	6885      	ldr	r5, [r0, #8]
 8008d94:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8008d98:	fa2f fa95 	sxtb16	sl, r5, ror #8
 8008d9c:	fa2f f585 	sxtb16	r5, r5
 8008da0:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008da4:	f8c1 a020 	str.w	sl, [r1, #32]
 8008da8:	f8c1 9024 	str.w	r9, [r1, #36]	@ 0x24
 8008dac:	628d      	str	r5, [r1, #40]	@ 0x28
 8008dae:	fa2f f484 	sxtb16	r4, r4
 8008db2:	62cc      	str	r4, [r1, #44]	@ 0x2c
 8008db4:	68c5      	ldr	r5, [r0, #12]
 8008db6:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8008dba:	3010      	adds	r0, #16
 8008dbc:	f10c 0c10 	add.w	ip, ip, #16
 8008dc0:	fa2f fa95 	sxtb16	sl, r5, ror #8
 8008dc4:	fa2f f585 	sxtb16	r5, r5
 8008dc8:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008dcc:	f8c1 a030 	str.w	sl, [r1, #48]	@ 0x30
 8008dd0:	f8c1 9034 	str.w	r9, [r1, #52]	@ 0x34
 8008dd4:	638d      	str	r5, [r1, #56]	@ 0x38
 8008dd6:	f10e 0e10 	add.w	lr, lr, #16
 8008dda:	3140      	adds	r1, #64	@ 0x40
 8008ddc:	45be      	cmp	lr, r7
 8008dde:	fa2f f484 	sxtb16	r4, r4
 8008de2:	f841 4c04 	str.w	r4, [r1, #-4]
 8008de6:	ddb2      	ble.n	8008d4e <st_int8_to16_dual_interleaved+0x1e>
 8008de8:	4576      	cmp	r6, lr
 8008dea:	db17      	blt.n	8008e1c <st_int8_to16_dual_interleaved+0xec>
 8008dec:	f850 5b04 	ldr.w	r5, [r0], #4
 8008df0:	f85c 4b04 	ldr.w	r4, [ip], #4
 8008df4:	fa2f fa95 	sxtb16	sl, r5, ror #8
 8008df8:	fa2f f585 	sxtb16	r5, r5
 8008dfc:	fa2f f994 	sxtb16	r9, r4, ror #8
 8008e00:	f8c1 a000 	str.w	sl, [r1]
 8008e04:	f8c1 9004 	str.w	r9, [r1, #4]
 8008e08:	608d      	str	r5, [r1, #8]
 8008e0a:	f10e 0e04 	add.w	lr, lr, #4
 8008e0e:	3110      	adds	r1, #16
 8008e10:	45b6      	cmp	lr, r6
 8008e12:	fa2f f484 	sxtb16	r4, r4
 8008e16:	f841 4c04 	str.w	r4, [r1, #-4]
 8008e1a:	dde7      	ble.n	8008dec <st_int8_to16_dual_interleaved+0xbc>
 8008e1c:	4572      	cmp	r2, lr
 8008e1e:	dd3d      	ble.n	8008e9c <st_int8_to16_dual_interleaved+0x16c>
 8008e20:	eba2 0e0e 	sub.w	lr, r2, lr
 8008e24:	1d0c      	adds	r4, r1, #4
 8008e26:	eb00 0a0e 	add.w	sl, r0, lr
 8008e2a:	4665      	mov	r5, ip
 8008e2c:	f910 9b01 	ldrsb.w	r9, [r0], #1
 8008e30:	f824 9c04 	strh.w	r9, [r4, #-4]
 8008e34:	f915 9b01 	ldrsb.w	r9, [r5], #1
 8008e38:	f824 9c02 	strh.w	r9, [r4, #-2]
 8008e3c:	4550      	cmp	r0, sl
 8008e3e:	f104 0404 	add.w	r4, r4, #4
 8008e42:	d1f3      	bne.n	8008e2c <st_int8_to16_dual_interleaved+0xfc>
 8008e44:	44f4      	add	ip, lr
 8008e46:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 8008e4a:	3b01      	subs	r3, #1
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	eb0a 0002 	add.w	r0, sl, r2
 8008e52:	4494      	add	ip, r2
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	f47f af76 	bne.w	8008d46 <st_int8_to16_dual_interleaved+0x16>
 8008e5a:	f018 0f01 	tst.w	r8, #1
 8008e5e:	d01b      	beq.n	8008e98 <st_int8_to16_dual_interleaved+0x168>
 8008e60:	1f16      	subs	r6, r2, #4
 8008e62:	f04f 0400 	mov.w	r4, #0
 8008e66:	d40c      	bmi.n	8008e82 <st_int8_to16_dual_interleaved+0x152>
 8008e68:	f850 3b04 	ldr.w	r3, [r0], #4
 8008e6c:	fa2f f593 	sxtb16	r5, r3, ror #8
 8008e70:	600d      	str	r5, [r1, #0]
 8008e72:	3404      	adds	r4, #4
 8008e74:	3108      	adds	r1, #8
 8008e76:	42a6      	cmp	r6, r4
 8008e78:	fa2f f383 	sxtb16	r3, r3
 8008e7c:	f841 3c04 	str.w	r3, [r1, #-4]
 8008e80:	daf2      	bge.n	8008e68 <st_int8_to16_dual_interleaved+0x138>
 8008e82:	42a2      	cmp	r2, r4
 8008e84:	dd08      	ble.n	8008e98 <st_int8_to16_dual_interleaved+0x168>
 8008e86:	1b13      	subs	r3, r2, r4
 8008e88:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8008e8c:	f910 2b01 	ldrsb.w	r2, [r0], #1
 8008e90:	f821 2b02 	strh.w	r2, [r1], #2
 8008e94:	428b      	cmp	r3, r1
 8008e96:	d1f9      	bne.n	8008e8c <st_int8_to16_dual_interleaved+0x15c>
 8008e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e9c:	4682      	mov	sl, r0
 8008e9e:	e7d4      	b.n	8008e4a <st_int8_to16_dual_interleaved+0x11a>

08008ea0 <ai_padding_opt_init>:
 8008ea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ea4:	2700      	movs	r7, #0
 8008ea6:	e9c0 7700 	strd	r7, r7, [r0]
 8008eaa:	6087      	str	r7, [r0, #8]
 8008eac:	690d      	ldr	r5, [r1, #16]
 8008eae:	9c07      	ldr	r4, [sp, #28]
 8008eb0:	f1c5 0c00 	rsb	ip, r5, #0
 8008eb4:	689d      	ldr	r5, [r3, #8]
 8008eb6:	42bd      	cmp	r5, r7
 8008eb8:	46b9      	mov	r9, r7
 8008eba:	dd1b      	ble.n	8008ef4 <ai_padding_opt_init+0x54>
 8008ebc:	463e      	mov	r6, r7
 8008ebe:	46be      	mov	lr, r7
 8008ec0:	e012      	b.n	8008ee8 <ai_padding_opt_init+0x48>
 8008ec2:	6895      	ldr	r5, [r2, #8]
 8008ec4:	eba5 080c 	sub.w	r8, r5, ip
 8008ec8:	68a5      	ldr	r5, [r4, #8]
 8008eca:	45a8      	cmp	r8, r5
 8008ecc:	bfb5      	itete	lt
 8008ece:	f109 0901 	addlt.w	r9, r9, #1
 8008ed2:	3701      	addge	r7, #1
 8008ed4:	f8c0 9008 	strlt.w	r9, [r0, #8]
 8008ed8:	6047      	strge	r7, [r0, #4]
 8008eda:	688d      	ldr	r5, [r1, #8]
 8008edc:	44ac      	add	ip, r5
 8008ede:	689d      	ldr	r5, [r3, #8]
 8008ee0:	f10e 0e01 	add.w	lr, lr, #1
 8008ee4:	4575      	cmp	r5, lr
 8008ee6:	dd06      	ble.n	8008ef6 <ai_padding_opt_init+0x56>
 8008ee8:	f1bc 0f00 	cmp.w	ip, #0
 8008eec:	dae9      	bge.n	8008ec2 <ai_padding_opt_init+0x22>
 8008eee:	3601      	adds	r6, #1
 8008ef0:	6006      	str	r6, [r0, #0]
 8008ef2:	e7f2      	b.n	8008eda <ai_padding_opt_init+0x3a>
 8008ef4:	463e      	mov	r6, r7
 8008ef6:	2500      	movs	r5, #0
 8008ef8:	e9c0 6703 	strd	r6, r7, [r0, #12]
 8008efc:	e9c0 5506 	strd	r5, r5, [r0, #24]
 8008f00:	f8c0 9014 	str.w	r9, [r0, #20]
 8008f04:	6205      	str	r5, [r0, #32]
 8008f06:	694e      	ldr	r6, [r1, #20]
 8008f08:	f1c6 0c00 	rsb	ip, r6, #0
 8008f0c:	685e      	ldr	r6, [r3, #4]
 8008f0e:	42ae      	cmp	r6, r5
 8008f10:	dd1c      	ble.n	8008f4c <ai_padding_opt_init+0xac>
 8008f12:	46ae      	mov	lr, r5
 8008f14:	e00f      	b.n	8008f36 <ai_padding_opt_init+0x96>
 8008f16:	6855      	ldr	r5, [r2, #4]
 8008f18:	6866      	ldr	r6, [r4, #4]
 8008f1a:	eba5 050c 	sub.w	r5, r5, ip
 8008f1e:	42b5      	cmp	r5, r6
 8008f20:	da10      	bge.n	8008f44 <ai_padding_opt_init+0xa4>
 8008f22:	6a05      	ldr	r5, [r0, #32]
 8008f24:	3501      	adds	r5, #1
 8008f26:	6205      	str	r5, [r0, #32]
 8008f28:	68cd      	ldr	r5, [r1, #12]
 8008f2a:	44ac      	add	ip, r5
 8008f2c:	685d      	ldr	r5, [r3, #4]
 8008f2e:	f10e 0e01 	add.w	lr, lr, #1
 8008f32:	4575      	cmp	r5, lr
 8008f34:	dd0a      	ble.n	8008f4c <ai_padding_opt_init+0xac>
 8008f36:	f1bc 0f00 	cmp.w	ip, #0
 8008f3a:	daec      	bge.n	8008f16 <ai_padding_opt_init+0x76>
 8008f3c:	6985      	ldr	r5, [r0, #24]
 8008f3e:	3501      	adds	r5, #1
 8008f40:	6185      	str	r5, [r0, #24]
 8008f42:	e7f1      	b.n	8008f28 <ai_padding_opt_init+0x88>
 8008f44:	69c5      	ldr	r5, [r0, #28]
 8008f46:	3501      	adds	r5, #1
 8008f48:	61c5      	str	r5, [r0, #28]
 8008f4a:	e7ed      	b.n	8008f28 <ai_padding_opt_init+0x88>
 8008f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08008f50 <ai_padding_opt_phase1>:
 8008f50:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 8008f54:	b923      	cbnz	r3, 8008f60 <ai_padding_opt_phase1+0x10>
 8008f56:	b17a      	cbz	r2, 8008f78 <ai_padding_opt_phase1+0x28>
 8008f58:	3a01      	subs	r2, #1
 8008f5a:	8483      	strh	r3, [r0, #36]	@ 0x24
 8008f5c:	61c2      	str	r2, [r0, #28]
 8008f5e:	e004      	b.n	8008f6a <ai_padding_opt_phase1+0x1a>
 8008f60:	b152      	cbz	r2, 8008f78 <ai_padding_opt_phase1+0x28>
 8008f62:	2201      	movs	r2, #1
 8008f64:	3b01      	subs	r3, #1
 8008f66:	8482      	strh	r2, [r0, #36]	@ 0x24
 8008f68:	6183      	str	r3, [r0, #24]
 8008f6a:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
 8008f6e:	68c1      	ldr	r1, [r0, #12]
 8008f70:	6083      	str	r3, [r0, #8]
 8008f72:	e9c0 1200 	strd	r1, r2, [r0]
 8008f76:	4770      	bx	lr
 8008f78:	6a03      	ldr	r3, [r0, #32]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	8482      	strh	r2, [r0, #36]	@ 0x24
 8008f80:	6203      	str	r3, [r0, #32]
 8008f82:	e7f2      	b.n	8008f6a <ai_padding_opt_phase1+0x1a>

08008f84 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 8008f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f88:	b09b      	sub	sp, #108	@ 0x6c
 8008f8a:	4683      	mov	fp, r0
 8008f8c:	f89d 00ac 	ldrb.w	r0, [sp, #172]	@ 0xac
 8008f90:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008f92:	2800      	cmp	r0, #0
 8008f94:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8008f96:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008f98:	bf18      	it	ne
 8008f9a:	2301      	movne	r3, #1
 8008f9c:	fb00 3303 	mla	r3, r0, r3, r3
 8008fa0:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8008fa2:	910c      	str	r1, [sp, #48]	@ 0x30
 8008fa4:	18c3      	adds	r3, r0, r3
 8008fa6:	9302      	str	r3, [sp, #8]
 8008fa8:	f8bd 3098 	ldrh.w	r3, [sp, #152]	@ 0x98
 8008fac:	f8bd 009c 	ldrh.w	r0, [sp, #156]	@ 0x9c
 8008fb0:	9205      	str	r2, [sp, #20]
 8008fb2:	085c      	lsrs	r4, r3, #1
 8008fb4:	9314      	str	r3, [sp, #80]	@ 0x50
 8008fb6:	9006      	str	r0, [sp, #24]
 8008fb8:	9415      	str	r4, [sp, #84]	@ 0x54
 8008fba:	f000 81c5 	beq.w	8009348 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3c4>
 8008fbe:	460d      	mov	r5, r1
 8008fc0:	4601      	mov	r1, r0
 8008fc2:	1ece      	subs	r6, r1, #3
 8008fc4:	960d      	str	r6, [sp, #52]	@ 0x34
 8008fc6:	9e28      	ldr	r6, [sp, #160]	@ 0xa0
 8008fc8:	3604      	adds	r6, #4
 8008fca:	f1a0 0310 	sub.w	r3, r0, #16
 8008fce:	9601      	str	r6, [sp, #4]
 8008fd0:	9e29      	ldr	r6, [sp, #164]	@ 0xa4
 8008fd2:	091b      	lsrs	r3, r3, #4
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 8008fda:	3608      	adds	r6, #8
 8008fdc:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008fe0:	9604      	str	r6, [sp, #16]
 8008fe2:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fe4:	9e2a      	ldr	r6, [sp, #168]	@ 0xa8
 8008fe6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008fe8:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8008fec:	9207      	str	r2, [sp, #28]
 8008fee:	011a      	lsls	r2, r3, #4
 8008ff0:	3608      	adds	r6, #8
 8008ff2:	9212      	str	r2, [sp, #72]	@ 0x48
 8008ff4:	019a      	lsls	r2, r3, #6
 8008ff6:	eb05 1343 	add.w	r3, r5, r3, lsl #5
 8008ffa:	9603      	str	r6, [sp, #12]
 8008ffc:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ffe:	00e6      	lsls	r6, r4, #3
 8009000:	1f0b      	subs	r3, r1, #4
 8009002:	9616      	str	r6, [sp, #88]	@ 0x58
 8009004:	9210      	str	r2, [sp, #64]	@ 0x40
 8009006:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009008:	46d9      	mov	r9, fp
 800900a:	9905      	ldr	r1, [sp, #20]
 800900c:	9c06      	ldr	r4, [sp, #24]
 800900e:	680b      	ldr	r3, [r1, #0]
 8009010:	9319      	str	r3, [sp, #100]	@ 0x64
 8009012:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009014:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009016:	684a      	ldr	r2, [r1, #4]
 8009018:	9219      	str	r2, [sp, #100]	@ 0x64
 800901a:	3108      	adds	r1, #8
 800901c:	2c0f      	cmp	r4, #15
 800901e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009020:	9105      	str	r1, [sp, #20]
 8009022:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009024:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8009026:	f340 82cd 	ble.w	80095c4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x640>
 800902a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800902c:	9e07      	ldr	r6, [sp, #28]
 800902e:	464c      	mov	r4, r9
 8009030:	f8d7 e000 	ldr.w	lr, [r7]
 8009034:	f8d5 a000 	ldr.w	sl, [r5]
 8009038:	f8d4 c000 	ldr.w	ip, [r4]
 800903c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8009040:	fb2c 330e 	smlad	r3, ip, lr, r3
 8009044:	fb2c 000a 	smlad	r0, ip, sl, r0
 8009048:	fb28 2e0e 	smlad	lr, r8, lr, r2
 800904c:	fb28 110a 	smlad	r1, r8, sl, r1
 8009050:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8009054:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8009058:	68a2      	ldr	r2, [r4, #8]
 800905a:	f8d4 b00c 	ldr.w	fp, [r4, #12]
 800905e:	fb22 330c 	smlad	r3, r2, ip, r3
 8009062:	fb22 0008 	smlad	r0, r2, r8, r0
 8009066:	fb2b ee0c 	smlad	lr, fp, ip, lr
 800906a:	fb2b 1808 	smlad	r8, fp, r8, r1
 800906e:	f8d7 c008 	ldr.w	ip, [r7, #8]
 8009072:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8009076:	6922      	ldr	r2, [r4, #16]
 8009078:	f8d4 a014 	ldr.w	sl, [r4, #20]
 800907c:	fb22 330c 	smlad	r3, r2, ip, r3
 8009080:	fb22 000b 	smlad	r0, r2, fp, r0
 8009084:	fb2a ee0c 	smlad	lr, sl, ip, lr
 8009088:	fb2a 8b0b 	smlad	fp, sl, fp, r8
 800908c:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8009090:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8009094:	f8d4 8018 	ldr.w	r8, [r4, #24]
 8009098:	69e1      	ldr	r1, [r4, #28]
 800909a:	fb28 330c 	smlad	r3, r8, ip, r3
 800909e:	fb28 000a 	smlad	r0, r8, sl, r0
 80090a2:	fb21 ec0c 	smlad	ip, r1, ip, lr
 80090a6:	fb21 ba0a 	smlad	sl, r1, sl, fp
 80090aa:	f8d7 e010 	ldr.w	lr, [r7, #16]
 80090ae:	6929      	ldr	r1, [r5, #16]
 80090b0:	f8d4 8020 	ldr.w	r8, [r4, #32]
 80090b4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80090b6:	fb28 330e 	smlad	r3, r8, lr, r3
 80090ba:	fb28 0001 	smlad	r0, r8, r1, r0
 80090be:	fb22 cc0e 	smlad	ip, r2, lr, ip
 80090c2:	fb22 a101 	smlad	r1, r2, r1, sl
 80090c6:	f8d7 e014 	ldr.w	lr, [r7, #20]
 80090ca:	f8d5 a014 	ldr.w	sl, [r5, #20]
 80090ce:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
 80090d2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80090d4:	fb28 330e 	smlad	r3, r8, lr, r3
 80090d8:	fb28 000a 	smlad	r0, r8, sl, r0
 80090dc:	fb22 cc0e 	smlad	ip, r2, lr, ip
 80090e0:	fb22 120a 	smlad	r2, r2, sl, r1
 80090e4:	f8d7 e018 	ldr.w	lr, [r7, #24]
 80090e8:	f8d5 b018 	ldr.w	fp, [r5, #24]
 80090ec:	f8d4 8030 	ldr.w	r8, [r4, #48]	@ 0x30
 80090f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090f2:	fb28 330e 	smlad	r3, r8, lr, r3
 80090f6:	fb28 080b 	smlad	r8, r8, fp, r0
 80090fa:	fb21 ce0e 	smlad	lr, r1, lr, ip
 80090fe:	fb21 210b 	smlad	r1, r1, fp, r2
 8009102:	69fa      	ldr	r2, [r7, #28]
 8009104:	f8d5 b01c 	ldr.w	fp, [r5, #28]
 8009108:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800910a:	f8d4 c03c 	ldr.w	ip, [r4, #60]	@ 0x3c
 800910e:	3720      	adds	r7, #32
 8009110:	3520      	adds	r5, #32
 8009112:	3440      	adds	r4, #64	@ 0x40
 8009114:	fb20 3302 	smlad	r3, r0, r2, r3
 8009118:	fb20 800b 	smlad	r0, r0, fp, r8
 800911c:	fb2c e202 	smlad	r2, ip, r2, lr
 8009120:	fb2c 110b 	smlad	r1, ip, fp, r1
 8009124:	42b5      	cmp	r5, r6
 8009126:	d183      	bne.n	8009030 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xac>
 8009128:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800912a:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
 800912e:	9d07      	ldr	r5, [sp, #28]
 8009130:	44a1      	add	r9, r4
 8009132:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8009134:	9400      	str	r4, [sp, #0]
 8009136:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8009138:	45a3      	cmp	fp, r4
 800913a:	f280 824b 	bge.w	80095d4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x650>
 800913e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009140:	f8dd c000 	ldr.w	ip, [sp]
 8009144:	eba4 040b 	sub.w	r4, r4, fp
 8009148:	08a4      	lsrs	r4, r4, #2
 800914a:	940a      	str	r4, [sp, #40]	@ 0x28
 800914c:	3401      	adds	r4, #1
 800914e:	00e6      	lsls	r6, r4, #3
 8009150:	9409      	str	r4, [sp, #36]	@ 0x24
 8009152:	eb05 08c4 	add.w	r8, r5, r4, lsl #3
 8009156:	9608      	str	r6, [sp, #32]
 8009158:	464c      	mov	r4, r9
 800915a:	f8dc e000 	ldr.w	lr, [ip]
 800915e:	682f      	ldr	r7, [r5, #0]
 8009160:	f8d4 a000 	ldr.w	sl, [r4]
 8009164:	6866      	ldr	r6, [r4, #4]
 8009166:	fb2a 330e 	smlad	r3, sl, lr, r3
 800916a:	fb2a 0007 	smlad	r0, sl, r7, r0
 800916e:	fb26 220e 	smlad	r2, r6, lr, r2
 8009172:	fb26 1107 	smlad	r1, r6, r7, r1
 8009176:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800917a:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800917e:	68a6      	ldr	r6, [r4, #8]
 8009180:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 8009184:	f10c 0c08 	add.w	ip, ip, #8
 8009188:	3508      	adds	r5, #8
 800918a:	3410      	adds	r4, #16
 800918c:	fb26 3307 	smlad	r3, r6, r7, r3
 8009190:	fb26 000a 	smlad	r0, r6, sl, r0
 8009194:	fb2e 2207 	smlad	r2, lr, r7, r2
 8009198:	fb2e 110a 	smlad	r1, lr, sl, r1
 800919c:	4545      	cmp	r5, r8
 800919e:	d1dc      	bne.n	800915a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1d6>
 80091a0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80091a2:	9d08      	ldr	r5, [sp, #32]
 80091a4:	eb09 1904 	add.w	r9, r9, r4, lsl #4
 80091a8:	9c00      	ldr	r4, [sp, #0]
 80091aa:	442c      	add	r4, r5
 80091ac:	9400      	str	r4, [sp, #0]
 80091ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80091b0:	f10b 0b04 	add.w	fp, fp, #4
 80091b4:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 80091b8:	9f06      	ldr	r7, [sp, #24]
 80091ba:	455f      	cmp	r7, fp
 80091bc:	dd54      	ble.n	8009268 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2e4>
 80091be:	9c00      	ldr	r4, [sp, #0]
 80091c0:	f9b9 6000 	ldrsh.w	r6, [r9]
 80091c4:	f9b4 4000 	ldrsh.w	r4, [r4]
 80091c8:	f9b9 5002 	ldrsh.w	r5, [r9, #2]
 80091cc:	fb04 3306 	mla	r3, r4, r6, r3
 80091d0:	fb05 2204 	mla	r2, r5, r4, r2
 80091d4:	f9b8 4000 	ldrsh.w	r4, [r8]
 80091d8:	fb04 0006 	mla	r0, r4, r6, r0
 80091dc:	fb05 1104 	mla	r1, r5, r4, r1
 80091e0:	f10b 0401 	add.w	r4, fp, #1
 80091e4:	42bc      	cmp	r4, r7
 80091e6:	da3a      	bge.n	800925e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2da>
 80091e8:	9c00      	ldr	r4, [sp, #0]
 80091ea:	f9b9 6004 	ldrsh.w	r6, [r9, #4]
 80091ee:	f9b4 5002 	ldrsh.w	r5, [r4, #2]
 80091f2:	f9b9 4006 	ldrsh.w	r4, [r9, #6]
 80091f6:	fb05 3306 	mla	r3, r5, r6, r3
 80091fa:	fb05 2204 	mla	r2, r5, r4, r2
 80091fe:	f9b8 5002 	ldrsh.w	r5, [r8, #2]
 8009202:	fb05 1104 	mla	r1, r5, r4, r1
 8009206:	f10b 0402 	add.w	r4, fp, #2
 800920a:	42a7      	cmp	r7, r4
 800920c:	fb06 0005 	mla	r0, r6, r5, r0
 8009210:	dd25      	ble.n	800925e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2da>
 8009212:	9c00      	ldr	r4, [sp, #0]
 8009214:	f9b9 6008 	ldrsh.w	r6, [r9, #8]
 8009218:	f9b4 5004 	ldrsh.w	r5, [r4, #4]
 800921c:	f9b9 400a 	ldrsh.w	r4, [r9, #10]
 8009220:	fb06 3305 	mla	r3, r6, r5, r3
 8009224:	fb05 2204 	mla	r2, r5, r4, r2
 8009228:	f9b8 5004 	ldrsh.w	r5, [r8, #4]
 800922c:	fb05 1104 	mla	r1, r5, r4, r1
 8009230:	f10b 0403 	add.w	r4, fp, #3
 8009234:	42a7      	cmp	r7, r4
 8009236:	fb06 0005 	mla	r0, r6, r5, r0
 800923a:	dd10      	ble.n	800925e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2da>
 800923c:	9c00      	ldr	r4, [sp, #0]
 800923e:	f9b8 6006 	ldrsh.w	r6, [r8, #6]
 8009242:	f9b4 5006 	ldrsh.w	r5, [r4, #6]
 8009246:	f9b9 400c 	ldrsh.w	r4, [r9, #12]
 800924a:	fb04 3305 	mla	r3, r4, r5, r3
 800924e:	fb04 0006 	mla	r0, r4, r6, r0
 8009252:	f9b9 400e 	ldrsh.w	r4, [r9, #14]
 8009256:	fb05 2204 	mla	r2, r5, r4, r2
 800925a:	fb06 1104 	mla	r1, r6, r4, r1
 800925e:	9c06      	ldr	r4, [sp, #24]
 8009260:	eba4 0b0b 	sub.w	fp, r4, fp
 8009264:	eb09 098b 	add.w	r9, r9, fp, lsl #2
 8009268:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800926a:	2c00      	cmp	r4, #0
 800926c:	f000 80f2 	beq.w	8009454 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4d0>
 8009270:	9c01      	ldr	r4, [sp, #4]
 8009272:	f934 4c04 	ldrsh.w	r4, [r4, #-4]
 8009276:	2c15      	cmp	r4, #21
 8009278:	f340 814e 	ble.w	8009518 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x594>
 800927c:	9d03      	ldr	r5, [sp, #12]
 800927e:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8009282:	9d04      	ldr	r5, [sp, #16]
 8009284:	1ea7      	subs	r7, r4, #2
 8009286:	f04f 0c01 	mov.w	ip, #1
 800928a:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800928e:	fa0c f707 	lsl.w	r7, ip, r7
 8009292:	3c01      	subs	r4, #1
 8009294:	fb53 7305 	smmla	r3, r3, r5, r7
 8009298:	fb50 7005 	smmla	r0, r0, r5, r7
 800929c:	9d04      	ldr	r5, [sp, #16]
 800929e:	9f03      	ldr	r7, [sp, #12]
 80092a0:	4123      	asrs	r3, r4
 80092a2:	4433      	add	r3, r6
 80092a4:	3d04      	subs	r5, #4
 80092a6:	3f04      	subs	r7, #4
 80092a8:	f303 0307 	ssat	r3, #8, r3
 80092ac:	4120      	asrs	r0, r4
 80092ae:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 80092b0:	4430      	add	r0, r6
 80092b2:	7023      	strb	r3, [r4, #0]
 80092b4:	f300 0007 	ssat	r0, #8, r0
 80092b8:	9b02      	ldr	r3, [sp, #8]
 80092ba:	7018      	strb	r0, [r3, #0]
 80092bc:	4620      	mov	r0, r4
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 80092c2:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 80092c6:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 80092c8:	1904      	adds	r4, r0, r4
 80092ca:	9802      	ldr	r0, [sp, #8]
 80092cc:	2b15      	cmp	r3, #21
 80092ce:	4430      	add	r0, r6
 80092d0:	f340 810e 	ble.w	80094f0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x56c>
 80092d4:	682e      	ldr	r6, [r5, #0]
 80092d6:	683f      	ldr	r7, [r7, #0]
 80092d8:	1e9d      	subs	r5, r3, #2
 80092da:	f04f 0c01 	mov.w	ip, #1
 80092de:	3b01      	subs	r3, #1
 80092e0:	fa0c f505 	lsl.w	r5, ip, r5
 80092e4:	fb52 5206 	smmla	r2, r2, r6, r5
 80092e8:	411a      	asrs	r2, r3
 80092ea:	fb51 5106 	smmla	r1, r1, r6, r5
 80092ee:	443a      	add	r2, r7
 80092f0:	f302 0207 	ssat	r2, #8, r2
 80092f4:	9d2c      	ldr	r5, [sp, #176]	@ 0xb0
 80092f6:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 80092f8:	4119      	asrs	r1, r3
 80092fa:	55aa      	strb	r2, [r5, r6]
 80092fc:	4439      	add	r1, r7
 80092fe:	f301 0107 	ssat	r1, #8, r1
 8009302:	9b02      	ldr	r3, [sp, #8]
 8009304:	5599      	strb	r1, [r3, r6]
 8009306:	4633      	mov	r3, r6
 8009308:	18e3      	adds	r3, r4, r3
 800930a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800930c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800930e:	18c3      	adds	r3, r0, r3
 8009310:	9302      	str	r3, [sp, #8]
 8009312:	9b01      	ldr	r3, [sp, #4]
 8009314:	9a05      	ldr	r2, [sp, #20]
 8009316:	3304      	adds	r3, #4
 8009318:	9301      	str	r3, [sp, #4]
 800931a:	9b04      	ldr	r3, [sp, #16]
 800931c:	3308      	adds	r3, #8
 800931e:	9304      	str	r3, [sp, #16]
 8009320:	9b03      	ldr	r3, [sp, #12]
 8009322:	3308      	adds	r3, #8
 8009324:	9303      	str	r3, [sp, #12]
 8009326:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009328:	4293      	cmp	r3, r2
 800932a:	f47f ae6e 	bne.w	800900a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x86>
 800932e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8009330:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009332:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009336:	9328      	str	r3, [sp, #160]	@ 0xa0
 8009338:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800933a:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800933c:	4413      	add	r3, r2
 800933e:	9329      	str	r3, [sp, #164]	@ 0xa4
 8009340:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8009342:	4413      	add	r3, r2
 8009344:	46cb      	mov	fp, r9
 8009346:	932a      	str	r3, [sp, #168]	@ 0xa8
 8009348:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800934a:	07db      	lsls	r3, r3, #31
 800934c:	f140 81c4 	bpl.w	80096d8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x754>
 8009350:	9a06      	ldr	r2, [sp, #24]
 8009352:	9b05      	ldr	r3, [sp, #20]
 8009354:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	0896      	lsrs	r6, r2, #2
 800935a:	eb01 0e42 	add.w	lr, r1, r2, lsl #1
 800935e:	f000 8209 	beq.w	8009774 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x7f0>
 8009362:	00f7      	lsls	r7, r6, #3
 8009364:	4674      	mov	r4, lr
 8009366:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800936a:	4658      	mov	r0, fp
 800936c:	461a      	mov	r2, r3
 800936e:	f8d0 c000 	ldr.w	ip, [r0]
 8009372:	6845      	ldr	r5, [r0, #4]
 8009374:	f8d1 8000 	ldr.w	r8, [r1]
 8009378:	3008      	adds	r0, #8
 800937a:	fb2c 3308 	smlad	r3, ip, r8, r3
 800937e:	f8d4 8000 	ldr.w	r8, [r4]
 8009382:	fb2c 2208 	smlad	r2, ip, r8, r2
 8009386:	f8d1 8004 	ldr.w	r8, [r1, #4]
 800938a:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800938e:	3108      	adds	r1, #8
 8009390:	3408      	adds	r4, #8
 8009392:	fb25 3308 	smlad	r3, r5, r8, r3
 8009396:	fb25 220c 	smlad	r2, r5, ip, r2
 800939a:	42b1      	cmp	r1, r6
 800939c:	d1e7      	bne.n	800936e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3ea>
 800939e:	44bb      	add	fp, r7
 80093a0:	44be      	add	lr, r7
 80093a2:	9906      	ldr	r1, [sp, #24]
 80093a4:	f011 0103 	ands.w	r1, r1, #3
 80093a8:	d01f      	beq.n	80093ea <st_sssa8_ch_nn_mat_mult_kernel_opt+0x466>
 80093aa:	f9bb 0000 	ldrsh.w	r0, [fp]
 80093ae:	8834      	ldrh	r4, [r6, #0]
 80093b0:	3901      	subs	r1, #1
 80093b2:	fb14 3300 	smlabb	r3, r4, r0, r3
 80093b6:	f8be 4000 	ldrh.w	r4, [lr]
 80093ba:	b289      	uxth	r1, r1
 80093bc:	fb14 2200 	smlabb	r2, r4, r0, r2
 80093c0:	b199      	cbz	r1, 80093ea <st_sssa8_ch_nn_mat_mult_kernel_opt+0x466>
 80093c2:	f9bb 0002 	ldrsh.w	r0, [fp, #2]
 80093c6:	8874      	ldrh	r4, [r6, #2]
 80093c8:	fb14 3300 	smlabb	r3, r4, r0, r3
 80093cc:	f8be 4002 	ldrh.w	r4, [lr, #2]
 80093d0:	2901      	cmp	r1, #1
 80093d2:	fb14 2200 	smlabb	r2, r4, r0, r2
 80093d6:	d008      	beq.n	80093ea <st_sssa8_ch_nn_mat_mult_kernel_opt+0x466>
 80093d8:	f9bb 1004 	ldrsh.w	r1, [fp, #4]
 80093dc:	88b0      	ldrh	r0, [r6, #4]
 80093de:	fb11 3300 	smlabb	r3, r1, r0, r3
 80093e2:	f8be 0004 	ldrh.w	r0, [lr, #4]
 80093e6:	fb11 2200 	smlabb	r2, r1, r0, r2
 80093ea:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 80093ec:	f9b1 0000 	ldrsh.w	r0, [r1]
 80093f0:	2815      	cmp	r0, #21
 80093f2:	f340 8180 	ble.w	80096f6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x772>
 80093f6:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 80093f8:	680c      	ldr	r4, [r1, #0]
 80093fa:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 80093fc:	1e85      	subs	r5, r0, #2
 80093fe:	2601      	movs	r6, #1
 8009400:	3801      	subs	r0, #1
 8009402:	6809      	ldr	r1, [r1, #0]
 8009404:	40ae      	lsls	r6, r5
 8009406:	fb53 6501 	smmla	r5, r3, r1, r6
 800940a:	fb52 6301 	smmla	r3, r2, r1, r6
 800940e:	fa45 f200 	asr.w	r2, r5, r0
 8009412:	4422      	add	r2, r4
 8009414:	f302 0207 	ssat	r2, #8, r2
 8009418:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800941a:	4103      	asrs	r3, r0
 800941c:	4423      	add	r3, r4
 800941e:	f801 2b01 	strb.w	r2, [r1], #1
 8009422:	f303 0307 	ssat	r3, #8, r3
 8009426:	9a02      	ldr	r2, [sp, #8]
 8009428:	912c      	str	r1, [sp, #176]	@ 0xb0
 800942a:	7013      	strb	r3, [r2, #0]
 800942c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800942e:	2b00      	cmp	r3, #0
 8009430:	f000 8156 	beq.w	80096e0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x75c>
 8009434:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009436:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8009438:	3b01      	subs	r3, #1
 800943a:	441a      	add	r2, r3
 800943c:	922c      	str	r2, [sp, #176]	@ 0xb0
 800943e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009440:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009442:	1c98      	adds	r0, r3, #2
 8009444:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009446:	fb02 0013 	mls	r0, r2, r3, r0
 800944a:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800944c:	4418      	add	r0, r3
 800944e:	b01b      	add	sp, #108	@ 0x6c
 8009450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009454:	9c01      	ldr	r4, [sp, #4]
 8009456:	f934 4c04 	ldrsh.w	r4, [r4, #-4]
 800945a:	2c15      	cmp	r4, #21
 800945c:	f340 8094 	ble.w	8009588 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x604>
 8009460:	9d03      	ldr	r5, [sp, #12]
 8009462:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8009466:	9d04      	ldr	r5, [sp, #16]
 8009468:	1ea7      	subs	r7, r4, #2
 800946a:	f04f 0c01 	mov.w	ip, #1
 800946e:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8009472:	fa0c f707 	lsl.w	r7, ip, r7
 8009476:	3c01      	subs	r4, #1
 8009478:	fb53 7305 	smmla	r3, r3, r5, r7
 800947c:	fb50 7005 	smmla	r0, r0, r5, r7
 8009480:	9f04      	ldr	r7, [sp, #16]
 8009482:	9d03      	ldr	r5, [sp, #12]
 8009484:	4123      	asrs	r3, r4
 8009486:	4433      	add	r3, r6
 8009488:	f1a7 0c04 	sub.w	ip, r7, #4
 800948c:	f1a5 0804 	sub.w	r8, r5, #4
 8009490:	f303 0307 	ssat	r3, #8, r3
 8009494:	4120      	asrs	r0, r4
 8009496:	9c2c      	ldr	r4, [sp, #176]	@ 0xb0
 8009498:	4430      	add	r0, r6
 800949a:	7023      	strb	r3, [r4, #0]
 800949c:	f300 0007 	ssat	r0, #8, r0
 80094a0:	9b02      	ldr	r3, [sp, #8]
 80094a2:	7018      	strb	r0, [r3, #0]
 80094a4:	9b01      	ldr	r3, [sp, #4]
 80094a6:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 80094aa:	2b15      	cmp	r3, #21
 80094ac:	dd52      	ble.n	8009554 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5d0>
 80094ae:	f8d8 4000 	ldr.w	r4, [r8]
 80094b2:	f8dc 5000 	ldr.w	r5, [ip]
 80094b6:	1e98      	subs	r0, r3, #2
 80094b8:	2601      	movs	r6, #1
 80094ba:	3b01      	subs	r3, #1
 80094bc:	fa06 f000 	lsl.w	r0, r6, r0
 80094c0:	fb52 0205 	smmla	r2, r2, r5, r0
 80094c4:	411a      	asrs	r2, r3
 80094c6:	fb51 0105 	smmla	r1, r1, r5, r0
 80094ca:	4422      	add	r2, r4
 80094cc:	f302 0207 	ssat	r2, #8, r2
 80094d0:	fa41 f303 	asr.w	r3, r1, r3
 80094d4:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 80094d6:	4423      	add	r3, r4
 80094d8:	704a      	strb	r2, [r1, #1]
 80094da:	f303 0307 	ssat	r3, #8, r3
 80094de:	9a02      	ldr	r2, [sp, #8]
 80094e0:	7053      	strb	r3, [r2, #1]
 80094e2:	460b      	mov	r3, r1
 80094e4:	3302      	adds	r3, #2
 80094e6:	932c      	str	r3, [sp, #176]	@ 0xb0
 80094e8:	9b02      	ldr	r3, [sp, #8]
 80094ea:	3302      	adds	r3, #2
 80094ec:	9302      	str	r3, [sp, #8]
 80094ee:	e710      	b.n	8009312 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x38e>
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	dd71      	ble.n	80095d8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x654>
 80094f4:	682d      	ldr	r5, [r5, #0]
 80094f6:	683f      	ldr	r7, [r7, #0]
 80094f8:	0052      	lsls	r2, r2, #1
 80094fa:	0049      	lsls	r1, r1, #1
 80094fc:	fb52 7205 	smmla	r2, r2, r5, r7
 8009500:	fb51 7105 	smmla	r1, r1, r5, r7
 8009504:	411a      	asrs	r2, r3
 8009506:	f302 0207 	ssat	r2, #8, r2
 800950a:	7022      	strb	r2, [r4, #0]
 800950c:	4119      	asrs	r1, r3
 800950e:	f301 0107 	ssat	r1, #8, r1
 8009512:	7001      	strb	r1, [r0, #0]
 8009514:	4633      	mov	r3, r6
 8009516:	e6f7      	b.n	8009308 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x384>
 8009518:	2c00      	cmp	r4, #0
 800951a:	f340 809b 	ble.w	8009654 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x6d0>
 800951e:	9f04      	ldr	r7, [sp, #16]
 8009520:	9e03      	ldr	r6, [sp, #12]
 8009522:	f857 5c08 	ldr.w	r5, [r7, #-8]
 8009526:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	0040      	lsls	r0, r0, #1
 800952e:	fb53 6305 	smmla	r3, r3, r5, r6
 8009532:	fb50 6005 	smmla	r0, r0, r5, r6
 8009536:	9e03      	ldr	r6, [sp, #12]
 8009538:	1f3d      	subs	r5, r7, #4
 800953a:	4123      	asrs	r3, r4
 800953c:	1f37      	subs	r7, r6, #4
 800953e:	f303 0307 	ssat	r3, #8, r3
 8009542:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8009544:	4120      	asrs	r0, r4
 8009546:	7033      	strb	r3, [r6, #0]
 8009548:	f300 0007 	ssat	r0, #8, r0
 800954c:	9b02      	ldr	r3, [sp, #8]
 800954e:	7018      	strb	r0, [r3, #0]
 8009550:	4630      	mov	r0, r6
 8009552:	e6b4      	b.n	80092be <st_sssa8_ch_nn_mat_mult_kernel_opt+0x33a>
 8009554:	2b00      	cmp	r3, #0
 8009556:	f340 80a0 	ble.w	800969a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x716>
 800955a:	f8dc 0000 	ldr.w	r0, [ip]
 800955e:	f8d8 4000 	ldr.w	r4, [r8]
 8009562:	0052      	lsls	r2, r2, #1
 8009564:	0049      	lsls	r1, r1, #1
 8009566:	fb52 4200 	smmla	r2, r2, r0, r4
 800956a:	fb51 4100 	smmla	r1, r1, r0, r4
 800956e:	411a      	asrs	r2, r3
 8009570:	f302 0207 	ssat	r2, #8, r2
 8009574:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8009576:	fa41 f303 	asr.w	r3, r1, r3
 800957a:	7042      	strb	r2, [r0, #1]
 800957c:	f303 0307 	ssat	r3, #8, r3
 8009580:	9a02      	ldr	r2, [sp, #8]
 8009582:	7053      	strb	r3, [r2, #1]
 8009584:	4603      	mov	r3, r0
 8009586:	e7ad      	b.n	80094e4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x560>
 8009588:	2c00      	cmp	r4, #0
 800958a:	dd3f      	ble.n	800960c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x688>
 800958c:	9f04      	ldr	r7, [sp, #16]
 800958e:	9e03      	ldr	r6, [sp, #12]
 8009590:	f857 5c08 	ldr.w	r5, [r7, #-8]
 8009594:	f856 6c08 	ldr.w	r6, [r6, #-8]
 8009598:	005b      	lsls	r3, r3, #1
 800959a:	0040      	lsls	r0, r0, #1
 800959c:	fb53 6305 	smmla	r3, r3, r5, r6
 80095a0:	fb50 6005 	smmla	r0, r0, r5, r6
 80095a4:	9e03      	ldr	r6, [sp, #12]
 80095a6:	4123      	asrs	r3, r4
 80095a8:	f1a7 0c04 	sub.w	ip, r7, #4
 80095ac:	f1a6 0804 	sub.w	r8, r6, #4
 80095b0:	f303 0307 	ssat	r3, #8, r3
 80095b4:	9d2c      	ldr	r5, [sp, #176]	@ 0xb0
 80095b6:	4120      	asrs	r0, r4
 80095b8:	702b      	strb	r3, [r5, #0]
 80095ba:	f300 0007 	ssat	r0, #8, r0
 80095be:	9b02      	ldr	r3, [sp, #8]
 80095c0:	7018      	strb	r0, [r3, #0]
 80095c2:	e76f      	b.n	80094a4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x520>
 80095c4:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80095c6:	9400      	str	r4, [sp, #0]
 80095c8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80095ca:	f04f 0b00 	mov.w	fp, #0
 80095ce:	45a3      	cmp	fp, r4
 80095d0:	f6ff adb5 	blt.w	800913e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1ba>
 80095d4:	46a8      	mov	r8, r5
 80095d6:	e5ef      	b.n	80091b8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x234>
 80095d8:	f1c3 0301 	rsb	r3, r3, #1
 80095dc:	409a      	lsls	r2, r3
 80095de:	f302 021f 	ssat	r2, #32, r2
 80095e2:	682d      	ldr	r5, [r5, #0]
 80095e4:	fb52 f215 	smmulr	r2, r2, r5
 80095e8:	fa01 f303 	lsl.w	r3, r1, r3
 80095ec:	f303 031f 	ssat	r3, #32, r3
 80095f0:	fb53 f515 	smmulr	r5, r3, r5
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	4413      	add	r3, r2
 80095f8:	f303 0307 	ssat	r3, #8, r3
 80095fc:	7023      	strb	r3, [r4, #0]
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	442b      	add	r3, r5
 8009602:	f303 0307 	ssat	r3, #8, r3
 8009606:	7003      	strb	r3, [r0, #0]
 8009608:	4633      	mov	r3, r6
 800960a:	e67d      	b.n	8009308 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x384>
 800960c:	f1c4 0401 	rsb	r4, r4, #1
 8009610:	fa03 f504 	lsl.w	r5, r3, r4
 8009614:	f305 051f 	ssat	r5, #32, r5
 8009618:	9e04      	ldr	r6, [sp, #16]
 800961a:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800961e:	fb55 f513 	smmulr	r5, r5, r3
 8009622:	40a0      	lsls	r0, r4
 8009624:	f300 001f 	ssat	r0, #32, r0
 8009628:	f1a6 0c04 	sub.w	ip, r6, #4
 800962c:	fb50 f013 	smmulr	r0, r0, r3
 8009630:	9c03      	ldr	r4, [sp, #12]
 8009632:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8009636:	442b      	add	r3, r5
 8009638:	f303 0307 	ssat	r3, #8, r3
 800963c:	9d2c      	ldr	r5, [sp, #176]	@ 0xb0
 800963e:	702b      	strb	r3, [r5, #0]
 8009640:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8009644:	f1a4 0804 	sub.w	r8, r4, #4
 8009648:	4403      	add	r3, r0
 800964a:	f303 0307 	ssat	r3, #8, r3
 800964e:	9802      	ldr	r0, [sp, #8]
 8009650:	7003      	strb	r3, [r0, #0]
 8009652:	e727      	b.n	80094a4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x520>
 8009654:	f1c4 0401 	rsb	r4, r4, #1
 8009658:	fa03 f604 	lsl.w	r6, r3, r4
 800965c:	f306 061f 	ssat	r6, #32, r6
 8009660:	9d04      	ldr	r5, [sp, #16]
 8009662:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8009666:	fb56 f613 	smmulr	r6, r6, r3
 800966a:	40a0      	lsls	r0, r4
 800966c:	f300 001f 	ssat	r0, #32, r0
 8009670:	3d04      	subs	r5, #4
 8009672:	fb50 f013 	smmulr	r0, r0, r3
 8009676:	9c03      	ldr	r4, [sp, #12]
 8009678:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800967c:	4433      	add	r3, r6
 800967e:	f303 0307 	ssat	r3, #8, r3
 8009682:	9e2c      	ldr	r6, [sp, #176]	@ 0xb0
 8009684:	7033      	strb	r3, [r6, #0]
 8009686:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800968a:	1f27      	subs	r7, r4, #4
 800968c:	4403      	add	r3, r0
 800968e:	f303 0307 	ssat	r3, #8, r3
 8009692:	9802      	ldr	r0, [sp, #8]
 8009694:	7003      	strb	r3, [r0, #0]
 8009696:	4630      	mov	r0, r6
 8009698:	e611      	b.n	80092be <st_sssa8_ch_nn_mat_mult_kernel_opt+0x33a>
 800969a:	f1c3 0301 	rsb	r3, r3, #1
 800969e:	409a      	lsls	r2, r3
 80096a0:	f302 021f 	ssat	r2, #32, r2
 80096a4:	f8dc 0000 	ldr.w	r0, [ip]
 80096a8:	fb52 f210 	smmulr	r2, r2, r0
 80096ac:	fa01 f303 	lsl.w	r3, r1, r3
 80096b0:	f303 031f 	ssat	r3, #32, r3
 80096b4:	fb53 f010 	smmulr	r0, r3, r0
 80096b8:	f8d8 3000 	ldr.w	r3, [r8]
 80096bc:	4413      	add	r3, r2
 80096be:	f303 0307 	ssat	r3, #8, r3
 80096c2:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80096c4:	7053      	strb	r3, [r2, #1]
 80096c6:	f8d8 3000 	ldr.w	r3, [r8]
 80096ca:	4403      	add	r3, r0
 80096cc:	f303 0307 	ssat	r3, #8, r3
 80096d0:	9a02      	ldr	r2, [sp, #8]
 80096d2:	7053      	strb	r3, [r2, #1]
 80096d4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80096d6:	e705      	b.n	80094e4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x560>
 80096d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096da:	2b00      	cmp	r3, #0
 80096dc:	f47f aeaf 	bne.w	800943e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4ba>
 80096e0:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80096e2:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80096e4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80096e6:	1a50      	subs	r0, r2, r1
 80096e8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80096ea:	3302      	adds	r3, #2
 80096ec:	fb02 0003 	mla	r0, r2, r3, r0
 80096f0:	b01b      	add	sp, #108	@ 0x6c
 80096f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f6:	2800      	cmp	r0, #0
 80096f8:	dd1b      	ble.n	8009732 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x7ae>
 80096fa:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 80096fc:	9c2a      	ldr	r4, [sp, #168]	@ 0xa8
 80096fe:	6809      	ldr	r1, [r1, #0]
 8009700:	6824      	ldr	r4, [r4, #0]
 8009702:	0052      	lsls	r2, r2, #1
 8009704:	005b      	lsls	r3, r3, #1
 8009706:	fb53 4301 	smmla	r3, r3, r1, r4
 800970a:	fb52 4101 	smmla	r1, r2, r1, r4
 800970e:	fa43 f000 	asr.w	r0, r3, r0
 8009712:	f300 0307 	ssat	r3, #8, r0
 8009716:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8009718:	f802 3b01 	strb.w	r3, [r2], #1
 800971c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800971e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009722:	fa41 f303 	asr.w	r3, r1, r3
 8009726:	f303 0307 	ssat	r3, #8, r3
 800972a:	9902      	ldr	r1, [sp, #8]
 800972c:	922c      	str	r2, [sp, #176]	@ 0xb0
 800972e:	700b      	strb	r3, [r1, #0]
 8009730:	e67c      	b.n	800942c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4a8>
 8009732:	f1c0 0001 	rsb	r0, r0, #1
 8009736:	fa03 f100 	lsl.w	r1, r3, r0
 800973a:	f301 011f 	ssat	r1, #32, r1
 800973e:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8009740:	681c      	ldr	r4, [r3, #0]
 8009742:	fb51 f114 	smmulr	r1, r1, r4
 8009746:	fa02 f300 	lsl.w	r3, r2, r0
 800974a:	f303 031f 	ssat	r3, #32, r3
 800974e:	fb53 f414 	smmulr	r4, r3, r4
 8009752:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	440b      	add	r3, r1
 8009758:	f303 0307 	ssat	r3, #8, r3
 800975c:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800975e:	f802 3b01 	strb.w	r3, [r2], #1
 8009762:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4423      	add	r3, r4
 8009768:	f303 0307 	ssat	r3, #8, r3
 800976c:	9902      	ldr	r1, [sp, #8]
 800976e:	922c      	str	r2, [sp, #176]	@ 0xb0
 8009770:	700b      	strb	r3, [r1, #0]
 8009772:	e65b      	b.n	800942c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4a8>
 8009774:	460e      	mov	r6, r1
 8009776:	461a      	mov	r2, r3
 8009778:	e613      	b.n	80093a2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x41e>
 800977a:	bf00      	nop

0800977c <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 800977c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009780:	b095      	sub	sp, #84	@ 0x54
 8009782:	f8bd 407c 	ldrh.w	r4, [sp, #124]	@ 0x7c
 8009786:	920d      	str	r2, [sp, #52]	@ 0x34
 8009788:	9311      	str	r3, [sp, #68]	@ 0x44
 800978a:	f8bd 2080 	ldrh.w	r2, [sp, #128]	@ 0x80
 800978e:	f89d 3090 	ldrb.w	r3, [sp, #144]	@ 0x90
 8009792:	9204      	str	r2, [sp, #16]
 8009794:	0862      	lsrs	r2, r4, #1
 8009796:	940f      	str	r4, [sp, #60]	@ 0x3c
 8009798:	9106      	str	r1, [sp, #24]
 800979a:	9310      	str	r3, [sp, #64]	@ 0x40
 800979c:	920e      	str	r2, [sp, #56]	@ 0x38
 800979e:	2b00      	cmp	r3, #0
 80097a0:	f000 81f8 	beq.w	8009b94 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x418>
 80097a4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80097a6:	b29c      	uxth	r4, r3
 80097a8:	2a00      	cmp	r2, #0
 80097aa:	f000 8142 	beq.w	8009a32 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2b6>
 80097ae:	1c61      	adds	r1, r4, #1
 80097b0:	0064      	lsls	r4, r4, #1
 80097b2:	9407      	str	r4, [sp, #28]
 80097b4:	9c25      	ldr	r4, [sp, #148]	@ 0x94
 80097b6:	9d04      	ldr	r5, [sp, #16]
 80097b8:	1861      	adds	r1, r4, r1
 80097ba:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80097bc:	9102      	str	r1, [sp, #8]
 80097be:	3a01      	subs	r2, #1
 80097c0:	f104 0110 	add.w	r1, r4, #16
 80097c4:	b292      	uxth	r2, r2
 80097c6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80097ca:	1ee9      	subs	r1, r5, #3
 80097cc:	9108      	str	r1, [sp, #32]
 80097ce:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80097d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80097d2:	3104      	adds	r1, #4
 80097d4:	9100      	str	r1, [sp, #0]
 80097d6:	9922      	ldr	r1, [sp, #136]	@ 0x88
 80097d8:	3108      	adds	r1, #8
 80097da:	9101      	str	r1, [sp, #4]
 80097dc:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80097de:	f101 0b08 	add.w	fp, r1, #8
 80097e2:	9925      	ldr	r1, [sp, #148]	@ 0x94
 80097e4:	f1a5 0310 	sub.w	r3, r5, #16
 80097e8:	3101      	adds	r1, #1
 80097ea:	091b      	lsrs	r3, r3, #4
 80097ec:	9103      	str	r1, [sp, #12]
 80097ee:	9906      	ldr	r1, [sp, #24]
 80097f0:	3301      	adds	r3, #1
 80097f2:	eb01 1743 	add.w	r7, r1, r3, lsl #5
 80097f6:	0119      	lsls	r1, r3, #4
 80097f8:	019b      	lsls	r3, r3, #6
 80097fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80097fc:	1f2b      	subs	r3, r5, #4
 80097fe:	f104 0908 	add.w	r9, r4, #8
 8009802:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009804:	930c      	str	r3, [sp, #48]	@ 0x30
 8009806:	f859 3c08 	ldr.w	r3, [r9, #-8]
 800980a:	9904      	ldr	r1, [sp, #16]
 800980c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800980e:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8009812:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009814:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009816:	290f      	cmp	r1, #15
 8009818:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800981a:	9c06      	ldr	r4, [sp, #24]
 800981c:	f340 81b7 	ble.w	8009b8e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x412>
 8009820:	4601      	mov	r1, r0
 8009822:	f8d4 c000 	ldr.w	ip, [r4]
 8009826:	680e      	ldr	r6, [r1, #0]
 8009828:	fb26 220c 	smlad	r2, r6, ip, r2
 800982c:	684d      	ldr	r5, [r1, #4]
 800982e:	fb25 330c 	smlad	r3, r5, ip, r3
 8009832:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8009836:	688e      	ldr	r6, [r1, #8]
 8009838:	fb26 260c 	smlad	r6, r6, ip, r2
 800983c:	68cd      	ldr	r5, [r1, #12]
 800983e:	fb25 350c 	smlad	r5, r5, ip, r3
 8009842:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8009846:	690a      	ldr	r2, [r1, #16]
 8009848:	fb22 660c 	smlad	r6, r2, ip, r6
 800984c:	694b      	ldr	r3, [r1, #20]
 800984e:	fb23 550c 	smlad	r5, r3, ip, r5
 8009852:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8009856:	698a      	ldr	r2, [r1, #24]
 8009858:	fb22 620c 	smlad	r2, r2, ip, r6
 800985c:	69cb      	ldr	r3, [r1, #28]
 800985e:	fb23 530c 	smlad	r3, r3, ip, r5
 8009862:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8009866:	6a0e      	ldr	r6, [r1, #32]
 8009868:	fb26 220c 	smlad	r2, r6, ip, r2
 800986c:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 800986e:	fb25 330c 	smlad	r3, r5, ip, r3
 8009872:	f8d4 c014 	ldr.w	ip, [r4, #20]
 8009876:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
 8009878:	fb26 260c 	smlad	r6, r6, ip, r2
 800987c:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 800987e:	fb25 350c 	smlad	r5, r5, ip, r3
 8009882:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8009886:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8009888:	fb22 660c 	smlad	r6, r2, ip, r6
 800988c:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800988e:	fb23 550c 	smlad	r5, r3, ip, r5
 8009892:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 8009896:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
 8009898:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800989a:	3420      	adds	r4, #32
 800989c:	3140      	adds	r1, #64	@ 0x40
 800989e:	fb22 620c 	smlad	r2, r2, ip, r6
 80098a2:	fb23 530c 	smlad	r3, r3, ip, r5
 80098a6:	42bc      	cmp	r4, r7
 80098a8:	d1bb      	bne.n	8009822 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xa6>
 80098aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098ac:	f8dd e02c 	ldr.w	lr, [sp, #44]	@ 0x2c
 80098b0:	4408      	add	r0, r1
 80098b2:	463c      	mov	r4, r7
 80098b4:	9908      	ldr	r1, [sp, #32]
 80098b6:	458e      	cmp	lr, r1
 80098b8:	da24      	bge.n	8009904 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x188>
 80098ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80098bc:	eba1 0a0e 	sub.w	sl, r1, lr
 80098c0:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
 80098c4:	f10a 0101 	add.w	r1, sl, #1
 80098c8:	9105      	str	r1, [sp, #20]
 80098ca:	eb04 08c1 	add.w	r8, r4, r1, lsl #3
 80098ce:	4601      	mov	r1, r0
 80098d0:	6825      	ldr	r5, [r4, #0]
 80098d2:	680e      	ldr	r6, [r1, #0]
 80098d4:	fb26 2205 	smlad	r2, r6, r5, r2
 80098d8:	684e      	ldr	r6, [r1, #4]
 80098da:	fb26 3505 	smlad	r5, r6, r5, r3
 80098de:	6866      	ldr	r6, [r4, #4]
 80098e0:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80098e4:	68cb      	ldr	r3, [r1, #12]
 80098e6:	3408      	adds	r4, #8
 80098e8:	3110      	adds	r1, #16
 80098ea:	fb2c 2206 	smlad	r2, ip, r6, r2
 80098ee:	fb23 5306 	smlad	r3, r3, r6, r5
 80098f2:	45a0      	cmp	r8, r4
 80098f4:	d1ec      	bne.n	80098d0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x154>
 80098f6:	9905      	ldr	r1, [sp, #20]
 80098f8:	f10e 0e04 	add.w	lr, lr, #4
 80098fc:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 8009900:	eb0e 0e8a 	add.w	lr, lr, sl, lsl #2
 8009904:	9e04      	ldr	r6, [sp, #16]
 8009906:	4576      	cmp	r6, lr
 8009908:	dd30      	ble.n	800996c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1f0>
 800990a:	f9b4 1000 	ldrsh.w	r1, [r4]
 800990e:	8805      	ldrh	r5, [r0, #0]
 8009910:	fb15 2201 	smlabb	r2, r5, r1, r2
 8009914:	8845      	ldrh	r5, [r0, #2]
 8009916:	fb11 3305 	smlabb	r3, r1, r5, r3
 800991a:	f10e 0101 	add.w	r1, lr, #1
 800991e:	428e      	cmp	r6, r1
 8009920:	dd1f      	ble.n	8009962 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e6>
 8009922:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 8009926:	8885      	ldrh	r5, [r0, #4]
 8009928:	fb15 2201 	smlabb	r2, r5, r1, r2
 800992c:	88c5      	ldrh	r5, [r0, #6]
 800992e:	fb11 3305 	smlabb	r3, r1, r5, r3
 8009932:	f10e 0102 	add.w	r1, lr, #2
 8009936:	428e      	cmp	r6, r1
 8009938:	dd13      	ble.n	8009962 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e6>
 800993a:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 800993e:	8905      	ldrh	r5, [r0, #8]
 8009940:	fb15 2201 	smlabb	r2, r5, r1, r2
 8009944:	8945      	ldrh	r5, [r0, #10]
 8009946:	fb11 3305 	smlabb	r3, r1, r5, r3
 800994a:	f10e 0103 	add.w	r1, lr, #3
 800994e:	428e      	cmp	r6, r1
 8009950:	dd07      	ble.n	8009962 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1e6>
 8009952:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 8009956:	8984      	ldrh	r4, [r0, #12]
 8009958:	fb14 2201 	smlabb	r2, r4, r1, r2
 800995c:	89c4      	ldrh	r4, [r0, #14]
 800995e:	fb11 3304 	smlabb	r3, r1, r4, r3
 8009962:	9904      	ldr	r1, [sp, #16]
 8009964:	eba1 0e0e 	sub.w	lr, r1, lr
 8009968:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 800996c:	9900      	ldr	r1, [sp, #0]
 800996e:	f931 5c04 	ldrsh.w	r5, [r1, #-4]
 8009972:	2d15      	cmp	r5, #21
 8009974:	f340 80b4 	ble.w	8009ae0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x364>
 8009978:	9901      	ldr	r1, [sp, #4]
 800997a:	f85b 6c08 	ldr.w	r6, [fp, #-8]
 800997e:	f851 1c08 	ldr.w	r1, [r1, #-8]
 8009982:	1eac      	subs	r4, r5, #2
 8009984:	f04f 0c01 	mov.w	ip, #1
 8009988:	fa0c f404 	lsl.w	r4, ip, r4
 800998c:	3d01      	subs	r5, #1
 800998e:	fb52 4201 	smmla	r2, r2, r1, r4
 8009992:	9c01      	ldr	r4, [sp, #4]
 8009994:	9900      	ldr	r1, [sp, #0]
 8009996:	412a      	asrs	r2, r5
 8009998:	4432      	add	r2, r6
 800999a:	f1a4 0e04 	sub.w	lr, r4, #4
 800999e:	f1a1 0c02 	sub.w	ip, r1, #2
 80099a2:	f1ab 0604 	sub.w	r6, fp, #4
 80099a6:	f302 0207 	ssat	r2, #8, r2
 80099aa:	9903      	ldr	r1, [sp, #12]
 80099ac:	f801 2c01 	strb.w	r2, [r1, #-1]
 80099b0:	f9bc 2000 	ldrsh.w	r2, [ip]
 80099b4:	2a15      	cmp	r2, #21
 80099b6:	f340 80b0 	ble.w	8009b1a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x39e>
 80099ba:	6834      	ldr	r4, [r6, #0]
 80099bc:	f8de 1000 	ldr.w	r1, [lr]
 80099c0:	1e95      	subs	r5, r2, #2
 80099c2:	2601      	movs	r6, #1
 80099c4:	3a01      	subs	r2, #1
 80099c6:	fa06 f505 	lsl.w	r5, r6, r5
 80099ca:	fb53 5501 	smmla	r5, r3, r1, r5
 80099ce:	4115      	asrs	r5, r2
 80099d0:	4425      	add	r5, r4
 80099d2:	f305 0507 	ssat	r5, #8, r5
 80099d6:	9b02      	ldr	r3, [sp, #8]
 80099d8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80099dc:	9b00      	ldr	r3, [sp, #0]
 80099de:	9a07      	ldr	r2, [sp, #28]
 80099e0:	3304      	adds	r3, #4
 80099e2:	9300      	str	r3, [sp, #0]
 80099e4:	9b01      	ldr	r3, [sp, #4]
 80099e6:	3308      	adds	r3, #8
 80099e8:	9301      	str	r3, [sp, #4]
 80099ea:	9b02      	ldr	r3, [sp, #8]
 80099ec:	4413      	add	r3, r2
 80099ee:	9302      	str	r3, [sp, #8]
 80099f0:	9b03      	ldr	r3, [sp, #12]
 80099f2:	4413      	add	r3, r2
 80099f4:	9303      	str	r3, [sp, #12]
 80099f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099f8:	f109 0908 	add.w	r9, r9, #8
 80099fc:	4599      	cmp	r9, r3
 80099fe:	f10b 0b08 	add.w	fp, fp, #8
 8009a02:	f47f af00 	bne.w	8009806 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8a>
 8009a06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a08:	4611      	mov	r1, r2
 8009a0a:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8009a0c:	fb03 2201 	mla	r2, r3, r1, r2
 8009a10:	9225      	str	r2, [sp, #148]	@ 0x94
 8009a12:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a14:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009a18:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a1a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009a1c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009a20:	9221      	str	r2, [sp, #132]	@ 0x84
 8009a22:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009a24:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009a28:	9222      	str	r2, [sp, #136]	@ 0x88
 8009a2a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009a2c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a30:	9323      	str	r3, [sp, #140]	@ 0x8c
 8009a32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a34:	07db      	lsls	r3, r3, #31
 8009a36:	d545      	bpl.n	8009ac4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x348>
 8009a38:	9a04      	ldr	r2, [sp, #16]
 8009a3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a3c:	0896      	lsrs	r6, r2, #2
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	d012      	beq.n	8009a68 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ec>
 8009a42:	9906      	ldr	r1, [sp, #24]
 8009a44:	00f7      	lsls	r7, r6, #3
 8009a46:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8009a4a:	6804      	ldr	r4, [r0, #0]
 8009a4c:	6842      	ldr	r2, [r0, #4]
 8009a4e:	680d      	ldr	r5, [r1, #0]
 8009a50:	3008      	adds	r0, #8
 8009a52:	fb24 3305 	smlad	r3, r4, r5, r3
 8009a56:	684c      	ldr	r4, [r1, #4]
 8009a58:	3108      	adds	r1, #8
 8009a5a:	fb22 3304 	smlad	r3, r2, r4, r3
 8009a5e:	4286      	cmp	r6, r0
 8009a60:	d1f3      	bne.n	8009a4a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ce>
 8009a62:	9a06      	ldr	r2, [sp, #24]
 8009a64:	443a      	add	r2, r7
 8009a66:	9206      	str	r2, [sp, #24]
 8009a68:	9a04      	ldr	r2, [sp, #16]
 8009a6a:	f012 0203 	ands.w	r2, r2, #3
 8009a6e:	d011      	beq.n	8009a94 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x318>
 8009a70:	9d06      	ldr	r5, [sp, #24]
 8009a72:	8801      	ldrh	r1, [r0, #0]
 8009a74:	882c      	ldrh	r4, [r5, #0]
 8009a76:	3a01      	subs	r2, #1
 8009a78:	b292      	uxth	r2, r2
 8009a7a:	fb14 3301 	smlabb	r3, r4, r1, r3
 8009a7e:	b14a      	cbz	r2, 8009a94 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x318>
 8009a80:	886c      	ldrh	r4, [r5, #2]
 8009a82:	8841      	ldrh	r1, [r0, #2]
 8009a84:	2a01      	cmp	r2, #1
 8009a86:	fb14 3301 	smlabb	r3, r4, r1, r3
 8009a8a:	d003      	beq.n	8009a94 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x318>
 8009a8c:	8881      	ldrh	r1, [r0, #4]
 8009a8e:	88aa      	ldrh	r2, [r5, #4]
 8009a90:	fb11 3302 	smlabb	r3, r1, r2, r3
 8009a94:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009a96:	f9b2 2000 	ldrsh.w	r2, [r2]
 8009a9a:	2a15      	cmp	r2, #21
 8009a9c:	f340 8084 	ble.w	8009ba8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x42c>
 8009aa0:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8009aa2:	680c      	ldr	r4, [r1, #0]
 8009aa4:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8009aa6:	1e95      	subs	r5, r2, #2
 8009aa8:	2001      	movs	r0, #1
 8009aaa:	3a01      	subs	r2, #1
 8009aac:	6809      	ldr	r1, [r1, #0]
 8009aae:	40a8      	lsls	r0, r5
 8009ab0:	fb53 0301 	smmla	r3, r3, r1, r0
 8009ab4:	4113      	asrs	r3, r2
 8009ab6:	4423      	add	r3, r4
 8009ab8:	f303 0307 	ssat	r3, #8, r3
 8009abc:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8009abe:	f800 3b01 	strb.w	r3, [r0], #1
 8009ac2:	9025      	str	r0, [sp, #148]	@ 0x94
 8009ac4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d066      	beq.n	8009b98 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x41c>
 8009aca:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009acc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8009ace:	fb03 f000 	mul.w	r0, r3, r0
 8009ad2:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009ad4:	f1c0 0001 	rsb	r0, r0, #1
 8009ad8:	4418      	add	r0, r3
 8009ada:	b015      	add	sp, #84	@ 0x54
 8009adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ae0:	2d00      	cmp	r5, #0
 8009ae2:	dd29      	ble.n	8009b38 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3bc>
 8009ae4:	9e01      	ldr	r6, [sp, #4]
 8009ae6:	f85b 4c08 	ldr.w	r4, [fp, #-8]
 8009aea:	f856 1c08 	ldr.w	r1, [r6, #-8]
 8009aee:	0052      	lsls	r2, r2, #1
 8009af0:	fb52 4201 	smmla	r2, r2, r1, r4
 8009af4:	fa42 f505 	asr.w	r5, r2, r5
 8009af8:	9a00      	ldr	r2, [sp, #0]
 8009afa:	f1a6 0e04 	sub.w	lr, r6, #4
 8009afe:	f1a2 0c02 	sub.w	ip, r2, #2
 8009b02:	f1ab 0604 	sub.w	r6, fp, #4
 8009b06:	f305 0507 	ssat	r5, #8, r5
 8009b0a:	9a03      	ldr	r2, [sp, #12]
 8009b0c:	f802 5c01 	strb.w	r5, [r2, #-1]
 8009b10:	f9bc 2000 	ldrsh.w	r2, [ip]
 8009b14:	2a15      	cmp	r2, #21
 8009b16:	f73f af50 	bgt.w	80099ba <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x23e>
 8009b1a:	2a00      	cmp	r2, #0
 8009b1c:	dd25      	ble.n	8009b6a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3ee>
 8009b1e:	f8de 1000 	ldr.w	r1, [lr]
 8009b22:	6834      	ldr	r4, [r6, #0]
 8009b24:	005b      	lsls	r3, r3, #1
 8009b26:	fb53 4301 	smmla	r3, r3, r1, r4
 8009b2a:	4113      	asrs	r3, r2
 8009b2c:	f303 0307 	ssat	r3, #8, r3
 8009b30:	9a02      	ldr	r2, [sp, #8]
 8009b32:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b36:	e751      	b.n	80099dc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x260>
 8009b38:	f1c5 0501 	rsb	r5, r5, #1
 8009b3c:	40aa      	lsls	r2, r5
 8009b3e:	f1a1 0c02 	sub.w	ip, r1, #2
 8009b42:	f302 021f 	ssat	r2, #32, r2
 8009b46:	9901      	ldr	r1, [sp, #4]
 8009b48:	f1a1 0e04 	sub.w	lr, r1, #4
 8009b4c:	f851 1c08 	ldr.w	r1, [r1, #-8]
 8009b50:	fb52 f111 	smmulr	r1, r2, r1
 8009b54:	f85b 2c08 	ldr.w	r2, [fp, #-8]
 8009b58:	f1ab 0604 	sub.w	r6, fp, #4
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f302 0207 	ssat	r2, #8, r2
 8009b62:	9903      	ldr	r1, [sp, #12]
 8009b64:	f801 2c01 	strb.w	r2, [r1, #-1]
 8009b68:	e722      	b.n	80099b0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x234>
 8009b6a:	f1c2 0201 	rsb	r2, r2, #1
 8009b6e:	fa03 f202 	lsl.w	r2, r3, r2
 8009b72:	f302 021f 	ssat	r2, #32, r2
 8009b76:	f8de 3000 	ldr.w	r3, [lr]
 8009b7a:	fb52 f313 	smmulr	r3, r2, r3
 8009b7e:	6832      	ldr	r2, [r6, #0]
 8009b80:	4413      	add	r3, r2
 8009b82:	f303 0307 	ssat	r3, #8, r3
 8009b86:	9a02      	ldr	r2, [sp, #8]
 8009b88:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009b8c:	e726      	b.n	80099dc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x260>
 8009b8e:	f04f 0e00 	mov.w	lr, #0
 8009b92:	e68f      	b.n	80098b4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x138>
 8009b94:	2401      	movs	r4, #1
 8009b96:	e607      	b.n	80097a8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2c>
 8009b98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009b9c:	1a98      	subs	r0, r3, r2
 8009b9e:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8009ba0:	4418      	add	r0, r3
 8009ba2:	b015      	add	sp, #84	@ 0x54
 8009ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba8:	2a00      	cmp	r2, #0
 8009baa:	dd0e      	ble.n	8009bca <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x44e>
 8009bac:	9922      	ldr	r1, [sp, #136]	@ 0x88
 8009bae:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8009bb0:	6809      	ldr	r1, [r1, #0]
 8009bb2:	6800      	ldr	r0, [r0, #0]
 8009bb4:	005b      	lsls	r3, r3, #1
 8009bb6:	fb53 0301 	smmla	r3, r3, r1, r0
 8009bba:	4113      	asrs	r3, r2
 8009bbc:	f303 0307 	ssat	r3, #8, r3
 8009bc0:	9825      	ldr	r0, [sp, #148]	@ 0x94
 8009bc2:	f800 3b01 	strb.w	r3, [r0], #1
 8009bc6:	9025      	str	r0, [sp, #148]	@ 0x94
 8009bc8:	e77c      	b.n	8009ac4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x348>
 8009bca:	f1c2 0201 	rsb	r2, r2, #1
 8009bce:	4093      	lsls	r3, r2
 8009bd0:	f303 031f 	ssat	r3, #32, r3
 8009bd4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009bd6:	6812      	ldr	r2, [r2, #0]
 8009bd8:	fb53 f312 	smmulr	r3, r3, r2
 8009bdc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009bde:	6812      	ldr	r2, [r2, #0]
 8009be0:	4413      	add	r3, r2
 8009be2:	f303 0307 	ssat	r3, #8, r3
 8009be6:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8009be8:	f802 3b01 	strb.w	r3, [r2], #1
 8009bec:	9225      	str	r2, [sp, #148]	@ 0x94
 8009bee:	e769      	b.n	8009ac4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x348>

08009bf0 <weights_2channels_prefetch_3x3>:
 8009bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	1edc      	subs	r4, r3, #3
 8009bf6:	b087      	sub	sp, #28
 8009bf8:	2c00      	cmp	r4, #0
 8009bfa:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8009bfe:	9400      	str	r4, [sp, #0]
 8009c00:	f340 80e4 	ble.w	8009dcc <weights_2channels_prefetch_3x3+0x1dc>
 8009c04:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8009c08:	468c      	mov	ip, r1
 8009c0a:	0079      	lsls	r1, r7, #1
 8009c0c:	9102      	str	r1, [sp, #8]
 8009c0e:	00dc      	lsls	r4, r3, #3
 8009c10:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 8009c14:	9101      	str	r1, [sp, #4]
 8009c16:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8009c1a:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8009c1e:	eb03 0983 	add.w	r9, r3, r3, lsl #2
 8009c22:	2604      	movs	r6, #4
 8009c24:	4611      	mov	r1, r2
 8009c26:	f04f 0800 	mov.w	r8, #0
 8009c2a:	9205      	str	r2, [sp, #20]
 8009c2c:	46a6      	mov	lr, r4
 8009c2e:	6804      	ldr	r4, [r0, #0]
 8009c30:	f8dc 2000 	ldr.w	r2, [ip]
 8009c34:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009c38:	fa2f f484 	sxtb16	r4, r4
 8009c3c:	fa2f f585 	sxtb16	r5, r5
 8009c40:	600c      	str	r4, [r1, #0]
 8009c42:	604d      	str	r5, [r1, #4]
 8009c44:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009c48:	fa2f f282 	sxtb16	r2, r2
 8009c4c:	fa2f f484 	sxtb16	r4, r4
 8009c50:	608a      	str	r2, [r1, #8]
 8009c52:	60cc      	str	r4, [r1, #12]
 8009c54:	58c4      	ldr	r4, [r0, r3]
 8009c56:	f85c 2003 	ldr.w	r2, [ip, r3]
 8009c5a:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009c5e:	fa2f f484 	sxtb16	r4, r4
 8009c62:	fa2f f585 	sxtb16	r5, r5
 8009c66:	610c      	str	r4, [r1, #16]
 8009c68:	614d      	str	r5, [r1, #20]
 8009c6a:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009c6e:	fa2f f282 	sxtb16	r2, r2
 8009c72:	fa2f f484 	sxtb16	r4, r4
 8009c76:	618a      	str	r2, [r1, #24]
 8009c78:	61cc      	str	r4, [r1, #28]
 8009c7a:	f85b 4000 	ldr.w	r4, [fp, r0]
 8009c7e:	f85b 200c 	ldr.w	r2, [fp, ip]
 8009c82:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009c86:	fa2f f484 	sxtb16	r4, r4
 8009c8a:	fa2f f585 	sxtb16	r5, r5
 8009c8e:	620c      	str	r4, [r1, #32]
 8009c90:	624d      	str	r5, [r1, #36]	@ 0x24
 8009c92:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009c96:	fa2f f282 	sxtb16	r2, r2
 8009c9a:	fa2f f484 	sxtb16	r4, r4
 8009c9e:	628a      	str	r2, [r1, #40]	@ 0x28
 8009ca0:	62cc      	str	r4, [r1, #44]	@ 0x2c
 8009ca2:	583c      	ldr	r4, [r7, r0]
 8009ca4:	f857 200c 	ldr.w	r2, [r7, ip]
 8009ca8:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009cac:	fa2f f484 	sxtb16	r4, r4
 8009cb0:	fa2f f585 	sxtb16	r5, r5
 8009cb4:	630c      	str	r4, [r1, #48]	@ 0x30
 8009cb6:	634d      	str	r5, [r1, #52]	@ 0x34
 8009cb8:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009cbc:	fa2f f282 	sxtb16	r2, r2
 8009cc0:	fa2f f484 	sxtb16	r4, r4
 8009cc4:	638a      	str	r2, [r1, #56]	@ 0x38
 8009cc6:	63cc      	str	r4, [r1, #60]	@ 0x3c
 8009cc8:	f85a 4000 	ldr.w	r4, [sl, r0]
 8009ccc:	f85a 200c 	ldr.w	r2, [sl, ip]
 8009cd0:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009cd4:	fa2f f484 	sxtb16	r4, r4
 8009cd8:	fa2f f585 	sxtb16	r5, r5
 8009cdc:	640c      	str	r4, [r1, #64]	@ 0x40
 8009cde:	644d      	str	r5, [r1, #68]	@ 0x44
 8009ce0:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009ce4:	fa2f f282 	sxtb16	r2, r2
 8009ce8:	fa2f f484 	sxtb16	r4, r4
 8009cec:	648a      	str	r2, [r1, #72]	@ 0x48
 8009cee:	64cc      	str	r4, [r1, #76]	@ 0x4c
 8009cf0:	f859 4000 	ldr.w	r4, [r9, r0]
 8009cf4:	f859 200c 	ldr.w	r2, [r9, ip]
 8009cf8:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009cfc:	fa2f f484 	sxtb16	r4, r4
 8009d00:	650c      	str	r4, [r1, #80]	@ 0x50
 8009d02:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009d06:	fa2f f282 	sxtb16	r2, r2
 8009d0a:	658a      	str	r2, [r1, #88]	@ 0x58
 8009d0c:	9a02      	ldr	r2, [sp, #8]
 8009d0e:	fa2f f585 	sxtb16	r5, r5
 8009d12:	fa2f f484 	sxtb16	r4, r4
 8009d16:	654d      	str	r5, [r1, #84]	@ 0x54
 8009d18:	65cc      	str	r4, [r1, #92]	@ 0x5c
 8009d1a:	5884      	ldr	r4, [r0, r2]
 8009d1c:	f85c 2002 	ldr.w	r2, [ip, r2]
 8009d20:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009d24:	fa2f f484 	sxtb16	r4, r4
 8009d28:	660c      	str	r4, [r1, #96]	@ 0x60
 8009d2a:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009d2e:	fa2f f282 	sxtb16	r2, r2
 8009d32:	668a      	str	r2, [r1, #104]	@ 0x68
 8009d34:	9a01      	ldr	r2, [sp, #4]
 8009d36:	fa2f f585 	sxtb16	r5, r5
 8009d3a:	fa2f f484 	sxtb16	r4, r4
 8009d3e:	664d      	str	r5, [r1, #100]	@ 0x64
 8009d40:	66cc      	str	r4, [r1, #108]	@ 0x6c
 8009d42:	5814      	ldr	r4, [r2, r0]
 8009d44:	f852 200c 	ldr.w	r2, [r2, ip]
 8009d48:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009d4c:	fa2f f484 	sxtb16	r4, r4
 8009d50:	fa2f f585 	sxtb16	r5, r5
 8009d54:	670c      	str	r4, [r1, #112]	@ 0x70
 8009d56:	674d      	str	r5, [r1, #116]	@ 0x74
 8009d58:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009d5c:	fa2f f282 	sxtb16	r2, r2
 8009d60:	fa2f f484 	sxtb16	r4, r4
 8009d64:	678a      	str	r2, [r1, #120]	@ 0x78
 8009d66:	67cc      	str	r4, [r1, #124]	@ 0x7c
 8009d68:	f850 400e 	ldr.w	r4, [r0, lr]
 8009d6c:	f85c 200e 	ldr.w	r2, [ip, lr]
 8009d70:	ea4f 2534 	mov.w	r5, r4, ror #8
 8009d74:	fa2f f484 	sxtb16	r4, r4
 8009d78:	f8c1 4080 	str.w	r4, [r1, #128]	@ 0x80
 8009d7c:	ea4f 2432 	mov.w	r4, r2, ror #8
 8009d80:	fa2f f282 	sxtb16	r2, r2
 8009d84:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
 8009d88:	9a00      	ldr	r2, [sp, #0]
 8009d8a:	fa2f f585 	sxtb16	r5, r5
 8009d8e:	f108 0804 	add.w	r8, r8, #4
 8009d92:	4590      	cmp	r8, r2
 8009d94:	f8c1 5084 	str.w	r5, [r1, #132]	@ 0x84
 8009d98:	fa2f f484 	sxtb16	r4, r4
 8009d9c:	4430      	add	r0, r6
 8009d9e:	f8c1 408c 	str.w	r4, [r1, #140]	@ 0x8c
 8009da2:	44b4      	add	ip, r6
 8009da4:	f101 0190 	add.w	r1, r1, #144	@ 0x90
 8009da8:	f6ff af41 	blt.w	8009c2e <weights_2channels_prefetch_3x3+0x3e>
 8009dac:	1f19      	subs	r1, r3, #4
 8009dae:	0889      	lsrs	r1, r1, #2
 8009db0:	fb01 6606 	mla	r6, r1, r6, r6
 8009db4:	9a05      	ldr	r2, [sp, #20]
 8009db6:	3101      	adds	r1, #1
 8009db8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8009dbc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8009dc0:	9903      	ldr	r1, [sp, #12]
 8009dc2:	4431      	add	r1, r6
 8009dc4:	9103      	str	r1, [sp, #12]
 8009dc6:	9904      	ldr	r1, [sp, #16]
 8009dc8:	4431      	add	r1, r6
 8009dca:	9104      	str	r1, [sp, #16]
 8009dcc:	f013 0503 	ands.w	r5, r3, #3
 8009dd0:	f000 80f4 	beq.w	8009fbc <weights_2channels_prefetch_3x3+0x3cc>
 8009dd4:	9803      	ldr	r0, [sp, #12]
 8009dd6:	9c04      	ldr	r4, [sp, #16]
 8009dd8:	f990 1000 	ldrsb.w	r1, [r0]
 8009ddc:	8011      	strh	r1, [r2, #0]
 8009dde:	f994 1000 	ldrsb.w	r1, [r4]
 8009de2:	8051      	strh	r1, [r2, #2]
 8009de4:	56c1      	ldrsb	r1, [r0, r3]
 8009de6:	8091      	strh	r1, [r2, #4]
 8009de8:	56e1      	ldrsb	r1, [r4, r3]
 8009dea:	80d1      	strh	r1, [r2, #6]
 8009dec:	f910 1013 	ldrsb.w	r1, [r0, r3, lsl #1]
 8009df0:	8111      	strh	r1, [r2, #8]
 8009df2:	f914 1013 	ldrsb.w	r1, [r4, r3, lsl #1]
 8009df6:	8151      	strh	r1, [r2, #10]
 8009df8:	18c1      	adds	r1, r0, r3
 8009dfa:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8009dfe:	f911 1013 	ldrsb.w	r1, [r1, r3, lsl #1]
 8009e02:	8191      	strh	r1, [r2, #12]
 8009e04:	4621      	mov	r1, r4
 8009e06:	441c      	add	r4, r3
 8009e08:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8009e0c:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009e10:	81d4      	strh	r4, [r2, #14]
 8009e12:	f910 4013 	ldrsb.w	r4, [r0, r3, lsl #1]
 8009e16:	8214      	strh	r4, [r2, #16]
 8009e18:	f911 4013 	ldrsb.w	r4, [r1, r3, lsl #1]
 8009e1c:	8254      	strh	r4, [r2, #18]
 8009e1e:	18c4      	adds	r4, r0, r3
 8009e20:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8009e24:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009e28:	8294      	strh	r4, [r2, #20]
 8009e2a:	18cc      	adds	r4, r1, r3
 8009e2c:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8009e30:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009e34:	82d4      	strh	r4, [r2, #22]
 8009e36:	f910 4013 	ldrsb.w	r4, [r0, r3, lsl #1]
 8009e3a:	8314      	strh	r4, [r2, #24]
 8009e3c:	f911 4013 	ldrsb.w	r4, [r1, r3, lsl #1]
 8009e40:	8354      	strh	r4, [r2, #26]
 8009e42:	18c4      	adds	r4, r0, r3
 8009e44:	ebc3 7743 	rsb	r7, r3, r3, lsl #29
 8009e48:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009e4c:	8394      	strh	r4, [r2, #28]
 8009e4e:	18cc      	adds	r4, r1, r3
 8009e50:	00ff      	lsls	r7, r7, #3
 8009e52:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009e56:	83d4      	strh	r4, [r2, #30]
 8009e58:	f910 4023 	ldrsb.w	r4, [r0, r3, lsl #2]
 8009e5c:	8414      	strh	r4, [r2, #32]
 8009e5e:	f911 4023 	ldrsb.w	r4, [r1, r3, lsl #2]
 8009e62:	8454      	strh	r4, [r2, #34]	@ 0x22
 8009e64:	3701      	adds	r7, #1
 8009e66:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009e6a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8009e6e:	2d01      	cmp	r5, #1
 8009e70:	eb00 0607 	add.w	r6, r0, r7
 8009e74:	eb01 0407 	add.w	r4, r1, r7
 8009e78:	f000 80a0 	beq.w	8009fbc <weights_2channels_prefetch_3x3+0x3cc>
 8009e7c:	57c0      	ldrsb	r0, [r0, r7]
 8009e7e:	8490      	strh	r0, [r2, #36]	@ 0x24
 8009e80:	57c9      	ldrsb	r1, [r1, r7]
 8009e82:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009e84:	56f1      	ldrsb	r1, [r6, r3]
 8009e86:	8511      	strh	r1, [r2, #40]	@ 0x28
 8009e88:	56e1      	ldrsb	r1, [r4, r3]
 8009e8a:	8551      	strh	r1, [r2, #42]	@ 0x2a
 8009e8c:	f916 1013 	ldrsb.w	r1, [r6, r3, lsl #1]
 8009e90:	8591      	strh	r1, [r2, #44]	@ 0x2c
 8009e92:	f914 1013 	ldrsb.w	r1, [r4, r3, lsl #1]
 8009e96:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009e98:	18f1      	adds	r1, r6, r3
 8009e9a:	eb06 0043 	add.w	r0, r6, r3, lsl #1
 8009e9e:	f911 1013 	ldrsb.w	r1, [r1, r3, lsl #1]
 8009ea2:	8611      	strh	r1, [r2, #48]	@ 0x30
 8009ea4:	18e6      	adds	r6, r4, r3
 8009ea6:	eb04 0143 	add.w	r1, r4, r3, lsl #1
 8009eaa:	f916 4013 	ldrsb.w	r4, [r6, r3, lsl #1]
 8009eae:	8654      	strh	r4, [r2, #50]	@ 0x32
 8009eb0:	f910 4013 	ldrsb.w	r4, [r0, r3, lsl #1]
 8009eb4:	8694      	strh	r4, [r2, #52]	@ 0x34
 8009eb6:	f911 4013 	ldrsb.w	r4, [r1, r3, lsl #1]
 8009eba:	86d4      	strh	r4, [r2, #54]	@ 0x36
 8009ebc:	18c4      	adds	r4, r0, r3
 8009ebe:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8009ec2:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009ec6:	8714      	strh	r4, [r2, #56]	@ 0x38
 8009ec8:	18cc      	adds	r4, r1, r3
 8009eca:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8009ece:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009ed2:	8754      	strh	r4, [r2, #58]	@ 0x3a
 8009ed4:	f910 4013 	ldrsb.w	r4, [r0, r3, lsl #1]
 8009ed8:	8794      	strh	r4, [r2, #60]	@ 0x3c
 8009eda:	f911 4013 	ldrsb.w	r4, [r1, r3, lsl #1]
 8009ede:	87d4      	strh	r4, [r2, #62]	@ 0x3e
 8009ee0:	18c4      	adds	r4, r0, r3
 8009ee2:	eb01 0683 	add.w	r6, r1, r3, lsl #2
 8009ee6:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009eea:	f8a2 4040 	strh.w	r4, [r2, #64]	@ 0x40
 8009eee:	18cc      	adds	r4, r1, r3
 8009ef0:	2d03      	cmp	r5, #3
 8009ef2:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009ef6:	f8a2 4042 	strh.w	r4, [r2, #66]	@ 0x42
 8009efa:	f910 4023 	ldrsb.w	r4, [r0, r3, lsl #2]
 8009efe:	f8a2 4044 	strh.w	r4, [r2, #68]	@ 0x44
 8009f02:	f911 4023 	ldrsb.w	r4, [r1, r3, lsl #2]
 8009f06:	f8a2 4046 	strh.w	r4, [r2, #70]	@ 0x46
 8009f0a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009f0e:	eb00 0407 	add.w	r4, r0, r7
 8009f12:	eb06 0107 	add.w	r1, r6, r7
 8009f16:	d151      	bne.n	8009fbc <weights_2channels_prefetch_3x3+0x3cc>
 8009f18:	57c0      	ldrsb	r0, [r0, r7]
 8009f1a:	f8a2 0048 	strh.w	r0, [r2, #72]	@ 0x48
 8009f1e:	57f0      	ldrsb	r0, [r6, r7]
 8009f20:	f8a2 004a 	strh.w	r0, [r2, #74]	@ 0x4a
 8009f24:	56e5      	ldrsb	r5, [r4, r3]
 8009f26:	f8a2 504c 	strh.w	r5, [r2, #76]	@ 0x4c
 8009f2a:	56cd      	ldrsb	r5, [r1, r3]
 8009f2c:	f8a2 504e 	strh.w	r5, [r2, #78]	@ 0x4e
 8009f30:	f914 5013 	ldrsb.w	r5, [r4, r3, lsl #1]
 8009f34:	f8a2 5050 	strh.w	r5, [r2, #80]	@ 0x50
 8009f38:	f911 5013 	ldrsb.w	r5, [r1, r3, lsl #1]
 8009f3c:	f8a2 5052 	strh.w	r5, [r2, #82]	@ 0x52
 8009f40:	18e0      	adds	r0, r4, r3
 8009f42:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8009f46:	f910 0013 	ldrsb.w	r0, [r0, r3, lsl #1]
 8009f4a:	f8a2 0054 	strh.w	r0, [r2, #84]	@ 0x54
 8009f4e:	18c8      	adds	r0, r1, r3
 8009f50:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8009f54:	f910 0013 	ldrsb.w	r0, [r0, r3, lsl #1]
 8009f58:	f8a2 0056 	strh.w	r0, [r2, #86]	@ 0x56
 8009f5c:	f914 5013 	ldrsb.w	r5, [r4, r3, lsl #1]
 8009f60:	f8a2 5058 	strh.w	r5, [r2, #88]	@ 0x58
 8009f64:	f911 5013 	ldrsb.w	r5, [r1, r3, lsl #1]
 8009f68:	f8a2 505a 	strh.w	r5, [r2, #90]	@ 0x5a
 8009f6c:	eb04 0043 	add.w	r0, r4, r3, lsl #1
 8009f70:	441c      	add	r4, r3
 8009f72:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009f76:	f8a2 405c 	strh.w	r4, [r2, #92]	@ 0x5c
 8009f7a:	18cc      	adds	r4, r1, r3
 8009f7c:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8009f80:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009f84:	f8a2 405e 	strh.w	r4, [r2, #94]	@ 0x5e
 8009f88:	f910 4013 	ldrsb.w	r4, [r0, r3, lsl #1]
 8009f8c:	f8a2 4060 	strh.w	r4, [r2, #96]	@ 0x60
 8009f90:	f911 4013 	ldrsb.w	r4, [r1, r3, lsl #1]
 8009f94:	f8a2 4062 	strh.w	r4, [r2, #98]	@ 0x62
 8009f98:	18c4      	adds	r4, r0, r3
 8009f9a:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009f9e:	f8a2 4064 	strh.w	r4, [r2, #100]	@ 0x64
 8009fa2:	18cc      	adds	r4, r1, r3
 8009fa4:	f914 4013 	ldrsb.w	r4, [r4, r3, lsl #1]
 8009fa8:	f8a2 4066 	strh.w	r4, [r2, #102]	@ 0x66
 8009fac:	f910 0023 	ldrsb.w	r0, [r0, r3, lsl #2]
 8009fb0:	f8a2 0068 	strh.w	r0, [r2, #104]	@ 0x68
 8009fb4:	f911 3023 	ldrsb.w	r3, [r1, r3, lsl #2]
 8009fb8:	f8a2 306a 	strh.w	r3, [r2, #106]	@ 0x6a
 8009fbc:	b007      	add	sp, #28
 8009fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fc2:	bf00      	nop

08009fc4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t>:
 8009fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc8:	b0c7      	sub	sp, #284	@ 0x11c
 8009fca:	f8dd 814c 	ldr.w	r8, [sp, #332]	@ 0x14c
 8009fce:	912f      	str	r1, [sp, #188]	@ 0xbc
 8009fd0:	923d      	str	r2, [sp, #244]	@ 0xf4
 8009fd2:	f8bd 1158 	ldrh.w	r1, [sp, #344]	@ 0x158
 8009fd6:	9331      	str	r3, [sp, #196]	@ 0xc4
 8009fd8:	e9dd 325b 	ldrd	r3, r2, [sp, #364]	@ 0x16c
 8009fdc:	9127      	str	r1, [sp, #156]	@ 0x9c
 8009fde:	ea4f 0148 	mov.w	r1, r8, lsl #1
 8009fe2:	910c      	str	r1, [sp, #48]	@ 0x30
 8009fe4:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 8009fe8:	2a00      	cmp	r2, #0
 8009fea:	bf18      	it	ne
 8009fec:	4613      	movne	r3, r2
 8009fee:	9132      	str	r1, [sp, #200]	@ 0xc8
 8009ff0:	9958      	ldr	r1, [sp, #352]	@ 0x160
 8009ff2:	f8bd 2154 	ldrh.w	r2, [sp, #340]	@ 0x154
 8009ff6:	935b      	str	r3, [sp, #364]	@ 0x16c
 8009ff8:	f8bd 3150 	ldrh.w	r3, [sp, #336]	@ 0x150
 8009ffc:	9324      	str	r3, [sp, #144]	@ 0x90
 8009ffe:	f011 0101 	ands.w	r1, r1, #1
 800a002:	bf18      	it	ne
 800a004:	3302      	addne	r3, #2
 800a006:	9228      	str	r2, [sp, #160]	@ 0xa0
 800a008:	bf18      	it	ne
 800a00a:	3202      	addne	r2, #2
 800a00c:	fb02 f303 	mul.w	r3, r2, r3
 800a010:	9316      	str	r3, [sp, #88]	@ 0x58
 800a012:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800a014:	903c      	str	r0, [sp, #240]	@ 0xf0
 800a016:	2b01      	cmp	r3, #1
 800a018:	9130      	str	r1, [sp, #192]	@ 0xc0
 800a01a:	f340 82b5 	ble.w	800a588 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x5c4>
 800a01e:	9e27      	ldr	r6, [sp, #156]	@ 0x9c
 800a020:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800a022:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800a026:	1bf1      	subs	r1, r6, r7
 800a028:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 800a02c:	19d5      	adds	r5, r2, r7
 800a02e:	eb06 0048 	add.w	r0, r6, r8, lsl #1
 800a032:	eb07 0208 	add.w	r2, r7, r8
 800a036:	1bc4      	subs	r4, r0, r7
 800a038:	9021      	str	r0, [sp, #132]	@ 0x84
 800a03a:	0052      	lsls	r2, r2, #1
 800a03c:	f1c6 0002 	rsb	r0, r6, #2
 800a040:	912e      	str	r1, [sp, #184]	@ 0xb8
 800a042:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 800a046:	eba0 0108 	sub.w	r1, r0, r8
 800a04a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 800a04e:	f1a8 0304 	sub.w	r3, r8, #4
 800a052:	4617      	mov	r7, r2
 800a054:	089b      	lsrs	r3, r3, #2
 800a056:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a058:	eb05 0241 	add.w	r2, r5, r1, lsl #1
 800a05c:	fb07 2203 	mla	r2, r7, r3, r2
 800a060:	9239      	str	r2, [sp, #228]	@ 0xe4
 800a062:	f008 0203 	and.w	r2, r8, #3
 800a066:	9f52      	ldr	r7, [sp, #328]	@ 0x148
 800a068:	9219      	str	r2, [sp, #100]	@ 0x64
 800a06a:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800a06e:	eb02 05c2 	add.w	r5, r2, r2, lsl #3
 800a072:	0072      	lsls	r2, r6, #1
 800a074:	9538      	str	r5, [sp, #224]	@ 0xe0
 800a076:	f1c2 0501 	rsb	r5, r2, #1
 800a07a:	1eba      	subs	r2, r7, #2
 800a07c:	0852      	lsrs	r2, r2, #1
 800a07e:	923b      	str	r2, [sp, #236]	@ 0xec
 800a080:	eba8 0288 	sub.w	r2, r8, r8, lsl #2
 800a084:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800a088:	9005      	str	r0, [sp, #20]
 800a08a:	eb08 00c8 	add.w	r0, r8, r8, lsl #3
 800a08e:	903a      	str	r0, [sp, #232]	@ 0xe8
 800a090:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 800a092:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800a096:	0080      	lsls	r0, r0, #2
 800a098:	eb08 0704 	add.w	r7, r8, r4
 800a09c:	9042      	str	r0, [sp, #264]	@ 0x108
 800a09e:	9851      	ldr	r0, [sp, #324]	@ 0x144
 800a0a0:	971b      	str	r7, [sp, #108]	@ 0x6c
 800a0a2:	9f3b      	ldr	r7, [sp, #236]	@ 0xec
 800a0a4:	3004      	adds	r0, #4
 800a0a6:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 800a0ae:	f8cd c100 	str.w	ip, [sp, #256]	@ 0x100
 800a0b2:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a0ba:	007b      	lsls	r3, r7, #1
 800a0bc:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800a0c0:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800a0c2:	931e      	str	r3, [sp, #120]	@ 0x78
 800a0c4:	1c4b      	adds	r3, r1, #1
 800a0c6:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800a0ca:	9345      	str	r3, [sp, #276]	@ 0x114
 800a0cc:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800a0d0:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800a0d2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a0d4:	1993      	adds	r3, r2, r6
 800a0d6:	9301      	str	r3, [sp, #4]
 800a0d8:	1953      	adds	r3, r2, r5
 800a0da:	9315      	str	r3, [sp, #84]	@ 0x54
 800a0dc:	1beb      	subs	r3, r5, r7
 800a0de:	9333      	str	r3, [sp, #204]	@ 0xcc
 800a0e0:	9b58      	ldr	r3, [sp, #352]	@ 0x160
 800a0e2:	f003 0302 	and.w	r3, r3, #2
 800a0e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0e8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a0ea:	0100      	lsls	r0, r0, #4
 800a0ec:	1e5a      	subs	r2, r3, #1
 800a0ee:	9044      	str	r0, [sp, #272]	@ 0x110
 800a0f0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a0f2:	f1a8 0203 	sub.w	r2, r8, #3
 800a0f6:	983a      	ldr	r0, [sp, #232]	@ 0xe8
 800a0f8:	9204      	str	r2, [sp, #16]
 800a0fa:	f003 0201 	and.w	r2, r3, #1
 800a0fe:	922b      	str	r2, [sp, #172]	@ 0xac
 800a100:	0042      	lsls	r2, r0, #1
 800a102:	923e      	str	r2, [sp, #248]	@ 0xf8
 800a104:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a106:	9d38      	ldr	r5, [sp, #224]	@ 0xe0
 800a108:	0052      	lsls	r2, r2, #1
 800a10a:	923f      	str	r2, [sp, #252]	@ 0xfc
 800a10c:	9a51      	ldr	r2, [sp, #324]	@ 0x144
 800a10e:	9237      	str	r2, [sp, #220]	@ 0xdc
 800a110:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800a112:	3204      	adds	r2, #4
 800a114:	9236      	str	r2, [sp, #216]	@ 0xd8
 800a116:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 800a118:	3204      	adds	r2, #4
 800a11a:	9235      	str	r2, [sp, #212]	@ 0xd4
 800a11c:	012a      	lsls	r2, r5, #4
 800a11e:	9243      	str	r2, [sp, #268]	@ 0x10c
 800a120:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 800a122:	fb02 f303 	mul.w	r3, r2, r3
 800a126:	932d      	str	r3, [sp, #180]	@ 0xb4
 800a128:	eb08 0306 	add.w	r3, r8, r6
 800a12c:	9322      	str	r3, [sp, #136]	@ 0x88
 800a12e:	0063      	lsls	r3, r4, #1
 800a130:	9320      	str	r3, [sp, #128]	@ 0x80
 800a132:	eb04 0348 	add.w	r3, r4, r8, lsl #1
 800a136:	931f      	str	r3, [sp, #124]	@ 0x7c
 800a138:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800a13a:	9334      	str	r3, [sp, #208]	@ 0xd0
 800a13c:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800a13e:	f9b3 2000 	ldrsh.w	r2, [r3]
 800a142:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800a146:	932a      	str	r3, [sp, #168]	@ 0xa8
 800a148:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 800a14a:	9229      	str	r2, [sp, #164]	@ 0xa4
 800a14c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	9311      	str	r3, [sp, #68]	@ 0x44
 800a154:	9b5a      	ldr	r3, [sp, #360]	@ 0x168
 800a156:	9210      	str	r2, [sp, #64]	@ 0x40
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	9312      	str	r3, [sp, #72]	@ 0x48
 800a15c:	9b5c      	ldr	r3, [sp, #368]	@ 0x170
 800a15e:	2b00      	cmp	r3, #0
 800a160:	f000 8616 	beq.w	800ad90 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xdcc>
 800a164:	9b57      	ldr	r3, [sp, #348]	@ 0x15c
 800a166:	2b00      	cmp	r3, #0
 800a168:	f040 85d5 	bne.w	800ad16 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xd52>
 800a16c:	461a      	mov	r2, r3
 800a16e:	9835      	ldr	r0, [sp, #212]	@ 0xd4
 800a170:	f850 1c04 	ldr.w	r1, [r0, #-4]
 800a174:	440a      	add	r2, r1
 800a176:	920e      	str	r2, [sp, #56]	@ 0x38
 800a178:	6802      	ldr	r2, [r0, #0]
 800a17a:	4413      	add	r3, r2
 800a17c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a17e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a180:	2b00      	cmp	r3, #0
 800a182:	f000 81db 	beq.w	800a53c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x578>
 800a186:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800a188:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800a18a:	921d      	str	r2, [sp, #116]	@ 0x74
 800a18c:	1ccb      	adds	r3, r1, #3
 800a18e:	18d3      	adds	r3, r2, r3
 800a190:	931c      	str	r3, [sp, #112]	@ 0x70
 800a192:	4613      	mov	r3, r2
 800a194:	1c8a      	adds	r2, r1, #2
 800a196:	922c      	str	r2, [sp, #176]	@ 0xb0
 800a198:	931a      	str	r3, [sp, #104]	@ 0x68
 800a19a:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 800a19c:	9944      	ldr	r1, [sp, #272]	@ 0x110
 800a19e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	9a5b      	ldr	r2, [sp, #364]	@ 0x16c
 800a1a4:	9318      	str	r3, [sp, #96]	@ 0x60
 800a1a6:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a1a8:	440a      	add	r2, r1
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	9214      	str	r2, [sp, #80]	@ 0x50
 800a1ae:	9326      	str	r3, [sp, #152]	@ 0x98
 800a1b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	f000 8371 	beq.w	800a89a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x8d6>
 800a1b8:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	f000 8464 	beq.w	800aa88 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xac4>
 800a1c0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a1c2:	9325      	str	r3, [sp, #148]	@ 0x94
 800a1c4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a1c6:	9307      	str	r3, [sp, #28]
 800a1c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f340 819a 	ble.w	800a504 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x540>
 800a1d0:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 800a1d2:	3302      	adds	r3, #2
 800a1d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1d6:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800a1d8:	3302      	adds	r3, #2
 800a1da:	930d      	str	r3, [sp, #52]	@ 0x34
 800a1dc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a1de:	9306      	str	r3, [sp, #24]
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	9308      	str	r3, [sp, #32]
 800a1e4:	9b04      	ldr	r3, [sp, #16]
 800a1e6:	f8dd c018 	ldr.w	ip, [sp, #24]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	f340 834e 	ble.w	800a88c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x8c8>
 800a1f0:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800a1f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1f4:	9b5b      	ldr	r3, [sp, #364]	@ 0x16c
 800a1f6:	2100      	movs	r1, #0
 800a1f8:	4691      	mov	r9, r2
 800a1fa:	9102      	str	r1, [sp, #8]
 800a1fc:	4607      	mov	r7, r0
 800a1fe:	eb0c 0408 	add.w	r4, ip, r8
 800a202:	f8dc 1000 	ldr.w	r1, [ip]
 800a206:	9400      	str	r4, [sp, #0]
 800a208:	f8d3 a000 	ldr.w	sl, [r3]
 800a20c:	f8d3 e004 	ldr.w	lr, [r3, #4]
 800a210:	689d      	ldr	r5, [r3, #8]
 800a212:	68de      	ldr	r6, [r3, #12]
 800a214:	fa2f f481 	sxtb16	r4, r1
 800a218:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a21c:	fb24 220a 	smlad	r2, r4, sl, r2
 800a220:	fb21 220e 	smlad	r2, r1, lr, r2
 800a224:	fb24 0005 	smlad	r0, r4, r5, r0
 800a228:	fb21 0006 	smlad	r0, r1, r6, r0
 800a22c:	9900      	ldr	r1, [sp, #0]
 800a22e:	f85c 4008 	ldr.w	r4, [ip, r8]
 800a232:	eb01 0b08 	add.w	fp, r1, r8
 800a236:	fa2f f184 	sxtb16	r1, r4
 800a23a:	fa2f f494 	sxtb16	r4, r4, ror #8
 800a23e:	fb21 990a 	smlad	r9, r1, sl, r9
 800a242:	fb21 7505 	smlad	r5, r1, r5, r7
 800a246:	fb24 990e 	smlad	r9, r4, lr, r9
 800a24a:	fb24 5506 	smlad	r5, r4, r6, r5
 800a24e:	f8d3 e010 	ldr.w	lr, [r3, #16]
 800a252:	f8d3 a014 	ldr.w	sl, [r3, #20]
 800a256:	699e      	ldr	r6, [r3, #24]
 800a258:	69df      	ldr	r7, [r3, #28]
 800a25a:	fb21 220e 	smlad	r2, r1, lr, r2
 800a25e:	fb24 220a 	smlad	r2, r4, sl, r2
 800a262:	fb21 0106 	smlad	r1, r1, r6, r0
 800a266:	fb24 1407 	smlad	r4, r4, r7, r1
 800a26a:	f85c 1018 	ldr.w	r1, [ip, r8, lsl #1]
 800a26e:	fa2f fc81 	sxtb16	ip, r1
 800a272:	44c3      	add	fp, r8
 800a274:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a278:	fb2c 9e0e 	smlad	lr, ip, lr, r9
 800a27c:	fb2c 5606 	smlad	r6, ip, r6, r5
 800a280:	fb21 ea0a 	smlad	sl, r1, sl, lr
 800a284:	fb21 6707 	smlad	r7, r1, r7, r6
 800a288:	6a18      	ldr	r0, [r3, #32]
 800a28a:	f8d3 9024 	ldr.w	r9, [r3, #36]	@ 0x24
 800a28e:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 800a290:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 800a292:	fb2c 2200 	smlad	r2, ip, r0, r2
 800a296:	fb21 2209 	smlad	r2, r1, r9, r2
 800a29a:	9203      	str	r2, [sp, #12]
 800a29c:	fb2c 4406 	smlad	r4, ip, r6, r4
 800a2a0:	fb21 4105 	smlad	r1, r1, r5, r4
 800a2a4:	9c00      	ldr	r4, [sp, #0]
 800a2a6:	9a01      	ldr	r2, [sp, #4]
 800a2a8:	f854 4018 	ldr.w	r4, [r4, r8, lsl #1]
 800a2ac:	fa2f fe84 	sxtb16	lr, r4
 800a2b0:	eb0b 0c02 	add.w	ip, fp, r2
 800a2b4:	fa2f f494 	sxtb16	r4, r4, ror #8
 800a2b8:	fb2e aa00 	smlad	sl, lr, r0, sl
 800a2bc:	fb2e 7706 	smlad	r7, lr, r6, r7
 800a2c0:	fb24 a909 	smlad	r9, r4, r9, sl
 800a2c4:	fb24 7505 	smlad	r5, r4, r5, r7
 800a2c8:	eb0c 0408 	add.w	r4, ip, r8
 800a2cc:	f85b 0002 	ldr.w	r0, [fp, r2]
 800a2d0:	9400      	str	r4, [sp, #0]
 800a2d2:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 800a2d4:	f8d3 b034 	ldr.w	fp, [r3, #52]	@ 0x34
 800a2d8:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 800a2da:	f8d3 e03c 	ldr.w	lr, [r3, #60]	@ 0x3c
 800a2de:	fa2f f480 	sxtb16	r4, r0
 800a2e2:	fa2f f090 	sxtb16	r0, r0, ror #8
 800a2e6:	9a03      	ldr	r2, [sp, #12]
 800a2e8:	fb24 2206 	smlad	r2, r4, r6, r2
 800a2ec:	fb20 220b 	smlad	r2, r0, fp, r2
 800a2f0:	fb24 1107 	smlad	r1, r4, r7, r1
 800a2f4:	fb20 100e 	smlad	r0, r0, lr, r1
 800a2f8:	9900      	ldr	r1, [sp, #0]
 800a2fa:	f85c 4008 	ldr.w	r4, [ip, r8]
 800a2fe:	eb01 0a08 	add.w	sl, r1, r8
 800a302:	fa2f f184 	sxtb16	r1, r4
 800a306:	fa2f f494 	sxtb16	r4, r4, ror #8
 800a30a:	fb21 9906 	smlad	r9, r1, r6, r9
 800a30e:	fb21 5507 	smlad	r5, r1, r7, r5
 800a312:	fb24 990b 	smlad	r9, r4, fp, r9
 800a316:	fb24 550e 	smlad	r5, r4, lr, r5
 800a31a:	f8d3 b040 	ldr.w	fp, [r3, #64]	@ 0x40
 800a31e:	6c5e      	ldr	r6, [r3, #68]	@ 0x44
 800a320:	f8d3 e048 	ldr.w	lr, [r3, #72]	@ 0x48
 800a324:	6cdf      	ldr	r7, [r3, #76]	@ 0x4c
 800a326:	fb21 220b 	smlad	r2, r1, fp, r2
 800a32a:	fb24 2206 	smlad	r2, r4, r6, r2
 800a32e:	fb21 010e 	smlad	r1, r1, lr, r0
 800a332:	fb24 1407 	smlad	r4, r4, r7, r1
 800a336:	f85c c018 	ldr.w	ip, [ip, r8, lsl #1]
 800a33a:	fa2f f08c 	sxtb16	r0, ip
 800a33e:	44c2      	add	sl, r8
 800a340:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800a344:	fb20 9b0b 	smlad	fp, r0, fp, r9
 800a348:	fb20 5e0e 	smlad	lr, r0, lr, r5
 800a34c:	fb2c b606 	smlad	r6, ip, r6, fp
 800a350:	fb2c e507 	smlad	r5, ip, r7, lr
 800a354:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a356:	f8d3 9054 	ldr.w	r9, [r3, #84]	@ 0x54
 800a35a:	f8d3 e058 	ldr.w	lr, [r3, #88]	@ 0x58
 800a35e:	f8d3 b05c 	ldr.w	fp, [r3, #92]	@ 0x5c
 800a362:	fb20 2201 	smlad	r2, r0, r1, r2
 800a366:	fb2c 2209 	smlad	r2, ip, r9, r2
 800a36a:	fb20 440e 	smlad	r4, r0, lr, r4
 800a36e:	fb2c 4c0b 	smlad	ip, ip, fp, r4
 800a372:	9f01      	ldr	r7, [sp, #4]
 800a374:	9800      	ldr	r0, [sp, #0]
 800a376:	eb0a 0407 	add.w	r4, sl, r7
 800a37a:	f850 0018 	ldr.w	r0, [r0, r8, lsl #1]
 800a37e:	9400      	str	r4, [sp, #0]
 800a380:	fa2f f480 	sxtb16	r4, r0
 800a384:	fa2f f090 	sxtb16	r0, r0, ror #8
 800a388:	fb24 6601 	smlad	r6, r4, r1, r6
 800a38c:	fb24 5e0e 	smlad	lr, r4, lr, r5
 800a390:	fb20 6509 	smlad	r5, r0, r9, r6
 800a394:	fb20 ee0b 	smlad	lr, r0, fp, lr
 800a398:	9800      	ldr	r0, [sp, #0]
 800a39a:	f85a 1007 	ldr.w	r1, [sl, r7]
 800a39e:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 800a3a0:	f8d3 9064 	ldr.w	r9, [r3, #100]	@ 0x64
 800a3a4:	6e9c      	ldr	r4, [r3, #104]	@ 0x68
 800a3a6:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 800a3aa:	4440      	add	r0, r8
 800a3ac:	4607      	mov	r7, r0
 800a3ae:	fa2f f081 	sxtb16	r0, r1
 800a3b2:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a3b6:	fb20 2206 	smlad	r2, r0, r6, r2
 800a3ba:	fb21 2209 	smlad	r2, r1, r9, r2
 800a3be:	fb20 cc04 	smlad	ip, r0, r4, ip
 800a3c2:	fb21 c10a 	smlad	r1, r1, sl, ip
 800a3c6:	9800      	ldr	r0, [sp, #0]
 800a3c8:	eb07 0c08 	add.w	ip, r7, r8
 800a3cc:	f850 0008 	ldr.w	r0, [r0, r8]
 800a3d0:	fa2f fb80 	sxtb16	fp, r0
 800a3d4:	fa2f f090 	sxtb16	r0, r0, ror #8
 800a3d8:	fb2b 5606 	smlad	r6, fp, r6, r5
 800a3dc:	fb2b ee04 	smlad	lr, fp, r4, lr
 800a3e0:	fb20 6909 	smlad	r9, r0, r9, r6
 800a3e4:	fb20 ea0a 	smlad	sl, r0, sl, lr
 800a3e8:	f8d3 e070 	ldr.w	lr, [r3, #112]	@ 0x70
 800a3ec:	6f5e      	ldr	r6, [r3, #116]	@ 0x74
 800a3ee:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 800a3f0:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
 800a3f2:	fb2b 220e 	smlad	r2, fp, lr, r2
 800a3f6:	fb20 2206 	smlad	r2, r0, r6, r2
 800a3fa:	fb2b 1104 	smlad	r1, fp, r4, r1
 800a3fe:	fb20 1105 	smlad	r1, r0, r5, r1
 800a402:	9800      	ldr	r0, [sp, #0]
 800a404:	44c4      	add	ip, r8
 800a406:	f850 0018 	ldr.w	r0, [r0, r8, lsl #1]
 800a40a:	fa2f fb80 	sxtb16	fp, r0
 800a40e:	fa2f f090 	sxtb16	r0, r0, ror #8
 800a412:	fb2b 990e 	smlad	r9, fp, lr, r9
 800a416:	fb2b a404 	smlad	r4, fp, r4, sl
 800a41a:	fb20 9606 	smlad	r6, r0, r6, r9
 800a41e:	fb20 4505 	smlad	r5, r0, r5, r4
 800a422:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80
 800a426:	f8d3 9084 	ldr.w	r9, [r3, #132]	@ 0x84
 800a42a:	f8d3 a088 	ldr.w	sl, [r3, #136]	@ 0x88
 800a42e:	f8d3 e08c 	ldr.w	lr, [r3, #140]	@ 0x8c
 800a432:	3390      	adds	r3, #144	@ 0x90
 800a434:	fb2b 2204 	smlad	r2, fp, r4, r2
 800a438:	fb20 2209 	smlad	r2, r0, r9, r2
 800a43c:	fb2b 110a 	smlad	r1, fp, sl, r1
 800a440:	fb20 100e 	smlad	r0, r0, lr, r1
 800a444:	9905      	ldr	r1, [sp, #20]
 800a446:	f857 7018 	ldr.w	r7, [r7, r8, lsl #1]
 800a44a:	448c      	add	ip, r1
 800a44c:	fa2f f187 	sxtb16	r1, r7
 800a450:	fa2f f797 	sxtb16	r7, r7, ror #8
 800a454:	fb21 6404 	smlad	r4, r1, r4, r6
 800a458:	fb21 510a 	smlad	r1, r1, sl, r5
 800a45c:	fb27 4909 	smlad	r9, r7, r9, r4
 800a460:	fb27 170e 	smlad	r7, r7, lr, r1
 800a464:	9902      	ldr	r1, [sp, #8]
 800a466:	9c04      	ldr	r4, [sp, #16]
 800a468:	3104      	adds	r1, #4
 800a46a:	42a1      	cmp	r1, r4
 800a46c:	9102      	str	r1, [sp, #8]
 800a46e:	f6ff aec6 	blt.w	800a1fe <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x23a>
 800a472:	e9dd 3113 	ldrd	r3, r1, [sp, #76]	@ 0x4c
 800a476:	46be      	mov	lr, r7
 800a478:	4598      	cmp	r8, r3
 800a47a:	f300 815e 	bgt.w	800a73a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x776>
 800a47e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a480:	2b00      	cmp	r3, #0
 800a482:	f000 8124 	beq.w	800a6ce <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x70a>
 800a486:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a488:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a48a:	9c07      	ldr	r4, [sp, #28]
 800a48c:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800a48e:	0113      	lsls	r3, r2, #4
 800a490:	f04f 0c00 	mov.w	ip, #0
 800a494:	fb53 c305 	smmla	r3, r3, r5, ip
 800a498:	4133      	asrs	r3, r6
 800a49a:	440b      	add	r3, r1
 800a49c:	105b      	asrs	r3, r3, #1
 800a49e:	4622      	mov	r2, r4
 800a4a0:	f303 0307 	ssat	r3, #8, r3
 800a4a4:	f802 3b02 	strb.w	r3, [r2], #2
 800a4a8:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800a4ac:	fb53 c305 	smmla	r3, r3, r5, ip
 800a4b0:	4133      	asrs	r3, r6
 800a4b2:	440b      	add	r3, r1
 800a4b4:	105b      	asrs	r3, r3, #1
 800a4b6:	f303 0307 	ssat	r3, #8, r3
 800a4ba:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800a4bc:	9f16      	ldr	r7, [sp, #88]	@ 0x58
 800a4be:	7063      	strb	r3, [r4, #1]
 800a4c0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a4c2:	0103      	lsls	r3, r0, #4
 800a4c4:	fb53 c305 	smmla	r3, r3, r5, ip
 800a4c8:	4133      	asrs	r3, r6
 800a4ca:	440b      	add	r3, r1
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	105b      	asrs	r3, r3, #1
 800a4d0:	19e1      	adds	r1, r4, r7
 800a4d2:	f303 0307 	ssat	r3, #8, r3
 800a4d6:	55e3      	strb	r3, [r4, r7]
 800a4d8:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800a4dc:	fb53 c305 	smmla	r3, r3, r5, ip
 800a4e0:	4133      	asrs	r3, r6
 800a4e2:	4403      	add	r3, r0
 800a4e4:	105b      	asrs	r3, r3, #1
 800a4e6:	f303 0307 	ssat	r3, #8, r3
 800a4ea:	704b      	strb	r3, [r1, #1]
 800a4ec:	9207      	str	r2, [sp, #28]
 800a4ee:	9a06      	ldr	r2, [sp, #24]
 800a4f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a4f2:	9b08      	ldr	r3, [sp, #32]
 800a4f4:	440a      	add	r2, r1
 800a4f6:	9206      	str	r2, [sp, #24]
 800a4f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a4fa:	3302      	adds	r3, #2
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	9308      	str	r3, [sp, #32]
 800a500:	f6ff ae70 	blt.w	800a1e4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x220>
 800a504:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 800a506:	2b00      	cmp	r3, #0
 800a508:	f040 81cc 	bne.w	800a8a4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x8e0>
 800a50c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a50e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a510:	4413      	add	r3, r2
 800a512:	931d      	str	r3, [sp, #116]	@ 0x74
 800a514:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800a516:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a518:	4413      	add	r3, r2
 800a51a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a51c:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800a51e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800a520:	4413      	add	r3, r2
 800a522:	931c      	str	r3, [sp, #112]	@ 0x70
 800a524:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a526:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800a528:	3301      	adds	r3, #1
 800a52a:	9318      	str	r3, [sp, #96]	@ 0x60
 800a52c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a52e:	4413      	add	r3, r2
 800a530:	9317      	str	r3, [sp, #92]	@ 0x5c
 800a532:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 800a534:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a536:	4293      	cmp	r3, r2
 800a538:	f73f ae3a 	bgt.w	800a1b0 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x1ec>
 800a53c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800a53e:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 800a540:	4413      	add	r3, r2
 800a542:	9334      	str	r3, [sp, #208]	@ 0xd0
 800a544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a546:	2b00      	cmp	r3, #0
 800a548:	f000 83e1 	beq.w	800ad0e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xd4a>
 800a54c:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800a54e:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800a550:	4413      	add	r3, r2
 800a552:	9331      	str	r3, [sp, #196]	@ 0xc4
 800a554:	9b5c      	ldr	r3, [sp, #368]	@ 0x170
 800a556:	b11b      	cbz	r3, 800a560 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x59c>
 800a558:	9b5b      	ldr	r3, [sp, #364]	@ 0x16c
 800a55a:	9a42      	ldr	r2, [sp, #264]	@ 0x108
 800a55c:	4413      	add	r3, r2
 800a55e:	935b      	str	r3, [sp, #364]	@ 0x16c
 800a560:	9a36      	ldr	r2, [sp, #216]	@ 0xd8
 800a562:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 800a564:	3208      	adds	r2, #8
 800a566:	9236      	str	r2, [sp, #216]	@ 0xd8
 800a568:	9a35      	ldr	r2, [sp, #212]	@ 0xd4
 800a56a:	3208      	adds	r2, #8
 800a56c:	9235      	str	r2, [sp, #212]	@ 0xd4
 800a56e:	9a40      	ldr	r2, [sp, #256]	@ 0x100
 800a570:	3304      	adds	r3, #4
 800a572:	429a      	cmp	r2, r3
 800a574:	9337      	str	r3, [sp, #220]	@ 0xdc
 800a576:	f47f ade1 	bne.w	800a13c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x178>
 800a57a:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 800a57c:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 800a57e:	fb02 3203 	mla	r2, r2, r3, r3
 800a582:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800a584:	4413      	add	r3, r2
 800a586:	932f      	str	r3, [sp, #188]	@ 0xbc
 800a588:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800a58a:	f013 0301 	ands.w	r3, r3, #1
 800a58e:	9305      	str	r3, [sp, #20]
 800a590:	f000 8099 	beq.w	800a6c6 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x702>
 800a594:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 8095 	beq.w	800a6c6 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x702>
 800a59c:	9b58      	ldr	r3, [sp, #352]	@ 0x160
 800a59e:	9951      	ldr	r1, [sp, #324]	@ 0x144
 800a5a0:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800a5a2:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800a5a6:	f8dd 909c 	ldr.w	r9, [sp, #156]	@ 0x9c
 800a5aa:	9e57      	ldr	r6, [sp, #348]	@ 0x15c
 800a5ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800a5ae:	f003 0302 	and.w	r3, r3, #2
 800a5b2:	9301      	str	r3, [sp, #4]
 800a5b4:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800a5b6:	9208      	str	r2, [sp, #32]
 800a5b8:	f103 4b80 	add.w	fp, r3, #1073741824	@ 0x40000000
 800a5bc:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800a5be:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800a5c2:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 800a5c6:	9302      	str	r3, [sp, #8]
 800a5c8:	9b50      	ldr	r3, [sp, #320]	@ 0x140
 800a5ca:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
 800a5ce:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800a5d0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a5d4:	3b01      	subs	r3, #1
 800a5d6:	eb01 0a43 	add.w	sl, r1, r3, lsl #1
 800a5da:	9924      	ldr	r1, [sp, #144]	@ 0x90
 800a5dc:	1ccb      	adds	r3, r1, #3
 800a5de:	18d3      	adds	r3, r2, r3
 800a5e0:	9307      	str	r3, [sp, #28]
 800a5e2:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800a5e4:	fb03 f301 	mul.w	r3, r3, r1
 800a5e8:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5ea:	e9cd ba03 	strd	fp, sl, [sp, #12]
 800a5ee:	1c8b      	adds	r3, r1, #2
 800a5f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	9306      	str	r3, [sp, #24]
 800a5f6:	9b01      	ldr	r3, [sp, #4]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	f000 83d6 	beq.w	800adaa <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xde6>
 800a5fe:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 83d7 	beq.w	800adb4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xdf0>
 800a606:	9b05      	ldr	r3, [sp, #20]
 800a608:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a60c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a60e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a610:	2b00      	cmp	r3, #0
 800a612:	d042      	beq.n	800a69a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x6d6>
 800a614:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 800a616:	9a06      	ldr	r2, [sp, #24]
 800a618:	f04f 0b00 	mov.w	fp, #0
 800a61c:	189f      	adds	r7, r3, r2
 800a61e:	9b02      	ldr	r3, [sp, #8]
 800a620:	f8dd e0bc 	ldr.w	lr, [sp, #188]	@ 0xbc
 800a624:	6819      	ldr	r1, [r3, #0]
 800a626:	eb07 0508 	add.w	r5, r7, r8
 800a62a:	9500      	str	r5, [sp, #0]
 800a62c:	f04f 0c03 	mov.w	ip, #3
 800a630:	f1b8 0f00 	cmp.w	r8, #0
 800a634:	463a      	mov	r2, r7
 800a636:	dd0b      	ble.n	800a650 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x68c>
 800a638:	f10e 30ff 	add.w	r0, lr, #4294967295	@ 0xffffffff
 800a63c:	f912 3b01 	ldrsb.w	r3, [r2], #1
 800a640:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 800a644:	1b9b      	subs	r3, r3, r6
 800a646:	42aa      	cmp	r2, r5
 800a648:	fb04 1103 	mla	r1, r4, r3, r1
 800a64c:	d1f6      	bne.n	800a63c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x678>
 800a64e:	44c6      	add	lr, r8
 800a650:	f1bc 0c01 	subs.w	ip, ip, #1
 800a654:	444f      	add	r7, r9
 800a656:	444d      	add	r5, r9
 800a658:	d1ea      	bne.n	800a630 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x66c>
 800a65a:	9b04      	ldr	r3, [sp, #16]
 800a65c:	9a03      	ldr	r2, [sp, #12]
 800a65e:	f9b3 0000 	ldrsh.w	r0, [r3]
 800a662:	9b5a      	ldr	r3, [sp, #360]	@ 0x168
 800a664:	6812      	ldr	r2, [r2, #0]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	3002      	adds	r0, #2
 800a66a:	0109      	lsls	r1, r1, #4
 800a66c:	fb51 c102 	smmla	r1, r1, r2, ip
 800a670:	4101      	asrs	r1, r0
 800a672:	440b      	add	r3, r1
 800a674:	105b      	asrs	r3, r3, #1
 800a676:	f303 0307 	ssat	r3, #8, r3
 800a67a:	f88a 3000 	strb.w	r3, [sl]
 800a67e:	9b01      	ldr	r3, [sp, #4]
 800a680:	2b00      	cmp	r3, #0
 800a682:	f000 838f 	beq.w	800ada4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xde0>
 800a686:	f10a 0a01 	add.w	sl, sl, #1
 800a68a:	9b00      	ldr	r3, [sp, #0]
 800a68c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a68e:	1a9f      	subs	r7, r3, r2
 800a690:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a692:	f10b 0b01 	add.w	fp, fp, #1
 800a696:	455b      	cmp	r3, fp
 800a698:	d1c1      	bne.n	800a61e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x65a>
 800a69a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a69c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a69e:	4413      	add	r3, r2
 800a6a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6a4:	9b08      	ldr	r3, [sp, #32]
 800a6a6:	4413      	add	r3, r2
 800a6a8:	9308      	str	r3, [sp, #32]
 800a6aa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6ac:	9b07      	ldr	r3, [sp, #28]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	9307      	str	r3, [sp, #28]
 800a6b2:	9b05      	ldr	r3, [sp, #20]
 800a6b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6b6:	3301      	adds	r3, #1
 800a6b8:	9305      	str	r3, [sp, #20]
 800a6ba:	9b06      	ldr	r3, [sp, #24]
 800a6bc:	444b      	add	r3, r9
 800a6be:	9306      	str	r3, [sp, #24]
 800a6c0:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	dc97      	bgt.n	800a5f6 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x632>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	b047      	add	sp, #284	@ 0x11c
 800a6ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ce:	461d      	mov	r5, r3
 800a6d0:	0113      	lsls	r3, r2, #4
 800a6d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6d4:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 800a6d6:	9c07      	ldr	r4, [sp, #28]
 800a6d8:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a6da:	9952      	ldr	r1, [sp, #328]	@ 0x148
 800a6dc:	fb53 5307 	smmla	r3, r3, r7, r5
 800a6e0:	4113      	asrs	r3, r2
 800a6e2:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 800a6e4:	4433      	add	r3, r6
 800a6e6:	105b      	asrs	r3, r3, #1
 800a6e8:	1861      	adds	r1, r4, r1
 800a6ea:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 800a6ee:	f303 0307 	ssat	r3, #8, r3
 800a6f2:	7023      	strb	r3, [r4, #0]
 800a6f4:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800a6f8:	fb53 5307 	smmla	r3, r3, r7, r5
 800a6fc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800a6fe:	413b      	asrs	r3, r7
 800a700:	4433      	add	r3, r6
 800a702:	105b      	asrs	r3, r3, #1
 800a704:	f303 0307 	ssat	r3, #8, r3
 800a708:	9f52      	ldr	r7, [sp, #328]	@ 0x148
 800a70a:	55e3      	strb	r3, [r4, r7]
 800a70c:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 800a70e:	0103      	lsls	r3, r0, #4
 800a710:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a712:	fb53 5300 	smmla	r3, r3, r0, r5
 800a716:	413b      	asrs	r3, r7
 800a718:	4433      	add	r3, r6
 800a71a:	105b      	asrs	r3, r3, #1
 800a71c:	f303 0307 	ssat	r3, #8, r3
 800a720:	7063      	strb	r3, [r4, #1]
 800a722:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800a726:	fb53 5300 	smmla	r3, r3, r0, r5
 800a72a:	413b      	asrs	r3, r7
 800a72c:	4433      	add	r3, r6
 800a72e:	105b      	asrs	r3, r3, #1
 800a730:	f303 0307 	ssat	r3, #8, r3
 800a734:	704b      	strb	r3, [r1, #1]
 800a736:	9207      	str	r2, [sp, #28]
 800a738:	e6d9      	b.n	800a4ee <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x52a>
 800a73a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f43f ae9e 	beq.w	800a47e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x4ba>
 800a742:	9c26      	ldr	r4, [sp, #152]	@ 0x98
 800a744:	190d      	adds	r5, r1, r4
 800a746:	9c01      	ldr	r4, [sp, #4]
 800a748:	f101 0324 	add.w	r3, r1, #36	@ 0x24
 800a74c:	4677      	mov	r7, lr
 800a74e:	f91c 6008 	ldrsb.w	r6, [ip, r8]
 800a752:	f933 bc24 	ldrsh.w	fp, [r3, #-36]
 800a756:	f933 ac22 	ldrsh.w	sl, [r3, #-34]
 800a75a:	f99c 1000 	ldrsb.w	r1, [ip]
 800a75e:	fb1b 9906 	smlabb	r9, fp, r6, r9
 800a762:	fb1b 2201 	smlabb	r2, fp, r1, r2
 800a766:	f933 bc20 	ldrsh.w	fp, [r3, #-32]
 800a76a:	fb1a 0101 	smlabb	r1, sl, r1, r0
 800a76e:	f91c 0018 	ldrsb.w	r0, [ip, r8, lsl #1]
 800a772:	fb1a 7706 	smlabb	r7, sl, r6, r7
 800a776:	fb1b 2206 	smlabb	r2, fp, r6, r2
 800a77a:	fb1b 9900 	smlabb	r9, fp, r0, r9
 800a77e:	eb0c 0a08 	add.w	sl, ip, r8
 800a782:	f933 bc1e 	ldrsh.w	fp, [r3, #-30]
 800a786:	f91a a018 	ldrsb.w	sl, [sl, r8, lsl #1]
 800a78a:	fb1b 1106 	smlabb	r1, fp, r6, r1
 800a78e:	fb1b 7700 	smlabb	r7, fp, r0, r7
 800a792:	eb0c 0e48 	add.w	lr, ip, r8, lsl #1
 800a796:	f933 bc1c 	ldrsh.w	fp, [r3, #-28]
 800a79a:	44c6      	add	lr, r8
 800a79c:	eb0e 0c04 	add.w	ip, lr, r4
 800a7a0:	fb1b 2200 	smlabb	r2, fp, r0, r2
 800a7a4:	fb1b 990a 	smlabb	r9, fp, sl, r9
 800a7a8:	f933 bc1a 	ldrsh.w	fp, [r3, #-26]
 800a7ac:	f91c 6008 	ldrsb.w	r6, [ip, r8]
 800a7b0:	f91e e004 	ldrsb.w	lr, [lr, r4]
 800a7b4:	fb1b 1000 	smlabb	r0, fp, r0, r1
 800a7b8:	fb1b 770a 	smlabb	r7, fp, sl, r7
 800a7bc:	f933 bc18 	ldrsh.w	fp, [r3, #-24]
 800a7c0:	eb0c 0a48 	add.w	sl, ip, r8, lsl #1
 800a7c4:	44c2      	add	sl, r8
 800a7c6:	fb1b 220e 	smlabb	r2, fp, lr, r2
 800a7ca:	fb1b 9906 	smlabb	r9, fp, r6, r9
 800a7ce:	eb0c 0108 	add.w	r1, ip, r8
 800a7d2:	f933 bc16 	ldrsh.w	fp, [r3, #-22]
 800a7d6:	f91c c018 	ldrsb.w	ip, [ip, r8, lsl #1]
 800a7da:	fb1b 0e0e 	smlabb	lr, fp, lr, r0
 800a7de:	fb1b 7706 	smlabb	r7, fp, r6, r7
 800a7e2:	f91a 0004 	ldrsb.w	r0, [sl, r4]
 800a7e6:	f911 b018 	ldrsb.w	fp, [r1, r8, lsl #1]
 800a7ea:	eb0a 0104 	add.w	r1, sl, r4
 800a7ee:	f933 ac14 	ldrsh.w	sl, [r3, #-20]
 800a7f2:	fb1a 2206 	smlabb	r2, sl, r6, r2
 800a7f6:	fb1a 990c 	smlabb	r9, sl, ip, r9
 800a7fa:	f933 ac12 	ldrsh.w	sl, [r3, #-18]
 800a7fe:	fb1a ee06 	smlabb	lr, sl, r6, lr
 800a802:	fb1a 770c 	smlabb	r7, sl, ip, r7
 800a806:	f933 6c10 	ldrsh.w	r6, [r3, #-16]
 800a80a:	f933 ac0e 	ldrsh.w	sl, [r3, #-14]
 800a80e:	fb16 220c 	smlabb	r2, r6, ip, r2
 800a812:	fb1a ee0c 	smlabb	lr, sl, ip, lr
 800a816:	fb16 990b 	smlabb	r9, r6, fp, r9
 800a81a:	fb1a 770b 	smlabb	r7, sl, fp, r7
 800a81e:	f933 6c0c 	ldrsh.w	r6, [r3, #-12]
 800a822:	f911 a008 	ldrsb.w	sl, [r1, r8]
 800a826:	fb16 2200 	smlabb	r2, r6, r0, r2
 800a82a:	fb16 990a 	smlabb	r9, r6, sl, r9
 800a82e:	f933 6c0a 	ldrsh.w	r6, [r3, #-10]
 800a832:	fb16 ee00 	smlabb	lr, r6, r0, lr
 800a836:	eb01 0008 	add.w	r0, r1, r8
 800a83a:	fb16 770a 	smlabb	r7, r6, sl, r7
 800a83e:	eb01 0c48 	add.w	ip, r1, r8, lsl #1
 800a842:	f910 6018 	ldrsb.w	r6, [r0, r8, lsl #1]
 800a846:	f911 0018 	ldrsb.w	r0, [r1, r8, lsl #1]
 800a84a:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800a84c:	44c4      	add	ip, r8
 800a84e:	448c      	add	ip, r1
 800a850:	f933 1c08 	ldrsh.w	r1, [r3, #-8]
 800a854:	fb11 9900 	smlabb	r9, r1, r0, r9
 800a858:	fb11 220a 	smlabb	r2, r1, sl, r2
 800a85c:	f933 1c06 	ldrsh.w	r1, [r3, #-6]
 800a860:	fb11 7700 	smlabb	r7, r1, r0, r7
 800a864:	fb11 ee0a 	smlabb	lr, r1, sl, lr
 800a868:	f933 1c04 	ldrsh.w	r1, [r3, #-4]
 800a86c:	3324      	adds	r3, #36	@ 0x24
 800a86e:	fb11 2200 	smlabb	r2, r1, r0, r2
 800a872:	fb11 9906 	smlabb	r9, r1, r6, r9
 800a876:	f933 1c26 	ldrsh.w	r1, [r3, #-38]
 800a87a:	429d      	cmp	r5, r3
 800a87c:	fb11 e000 	smlabb	r0, r1, r0, lr
 800a880:	fb11 7706 	smlabb	r7, r1, r6, r7
 800a884:	f47f af63 	bne.w	800a74e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x78a>
 800a888:	46be      	mov	lr, r7
 800a88a:	e5f8      	b.n	800a47e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x4ba>
 800a88c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800a88e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a890:	995b      	ldr	r1, [sp, #364]	@ 0x16c
 800a892:	4686      	mov	lr, r0
 800a894:	4691      	mov	r9, r2
 800a896:	2300      	movs	r3, #0
 800a898:	e5ee      	b.n	800a478 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x4b4>
 800a89a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a89c:	9307      	str	r3, [sp, #28]
 800a89e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800a8a0:	9325      	str	r3, [sp, #148]	@ 0x94
 800a8a2:	e491      	b.n	800a1c8 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x204>
 800a8a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a8a6:	2b01      	cmp	r3, #1
 800a8a8:	f000 8110 	beq.w	800aacc <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xb08>
 800a8ac:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800a8ae:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800a8b0:	1a9b      	subs	r3, r3, r2
 800a8b2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a8b4:	4413      	add	r3, r2
 800a8b6:	9300      	str	r3, [sp, #0]
 800a8b8:	9b04      	ldr	r3, [sp, #16]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	f340 810c 	ble.w	800aad8 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xb14>
 800a8c0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800a8c2:	9800      	ldr	r0, [sp, #0]
 800a8c4:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 800a8c8:	e9dd 650e 	ldrd	r6, r5, [sp, #56]	@ 0x38
 800a8cc:	eb00 0c03 	add.w	ip, r0, r3
 800a8d0:	9b5b      	ldr	r3, [sp, #364]	@ 0x16c
 800a8d2:	f04f 0900 	mov.w	r9, #0
 800a8d6:	6802      	ldr	r2, [r0, #0]
 800a8d8:	fa2f f182 	sxtb16	r1, r2
 800a8dc:	fa2f f292 	sxtb16	r2, r2, ror #8
 800a8e0:	681c      	ldr	r4, [r3, #0]
 800a8e2:	fb21 6604 	smlad	r6, r1, r4, r6
 800a8e6:	685c      	ldr	r4, [r3, #4]
 800a8e8:	fb22 6604 	smlad	r6, r2, r4, r6
 800a8ec:	689c      	ldr	r4, [r3, #8]
 800a8ee:	fb21 5504 	smlad	r5, r1, r4, r5
 800a8f2:	68d9      	ldr	r1, [r3, #12]
 800a8f4:	fb22 5501 	smlad	r5, r2, r1, r5
 800a8f8:	f850 2008 	ldr.w	r2, [r0, r8]
 800a8fc:	fa2f f182 	sxtb16	r1, r2
 800a900:	fa2f f292 	sxtb16	r2, r2, ror #8
 800a904:	691c      	ldr	r4, [r3, #16]
 800a906:	fb21 6604 	smlad	r6, r1, r4, r6
 800a90a:	695c      	ldr	r4, [r3, #20]
 800a90c:	fb22 6404 	smlad	r4, r2, r4, r6
 800a910:	699e      	ldr	r6, [r3, #24]
 800a912:	fb21 5506 	smlad	r5, r1, r6, r5
 800a916:	69d9      	ldr	r1, [r3, #28]
 800a918:	fb22 5201 	smlad	r2, r2, r1, r5
 800a91c:	f850 100b 	ldr.w	r1, [r0, fp]
 800a920:	fa2f f581 	sxtb16	r5, r1
 800a924:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a928:	6a1e      	ldr	r6, [r3, #32]
 800a92a:	fb25 4406 	smlad	r4, r5, r6, r4
 800a92e:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 800a930:	fb21 4406 	smlad	r4, r1, r6, r4
 800a934:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 800a936:	fb25 2206 	smlad	r2, r5, r6, r2
 800a93a:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 800a93c:	fb21 2105 	smlad	r1, r1, r5, r2
 800a940:	f8dc 2000 	ldr.w	r2, [ip]
 800a944:	fa2f f582 	sxtb16	r5, r2
 800a948:	fa2f f292 	sxtb16	r2, r2, ror #8
 800a94c:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 800a94e:	fb25 4406 	smlad	r4, r5, r6, r4
 800a952:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 800a954:	fb22 4406 	smlad	r4, r2, r6, r4
 800a958:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 800a95a:	fb25 1106 	smlad	r1, r5, r6, r1
 800a95e:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 800a960:	fb22 1205 	smlad	r2, r2, r5, r1
 800a964:	9922      	ldr	r1, [sp, #136]	@ 0x88
 800a966:	5809      	ldr	r1, [r1, r0]
 800a968:	fa2f f581 	sxtb16	r5, r1
 800a96c:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a970:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 800a972:	fb25 4406 	smlad	r4, r5, r6, r4
 800a976:	6c5e      	ldr	r6, [r3, #68]	@ 0x44
 800a978:	fb21 4406 	smlad	r4, r1, r6, r4
 800a97c:	6c9e      	ldr	r6, [r3, #72]	@ 0x48
 800a97e:	fb25 2206 	smlad	r2, r5, r6, r2
 800a982:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
 800a984:	fb21 2105 	smlad	r1, r1, r5, r2
 800a988:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a98a:	5812      	ldr	r2, [r2, r0]
 800a98c:	fa2f f582 	sxtb16	r5, r2
 800a990:	fa2f f292 	sxtb16	r2, r2, ror #8
 800a994:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
 800a996:	fb25 4406 	smlad	r4, r5, r6, r4
 800a99a:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800a99c:	fb22 4406 	smlad	r4, r2, r6, r4
 800a9a0:	6d9e      	ldr	r6, [r3, #88]	@ 0x58
 800a9a2:	fb25 1106 	smlad	r1, r5, r6, r1
 800a9a6:	6ddd      	ldr	r5, [r3, #92]	@ 0x5c
 800a9a8:	fb22 1205 	smlad	r2, r2, r5, r1
 800a9ac:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a9ae:	5809      	ldr	r1, [r1, r0]
 800a9b0:	fa2f f581 	sxtb16	r5, r1
 800a9b4:	fa2f f191 	sxtb16	r1, r1, ror #8
 800a9b8:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 800a9ba:	fb25 4406 	smlad	r4, r5, r6, r4
 800a9be:	6e5f      	ldr	r7, [r3, #100]	@ 0x64
 800a9c0:	fb21 4407 	smlad	r4, r1, r7, r4
 800a9c4:	6e9e      	ldr	r6, [r3, #104]	@ 0x68
 800a9c6:	fb25 2206 	smlad	r2, r5, r6, r2
 800a9ca:	6edd      	ldr	r5, [r3, #108]	@ 0x6c
 800a9cc:	fb21 2105 	smlad	r1, r1, r5, r2
 800a9d0:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a9d2:	f852 200c 	ldr.w	r2, [r2, ip]
 800a9d6:	fa2f f582 	sxtb16	r5, r2
 800a9da:	fa2f f292 	sxtb16	r2, r2, ror #8
 800a9de:	6f1f      	ldr	r7, [r3, #112]	@ 0x70
 800a9e0:	fb25 4407 	smlad	r4, r5, r7, r4
 800a9e4:	6f5f      	ldr	r7, [r3, #116]	@ 0x74
 800a9e6:	fb22 4707 	smlad	r7, r2, r7, r4
 800a9ea:	6f9c      	ldr	r4, [r3, #120]	@ 0x78
 800a9ec:	fb25 1104 	smlad	r1, r5, r4, r1
 800a9f0:	6fdc      	ldr	r4, [r3, #124]	@ 0x7c
 800a9f2:	fb22 1204 	smlad	r2, r2, r4, r1
 800a9f6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800a9f8:	f8d3 6080 	ldr.w	r6, [r3, #128]	@ 0x80
 800a9fc:	f8d3 5084 	ldr.w	r5, [r3, #132]	@ 0x84
 800aa00:	f8d3 a088 	ldr.w	sl, [r3, #136]	@ 0x88
 800aa04:	f8d3 e08c 	ldr.w	lr, [r3, #140]	@ 0x8c
 800aa08:	4408      	add	r0, r1
 800aa0a:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 800aa0c:	3390      	adds	r3, #144	@ 0x90
 800aa0e:	f851 400c 	ldr.w	r4, [r1, ip]
 800aa12:	fa2f f184 	sxtb16	r1, r4
 800aa16:	fa2f f494 	sxtb16	r4, r4, ror #8
 800aa1a:	fb21 7606 	smlad	r6, r1, r6, r7
 800aa1e:	fb24 6605 	smlad	r6, r4, r5, r6
 800aa22:	fb21 220a 	smlad	r2, r1, sl, r2
 800aa26:	fb24 250e 	smlad	r5, r4, lr, r2
 800aa2a:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aa2c:	4494      	add	ip, r2
 800aa2e:	9a04      	ldr	r2, [sp, #16]
 800aa30:	f109 0904 	add.w	r9, r9, #4
 800aa34:	4591      	cmp	r9, r2
 800aa36:	f6ff af4e 	blt.w	800a8d6 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x912>
 800aa3a:	9b00      	ldr	r3, [sp, #0]
 800aa3c:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800aa3e:	4413      	add	r3, r2
 800aa40:	9300      	str	r3, [sp, #0]
 800aa42:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800aa46:	4590      	cmp	r8, r2
 800aa48:	dc4c      	bgt.n	800aae4 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xb20>
 800aa4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa4c:	b313      	cbz	r3, 800aa94 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xad0>
 800aa4e:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800aa50:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aa52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa54:	3202      	adds	r2, #2
 800aa56:	0136      	lsls	r6, r6, #4
 800aa58:	2400      	movs	r4, #0
 800aa5a:	fb56 4303 	smmla	r3, r6, r3, r4
 800aa5e:	4113      	asrs	r3, r2
 800aa60:	440b      	add	r3, r1
 800aa62:	105b      	asrs	r3, r3, #1
 800aa64:	f303 0307 	ssat	r3, #8, r3
 800aa68:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800aa6a:	9807      	ldr	r0, [sp, #28]
 800aa6c:	3202      	adds	r2, #2
 800aa6e:	7003      	strb	r3, [r0, #0]
 800aa70:	012d      	lsls	r5, r5, #4
 800aa72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aa74:	fb55 4303 	smmla	r3, r5, r3, r4
 800aa78:	4113      	asrs	r3, r2
 800aa7a:	440b      	add	r3, r1
 800aa7c:	105b      	asrs	r3, r3, #1
 800aa7e:	f303 0307 	ssat	r3, #8, r3
 800aa82:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aa84:	5483      	strb	r3, [r0, r2]
 800aa86:	e541      	b.n	800a50c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x548>
 800aa88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aa8a:	9307      	str	r3, [sp, #28]
 800aa8c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800aa8e:	9325      	str	r3, [sp, #148]	@ 0x94
 800aa90:	f7ff bb9a 	b.w	800a1c8 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x204>
 800aa94:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 800aa96:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800aa98:	3202      	adds	r2, #2
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	0136      	lsls	r6, r6, #4
 800aa9e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aaa0:	fb56 1303 	smmla	r3, r6, r3, r1
 800aaa4:	4113      	asrs	r3, r2
 800aaa6:	4403      	add	r3, r0
 800aaa8:	105b      	asrs	r3, r3, #1
 800aaaa:	f303 0307 	ssat	r3, #8, r3
 800aaae:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800aab0:	9c07      	ldr	r4, [sp, #28]
 800aab2:	3202      	adds	r2, #2
 800aab4:	7023      	strb	r3, [r4, #0]
 800aab6:	012d      	lsls	r5, r5, #4
 800aab8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aaba:	fb55 1303 	smmla	r3, r5, r3, r1
 800aabe:	4113      	asrs	r3, r2
 800aac0:	4403      	add	r3, r0
 800aac2:	105b      	asrs	r3, r3, #1
 800aac4:	f303 0307 	ssat	r3, #8, r3
 800aac8:	7063      	strb	r3, [r4, #1]
 800aaca:	e51f      	b.n	800a50c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x548>
 800aacc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aace:	9300      	str	r3, [sp, #0]
 800aad0:	9b04      	ldr	r3, [sp, #16]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	f73f aef4 	bgt.w	800a8c0 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x8fc>
 800aad8:	2200      	movs	r2, #0
 800aada:	4590      	cmp	r8, r2
 800aadc:	e9dd 650e 	ldrd	r6, r5, [sp, #56]	@ 0x38
 800aae0:	9b5b      	ldr	r3, [sp, #364]	@ 0x16c
 800aae2:	ddb2      	ble.n	800aa4a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xa86>
 800aae4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aae6:	2a00      	cmp	r2, #0
 800aae8:	d0af      	beq.n	800aa4a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xa86>
 800aaea:	9800      	ldr	r0, [sp, #0]
 800aaec:	8819      	ldrh	r1, [r3, #0]
 800aaee:	f990 2000 	ldrsb.w	r2, [r0]
 800aaf2:	fb11 6602 	smlabb	r6, r1, r2, r6
 800aaf6:	8859      	ldrh	r1, [r3, #2]
 800aaf8:	fb11 5c02 	smlabb	ip, r1, r2, r5
 800aafc:	f910 1008 	ldrsb.w	r1, [r0, r8]
 800ab00:	f910 5018 	ldrsb.w	r5, [r0, r8, lsl #1]
 800ab04:	eb00 0248 	add.w	r2, r0, r8, lsl #1
 800ab08:	8898      	ldrh	r0, [r3, #4]
 800ab0a:	fb10 6701 	smlabb	r7, r0, r1, r6
 800ab0e:	88d8      	ldrh	r0, [r3, #6]
 800ab10:	fb10 c001 	smlabb	r0, r0, r1, ip
 800ab14:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ab16:	1854      	adds	r4, r2, r1
 800ab18:	5656      	ldrsb	r6, [r2, r1]
 800ab1a:	895a      	ldrh	r2, [r3, #10]
 800ab1c:	8919      	ldrh	r1, [r3, #8]
 800ab1e:	fb12 0205 	smlabb	r2, r2, r5, r0
 800ab22:	8998      	ldrh	r0, [r3, #12]
 800ab24:	fb11 7105 	smlabb	r1, r1, r5, r7
 800ab28:	fb10 1706 	smlabb	r7, r0, r6, r1
 800ab2c:	89d9      	ldrh	r1, [r3, #14]
 800ab2e:	8a18      	ldrh	r0, [r3, #16]
 800ab30:	f914 5018 	ldrsb.w	r5, [r4, r8, lsl #1]
 800ab34:	fb11 2606 	smlabb	r6, r1, r6, r2
 800ab38:	f914 1008 	ldrsb.w	r1, [r4, r8]
 800ab3c:	fb10 7701 	smlabb	r7, r0, r1, r7
 800ab40:	8a58      	ldrh	r0, [r3, #18]
 800ab42:	eb04 0248 	add.w	r2, r4, r8, lsl #1
 800ab46:	fb10 6001 	smlabb	r0, r0, r1, r6
 800ab4a:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ab4c:	1854      	adds	r4, r2, r1
 800ab4e:	5656      	ldrsb	r6, [r2, r1]
 800ab50:	8ada      	ldrh	r2, [r3, #22]
 800ab52:	8a99      	ldrh	r1, [r3, #20]
 800ab54:	fb12 0205 	smlabb	r2, r2, r5, r0
 800ab58:	8b18      	ldrh	r0, [r3, #24]
 800ab5a:	fb11 7105 	smlabb	r1, r1, r5, r7
 800ab5e:	fb10 1006 	smlabb	r0, r0, r6, r1
 800ab62:	8b59      	ldrh	r1, [r3, #26]
 800ab64:	8c5d      	ldrh	r5, [r3, #34]	@ 0x22
 800ab66:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800ab68:	fb11 2606 	smlabb	r6, r1, r6, r2
 800ab6c:	f914 2008 	ldrsb.w	r2, [r4, r8]
 800ab70:	8b99      	ldrh	r1, [r3, #28]
 800ab72:	fb11 0002 	smlabb	r0, r1, r2, r0
 800ab76:	8bd9      	ldrh	r1, [r3, #30]
 800ab78:	fb11 6102 	smlabb	r1, r1, r2, r6
 800ab7c:	f914 2018 	ldrsb.w	r2, [r4, r8, lsl #1]
 800ab80:	8c1e      	ldrh	r6, [r3, #32]
 800ab82:	fb15 1502 	smlabb	r5, r5, r2, r1
 800ab86:	fb16 0602 	smlabb	r6, r6, r2, r0
 800ab8a:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800ab8c:	eb04 0448 	add.w	r4, r4, r8, lsl #1
 800ab90:	2f01      	cmp	r7, #1
 800ab92:	eb04 0002 	add.w	r0, r4, r2
 800ab96:	f43f af58 	beq.w	800aa4a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xa86>
 800ab9a:	56a2      	ldrsb	r2, [r4, r2]
 800ab9c:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 800ab9e:	fb11 6602 	smlabb	r6, r1, r2, r6
 800aba2:	8cd9      	ldrh	r1, [r3, #38]	@ 0x26
 800aba4:	fb11 5c02 	smlabb	ip, r1, r2, r5
 800aba8:	f910 1008 	ldrsb.w	r1, [r0, r8]
 800abac:	f910 5018 	ldrsb.w	r5, [r0, r8, lsl #1]
 800abb0:	eb00 0248 	add.w	r2, r0, r8, lsl #1
 800abb4:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
 800abb6:	fb10 6701 	smlabb	r7, r0, r1, r6
 800abba:	8d58      	ldrh	r0, [r3, #42]	@ 0x2a
 800abbc:	fb10 c001 	smlabb	r0, r0, r1, ip
 800abc0:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800abc2:	1854      	adds	r4, r2, r1
 800abc4:	5656      	ldrsb	r6, [r2, r1]
 800abc6:	8dda      	ldrh	r2, [r3, #46]	@ 0x2e
 800abc8:	8d99      	ldrh	r1, [r3, #44]	@ 0x2c
 800abca:	fb12 0205 	smlabb	r2, r2, r5, r0
 800abce:	8e18      	ldrh	r0, [r3, #48]	@ 0x30
 800abd0:	fb11 7105 	smlabb	r1, r1, r5, r7
 800abd4:	fb10 1706 	smlabb	r7, r0, r6, r1
 800abd8:	8e59      	ldrh	r1, [r3, #50]	@ 0x32
 800abda:	8e98      	ldrh	r0, [r3, #52]	@ 0x34
 800abdc:	f914 5018 	ldrsb.w	r5, [r4, r8, lsl #1]
 800abe0:	fb11 2606 	smlabb	r6, r1, r6, r2
 800abe4:	f914 1008 	ldrsb.w	r1, [r4, r8]
 800abe8:	fb10 7701 	smlabb	r7, r0, r1, r7
 800abec:	8ed8      	ldrh	r0, [r3, #54]	@ 0x36
 800abee:	eb04 0248 	add.w	r2, r4, r8, lsl #1
 800abf2:	fb10 6001 	smlabb	r0, r0, r1, r6
 800abf6:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800abf8:	1854      	adds	r4, r2, r1
 800abfa:	5656      	ldrsb	r6, [r2, r1]
 800abfc:	8f5a      	ldrh	r2, [r3, #58]	@ 0x3a
 800abfe:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
 800ac00:	fb12 0205 	smlabb	r2, r2, r5, r0
 800ac04:	8f98      	ldrh	r0, [r3, #60]	@ 0x3c
 800ac06:	fb11 7105 	smlabb	r1, r1, r5, r7
 800ac0a:	fb10 1006 	smlabb	r0, r0, r6, r1
 800ac0e:	8fd9      	ldrh	r1, [r3, #62]	@ 0x3e
 800ac10:	f8b3 5046 	ldrh.w	r5, [r3, #70]	@ 0x46
 800ac14:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800ac16:	fb11 2606 	smlabb	r6, r1, r6, r2
 800ac1a:	f914 2008 	ldrsb.w	r2, [r4, r8]
 800ac1e:	f8b3 1040 	ldrh.w	r1, [r3, #64]	@ 0x40
 800ac22:	fb11 0002 	smlabb	r0, r1, r2, r0
 800ac26:	f8b3 1042 	ldrh.w	r1, [r3, #66]	@ 0x42
 800ac2a:	fb11 6102 	smlabb	r1, r1, r2, r6
 800ac2e:	f914 2018 	ldrsb.w	r2, [r4, r8, lsl #1]
 800ac32:	f8b3 6044 	ldrh.w	r6, [r3, #68]	@ 0x44
 800ac36:	fb15 1502 	smlabb	r5, r5, r2, r1
 800ac3a:	fb16 0602 	smlabb	r6, r6, r2, r0
 800ac3e:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800ac40:	eb04 0448 	add.w	r4, r4, r8, lsl #1
 800ac44:	2f03      	cmp	r7, #3
 800ac46:	eb04 0002 	add.w	r0, r4, r2
 800ac4a:	f47f aefe 	bne.w	800aa4a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xa86>
 800ac4e:	56a2      	ldrsb	r2, [r4, r2]
 800ac50:	f8b3 1048 	ldrh.w	r1, [r3, #72]	@ 0x48
 800ac54:	fb11 6602 	smlabb	r6, r1, r2, r6
 800ac58:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 800ac5c:	fb11 5c02 	smlabb	ip, r1, r2, r5
 800ac60:	f910 1008 	ldrsb.w	r1, [r0, r8]
 800ac64:	f910 5018 	ldrsb.w	r5, [r0, r8, lsl #1]
 800ac68:	eb00 0248 	add.w	r2, r0, r8, lsl #1
 800ac6c:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 800ac70:	fb10 6701 	smlabb	r7, r0, r1, r6
 800ac74:	f8b3 004e 	ldrh.w	r0, [r3, #78]	@ 0x4e
 800ac78:	fb10 c001 	smlabb	r0, r0, r1, ip
 800ac7c:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800ac7e:	1854      	adds	r4, r2, r1
 800ac80:	5656      	ldrsb	r6, [r2, r1]
 800ac82:	f8b3 2052 	ldrh.w	r2, [r3, #82]	@ 0x52
 800ac86:	f8b3 1050 	ldrh.w	r1, [r3, #80]	@ 0x50
 800ac8a:	fb12 0205 	smlabb	r2, r2, r5, r0
 800ac8e:	f8b3 0054 	ldrh.w	r0, [r3, #84]	@ 0x54
 800ac92:	fb11 7105 	smlabb	r1, r1, r5, r7
 800ac96:	fb10 1506 	smlabb	r5, r0, r6, r1
 800ac9a:	f8b3 1056 	ldrh.w	r1, [r3, #86]	@ 0x56
 800ac9e:	f8b3 0058 	ldrh.w	r0, [r3, #88]	@ 0x58
 800aca2:	fb11 2606 	smlabb	r6, r1, r6, r2
 800aca6:	f914 1008 	ldrsb.w	r1, [r4, r8]
 800acaa:	fb10 5701 	smlabb	r7, r0, r1, r5
 800acae:	f8b3 005a 	ldrh.w	r0, [r3, #90]	@ 0x5a
 800acb2:	eb04 0248 	add.w	r2, r4, r8, lsl #1
 800acb6:	fb10 6001 	smlabb	r0, r0, r1, r6
 800acba:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 800acbc:	f914 4018 	ldrsb.w	r4, [r4, r8, lsl #1]
 800acc0:	5655      	ldrsb	r5, [r2, r1]
 800acc2:	1856      	adds	r6, r2, r1
 800acc4:	f8b3 205e 	ldrh.w	r2, [r3, #94]	@ 0x5e
 800acc8:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 800accc:	f916 c018 	ldrsb.w	ip, [r6, r8, lsl #1]
 800acd0:	fb12 0204 	smlabb	r2, r2, r4, r0
 800acd4:	f8b3 0060 	ldrh.w	r0, [r3, #96]	@ 0x60
 800acd8:	fb11 7104 	smlabb	r1, r1, r4, r7
 800acdc:	fb10 1005 	smlabb	r0, r0, r5, r1
 800ace0:	f8b3 1062 	ldrh.w	r1, [r3, #98]	@ 0x62
 800ace4:	fb11 2405 	smlabb	r4, r1, r5, r2
 800ace8:	f916 2008 	ldrsb.w	r2, [r6, r8]
 800acec:	f8b3 5066 	ldrh.w	r5, [r3, #102]	@ 0x66
 800acf0:	f8b3 1064 	ldrh.w	r1, [r3, #100]	@ 0x64
 800acf4:	f8b3 6068 	ldrh.w	r6, [r3, #104]	@ 0x68
 800acf8:	fb11 0102 	smlabb	r1, r1, r2, r0
 800acfc:	fb15 4202 	smlabb	r2, r5, r2, r4
 800ad00:	f8b3 506a 	ldrh.w	r5, [r3, #106]	@ 0x6a
 800ad04:	fb16 160c 	smlabb	r6, r6, ip, r1
 800ad08:	fb15 250c 	smlabb	r5, r5, ip, r2
 800ad0c:	e69d      	b.n	800aa4a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xa86>
 800ad0e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800ad10:	3302      	adds	r3, #2
 800ad12:	9331      	str	r3, [sp, #196]	@ 0xc4
 800ad14:	e41e      	b.n	800a554 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x590>
 800ad16:	9838      	ldr	r0, [sp, #224]	@ 0xe0
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d050      	beq.n	800adbe <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xdfa>
 800ad1c:	9a5b      	ldr	r2, [sp, #364]	@ 0x16c
 800ad1e:	2300      	movs	r3, #0
 800ad20:	f102 0110 	add.w	r1, r2, #16
 800ad24:	461a      	mov	r2, r3
 800ad26:	f931 4c10 	ldrsh.w	r4, [r1, #-16]
 800ad2a:	1b12      	subs	r2, r2, r4
 800ad2c:	f931 4c08 	ldrsh.w	r4, [r1, #-8]
 800ad30:	1b1b      	subs	r3, r3, r4
 800ad32:	f931 4c0e 	ldrsh.w	r4, [r1, #-14]
 800ad36:	1b12      	subs	r2, r2, r4
 800ad38:	f931 4c06 	ldrsh.w	r4, [r1, #-6]
 800ad3c:	1b1b      	subs	r3, r3, r4
 800ad3e:	f931 4c0c 	ldrsh.w	r4, [r1, #-12]
 800ad42:	1b12      	subs	r2, r2, r4
 800ad44:	f931 4c04 	ldrsh.w	r4, [r1, #-4]
 800ad48:	1b1b      	subs	r3, r3, r4
 800ad4a:	f931 4c0a 	ldrsh.w	r4, [r1, #-10]
 800ad4e:	1b12      	subs	r2, r2, r4
 800ad50:	f931 4c02 	ldrsh.w	r4, [r1, #-2]
 800ad54:	3801      	subs	r0, #1
 800ad56:	eba3 0304 	sub.w	r3, r3, r4
 800ad5a:	f101 0110 	add.w	r1, r1, #16
 800ad5e:	d1e2      	bne.n	800ad26 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xd62>
 800ad60:	995b      	ldr	r1, [sp, #364]	@ 0x16c
 800ad62:	9843      	ldr	r0, [sp, #268]	@ 0x10c
 800ad64:	4401      	add	r1, r0
 800ad66:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ad68:	b158      	cbz	r0, 800ad82 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xdbe>
 800ad6a:	3104      	adds	r1, #4
 800ad6c:	f931 4c04 	ldrsh.w	r4, [r1, #-4]
 800ad70:	1b12      	subs	r2, r2, r4
 800ad72:	f931 4c02 	ldrsh.w	r4, [r1, #-2]
 800ad76:	3801      	subs	r0, #1
 800ad78:	eba3 0304 	sub.w	r3, r3, r4
 800ad7c:	f101 0104 	add.w	r1, r1, #4
 800ad80:	d1f4      	bne.n	800ad6c <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xda8>
 800ad82:	9957      	ldr	r1, [sp, #348]	@ 0x15c
 800ad84:	fb01 f202 	mul.w	r2, r1, r2
 800ad88:	fb01 f303 	mul.w	r3, r1, r3
 800ad8c:	f7ff b9ef 	b.w	800a16e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x1aa>
 800ad90:	9834      	ldr	r0, [sp, #208]	@ 0xd0
 800ad92:	9c3a      	ldr	r4, [sp, #232]	@ 0xe8
 800ad94:	9a5b      	ldr	r2, [sp, #364]	@ 0x16c
 800ad96:	4601      	mov	r1, r0
 800ad98:	4643      	mov	r3, r8
 800ad9a:	4421      	add	r1, r4
 800ad9c:	f7fe ff28 	bl	8009bf0 <weights_2channels_prefetch_3x3>
 800ada0:	f7ff b9e0 	b.w	800a164 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x1a0>
 800ada4:	9b52      	ldr	r3, [sp, #328]	@ 0x148
 800ada6:	449a      	add	sl, r3
 800ada8:	e46f      	b.n	800a68a <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x6c6>
 800adaa:	9b05      	ldr	r3, [sp, #20]
 800adac:	f8dd a020 	ldr.w	sl, [sp, #32]
 800adb0:	930a      	str	r3, [sp, #40]	@ 0x28
 800adb2:	e42c      	b.n	800a60e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x64a>
 800adb4:	9b05      	ldr	r3, [sp, #20]
 800adb6:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800adba:	930a      	str	r3, [sp, #40]	@ 0x28
 800adbc:	e427      	b.n	800a60e <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0x64a>
 800adbe:	995b      	ldr	r1, [sp, #364]	@ 0x16c
 800adc0:	4602      	mov	r2, r0
 800adc2:	4603      	mov	r3, r0
 800adc4:	e7cf      	b.n	800ad66 <st_sssa8_ch_nn_mat_mult_conv2d_3x3_nt_t+0xda2>
 800adc6:	bf00      	nop

0800adc8 <st_int8_avepool>:
 800adc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adcc:	b097      	sub	sp, #92	@ 0x5c
 800adce:	4699      	mov	r9, r3
 800add0:	9100      	str	r1, [sp, #0]
 800add2:	f8bd 1094 	ldrh.w	r1, [sp, #148]	@ 0x94
 800add6:	9111      	str	r1, [sp, #68]	@ 0x44
 800add8:	f8bd 1098 	ldrh.w	r1, [sp, #152]	@ 0x98
 800addc:	f8bd 3084 	ldrh.w	r3, [sp, #132]	@ 0x84
 800ade0:	9112      	str	r1, [sp, #72]	@ 0x48
 800ade2:	f8bd 109c 	ldrh.w	r1, [sp, #156]	@ 0x9c
 800ade6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ade8:	4692      	mov	sl, r2
 800adea:	f8bd 3088 	ldrh.w	r3, [sp, #136]	@ 0x88
 800adee:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	@ 0xa0
 800adf2:	9105      	str	r1, [sp, #20]
 800adf4:	f99d 10a4 	ldrsb.w	r1, [sp, #164]	@ 0xa4
 800adf8:	f8bd 4080 	ldrh.w	r4, [sp, #128]	@ 0x80
 800adfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800adfe:	9103      	str	r1, [sp, #12]
 800ae00:	f8bd 308c 	ldrh.w	r3, [sp, #140]	@ 0x8c
 800ae04:	f99d 10a8 	ldrsb.w	r1, [sp, #168]	@ 0xa8
 800ae08:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae0a:	eec0 6a20 	vdiv.f32	s13, s0, s1
 800ae0e:	f8bd 3090 	ldrh.w	r3, [sp, #144]	@ 0x90
 800ae12:	9404      	str	r4, [sp, #16]
 800ae14:	9213      	str	r2, [sp, #76]	@ 0x4c
 800ae16:	9102      	str	r1, [sp, #8]
 800ae18:	2a00      	cmp	r2, #0
 800ae1a:	f000 80aa 	beq.w	800af72 <st_int8_avepool+0x1aa>
 800ae1e:	2c01      	cmp	r4, #1
 800ae20:	4683      	mov	fp, r0
 800ae22:	f040 80dd 	bne.w	800afe0 <st_int8_avepool+0x218>
 800ae26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ae28:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 800afd8 <st_int8_avepool+0x210>
 800ae2c:	eddf 3a6b 	vldr	s7, [pc, #428]	@ 800afdc <st_int8_avepool+0x214>
 800ae30:	1ad3      	subs	r3, r2, r3
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	9301      	str	r3, [sp, #4]
 800ae36:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	@ 0x3c
 800ae3a:	1ad2      	subs	r2, r2, r3
 800ae3c:	425b      	negs	r3, r3
 800ae3e:	b29b      	uxth	r3, r3
 800ae40:	920d      	str	r2, [sp, #52]	@ 0x34
 800ae42:	2200      	movs	r2, #0
 800ae44:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae46:	4613      	mov	r3, r2
 800ae48:	9905      	ldr	r1, [sp, #20]
 800ae4a:	2900      	cmp	r1, #0
 800ae4c:	f000 80c0 	beq.w	800afd0 <st_int8_avepool+0x208>
 800ae50:	b292      	uxth	r2, r2
 800ae52:	9207      	str	r2, [sp, #28]
 800ae54:	9a05      	ldr	r2, [sp, #20]
 800ae56:	eddd 7a03 	vldr	s15, [sp, #12]
 800ae5a:	fb03 f302 	mul.w	r3, r3, r2
 800ae5e:	9308      	str	r3, [sp, #32]
 800ae60:	9a01      	ldr	r2, [sp, #4]
 800ae62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	b21b      	sxth	r3, r3
 800ae68:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 800ae6c:	eddd 7a02 	vldr	s15, [sp, #8]
 800ae70:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae72:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae74:	9304      	str	r3, [sp, #16]
 800ae76:	2100      	movs	r1, #0
 800ae78:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 800ae7c:	9306      	str	r3, [sp, #24]
 800ae7e:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 800ae82:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800ae86:	b216      	sxth	r6, r2
 800ae88:	4688      	mov	r8, r1
 800ae8a:	b28b      	uxth	r3, r1
 800ae8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae90:	9b08      	ldr	r3, [sp, #32]
 800ae92:	f9bd 4010 	ldrsh.w	r4, [sp, #16]
 800ae96:	f9bd 1018 	ldrsh.w	r1, [sp, #24]
 800ae9a:	42b2      	cmp	r2, r6
 800ae9c:	4498      	add	r8, r3
 800ae9e:	f280 8083 	bge.w	800afa8 <st_int8_avepool+0x1e0>
 800aea2:	2700      	movs	r7, #0
 800aea4:	46bc      	mov	ip, r7
 800aea6:	ea01 70e1 	and.w	r0, r1, r1, asr #31
 800aeaa:	428c      	cmp	r4, r1
 800aeac:	da13      	bge.n	800aed6 <st_int8_avepool+0x10e>
 800aeae:	2a00      	cmp	r2, #0
 800aeb0:	fb0a f502 	mul.w	r5, sl, r2
 800aeb4:	db0f      	blt.n	800aed6 <st_int8_avepool+0x10e>
 800aeb6:	454a      	cmp	r2, r9
 800aeb8:	da0d      	bge.n	800aed6 <st_int8_avepool+0x10e>
 800aeba:	2c00      	cmp	r4, #0
 800aebc:	4623      	mov	r3, r4
 800aebe:	db5b      	blt.n	800af78 <st_int8_avepool+0x1b0>
 800aec0:	445d      	add	r5, fp
 800aec2:	459a      	cmp	sl, r3
 800aec4:	dd03      	ble.n	800aece <st_int8_avepool+0x106>
 800aec6:	f915 e003 	ldrsb.w	lr, [r5, r3]
 800aeca:	3701      	adds	r7, #1
 800aecc:	44f4      	add	ip, lr
 800aece:	3301      	adds	r3, #1
 800aed0:	b21b      	sxth	r3, r3
 800aed2:	428b      	cmp	r3, r1
 800aed4:	dbf5      	blt.n	800aec2 <st_int8_avepool+0xfa>
 800aed6:	3201      	adds	r2, #1
 800aed8:	b212      	sxth	r2, r2
 800aeda:	42b2      	cmp	r2, r6
 800aedc:	dbe5      	blt.n	800aeaa <st_int8_avepool+0xe2>
 800aede:	eeb4 0a60 	vcmp.f32	s0, s1
 800aee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aee6:	d103      	bne.n	800aef0 <st_int8_avepool+0x128>
 800aee8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d04e      	beq.n	800af8e <st_int8_avepool+0x1c6>
 800aef0:	ee07 ca90 	vmov	s15, ip
 800aef4:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 800aef8:	ee07 7a90 	vmov	s15, r7
 800aefc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af00:	ee84 7a27 	vdiv.f32	s14, s8, s15
 800af04:	ee37 7a64 	vsub.f32	s14, s14, s9
 800af08:	eef0 7a45 	vmov.f32	s15, s10
 800af0c:	eee7 7a26 	vfma.f32	s15, s14, s13
 800af10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800af14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af18:	bfb4      	ite	lt
 800af1a:	eeb0 7a46 	vmovlt.f32	s14, s12
 800af1e:	eeb0 7a65 	vmovge.f32	s14, s11
 800af22:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af2a:	ee17 3a90 	vmov	r3, s15
 800af2e:	f303 0307 	ssat	r3, #8, r3
 800af32:	9a00      	ldr	r2, [sp, #0]
 800af34:	f802 3008 	strb.w	r3, [r2, r8]
 800af38:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800af3a:	9b06      	ldr	r3, [sp, #24]
 800af3c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af3e:	9a04      	ldr	r2, [sp, #16]
 800af40:	4403      	add	r3, r0
 800af42:	b29b      	uxth	r3, r3
 800af44:	3101      	adds	r1, #1
 800af46:	9306      	str	r3, [sp, #24]
 800af48:	9b05      	ldr	r3, [sp, #20]
 800af4a:	b209      	sxth	r1, r1
 800af4c:	4402      	add	r2, r0
 800af4e:	b292      	uxth	r2, r2
 800af50:	4299      	cmp	r1, r3
 800af52:	9204      	str	r2, [sp, #16]
 800af54:	4688      	mov	r8, r1
 800af56:	db98      	blt.n	800ae8a <st_int8_avepool+0xc2>
 800af58:	9b01      	ldr	r3, [sp, #4]
 800af5a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800af5c:	9a07      	ldr	r2, [sp, #28]
 800af5e:	440b      	add	r3, r1
 800af60:	3201      	adds	r2, #1
 800af62:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800af64:	b212      	sxth	r2, r2
 800af66:	b29b      	uxth	r3, r3
 800af68:	4291      	cmp	r1, r2
 800af6a:	9301      	str	r3, [sp, #4]
 800af6c:	4613      	mov	r3, r2
 800af6e:	f73f af6b 	bgt.w	800ae48 <st_int8_avepool+0x80>
 800af72:	b017      	add	sp, #92	@ 0x5c
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	3301      	adds	r3, #1
 800af7a:	b21b      	sxth	r3, r3
 800af7c:	4298      	cmp	r0, r3
 800af7e:	dcfb      	bgt.n	800af78 <st_int8_avepool+0x1b0>
 800af80:	4299      	cmp	r1, r3
 800af82:	dc9d      	bgt.n	800aec0 <st_int8_avepool+0xf8>
 800af84:	3201      	adds	r2, #1
 800af86:	b212      	sxth	r2, r2
 800af88:	42b2      	cmp	r2, r6
 800af8a:	db8e      	blt.n	800aeaa <st_int8_avepool+0xe2>
 800af8c:	e7a7      	b.n	800aede <st_int8_avepool+0x116>
 800af8e:	f1bc 0f00 	cmp.w	ip, #0
 800af92:	db16      	blt.n	800afc2 <st_int8_avepool+0x1fa>
 800af94:	eb0c 0c67 	add.w	ip, ip, r7, asr #1
 800af98:	fbbc fcf7 	udiv	ip, ip, r7
 800af9c:	f30c 0c07 	ssat	ip, #8, ip
 800afa0:	9b00      	ldr	r3, [sp, #0]
 800afa2:	f803 c008 	strb.w	ip, [r3, r8]
 800afa6:	e7c7      	b.n	800af38 <st_int8_avepool+0x170>
 800afa8:	eeb4 0a60 	vcmp.f32	s0, s1
 800afac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afb0:	d104      	bne.n	800afbc <st_int8_avepool+0x1f4>
 800afb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afb6:	4293      	cmp	r3, r2
 800afb8:	f000 8103 	beq.w	800b1c2 <st_int8_avepool+0x3fa>
 800afbc:	eeb0 7a63 	vmov.f32	s14, s7
 800afc0:	e7a0      	b.n	800af04 <st_int8_avepool+0x13c>
 800afc2:	eb07 73d7 	add.w	r3, r7, r7, lsr #31
 800afc6:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 800afca:	fb93 fcf7 	sdiv	ip, r3, r7
 800afce:	e7e5      	b.n	800af9c <st_int8_avepool+0x1d4>
 800afd0:	b293      	uxth	r3, r2
 800afd2:	9307      	str	r3, [sp, #28]
 800afd4:	e7c0      	b.n	800af58 <st_int8_avepool+0x190>
 800afd6:	bf00      	nop
 800afd8:	befffffc 	.word	0xbefffffc
 800afdc:	7fc00000 	.word	0x7fc00000
 800afe0:	425b      	negs	r3, r3
 800afe2:	9905      	ldr	r1, [sp, #20]
 800afe4:	ed1f 5a04 	vldr	s10, [pc, #-16]	@ 800afd8 <st_int8_avepool+0x210>
 800afe8:	ed5f 5a04 	vldr	s11, [pc, #-16]	@ 800afdc <st_int8_avepool+0x214>
 800afec:	9014      	str	r0, [sp, #80]	@ 0x50
 800afee:	b29b      	uxth	r3, r3
 800aff0:	2200      	movs	r2, #0
 800aff2:	930a      	str	r3, [sp, #40]	@ 0x28
 800aff4:	46d3      	mov	fp, sl
 800aff6:	4613      	mov	r3, r2
 800aff8:	46ca      	mov	sl, r9
 800affa:	2900      	cmp	r1, #0
 800affc:	f000 80b9 	beq.w	800b172 <st_int8_avepool+0x3aa>
 800b000:	b292      	uxth	r2, r2
 800b002:	920e      	str	r2, [sp, #56]	@ 0x38
 800b004:	9a05      	ldr	r2, [sp, #20]
 800b006:	eddd 7a03 	vldr	s15, [sp, #12]
 800b00a:	fb03 f302 	mul.w	r3, r3, r2
 800b00e:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b010:	9315      	str	r3, [sp, #84]	@ 0x54
 800b012:	4253      	negs	r3, r2
 800b014:	b29b      	uxth	r3, r3
 800b016:	9308      	str	r3, [sp, #32]
 800b018:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b01a:	1a9b      	subs	r3, r3, r2
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b020:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800b024:	4413      	add	r3, r2
 800b026:	fa0f f983 	sxth.w	r9, r3
 800b02a:	f04f 0800 	mov.w	r8, #0
 800b02e:	b213      	sxth	r3, r2
 800b030:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 800b034:	930c      	str	r3, [sp, #48]	@ 0x30
 800b036:	4643      	mov	r3, r8
 800b038:	9a04      	ldr	r2, [sp, #16]
 800b03a:	2a00      	cmp	r2, #0
 800b03c:	f000 80bd 	beq.w	800b1ba <st_int8_avepool+0x3f2>
 800b040:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b042:	f9bd 1024 	ldrsh.w	r1, [sp, #36]	@ 0x24
 800b046:	f9bd 4020 	ldrsh.w	r4, [sp, #32]
 800b04a:	4413      	add	r3, r2
 800b04c:	fa1f f288 	uxth.w	r2, r8
 800b050:	920d      	str	r2, [sp, #52]	@ 0x34
 800b052:	9a04      	ldr	r2, [sp, #16]
 800b054:	f04f 0e00 	mov.w	lr, #0
 800b058:	fb02 f303 	mul.w	r3, r2, r3
 800b05c:	9307      	str	r3, [sp, #28]
 800b05e:	46f0      	mov	r8, lr
 800b060:	ea01 70e1 	and.w	r0, r1, r1, asr #31
 800b064:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b066:	454a      	cmp	r2, r9
 800b068:	f280 8094 	bge.w	800b194 <st_int8_avepool+0x3cc>
 800b06c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b06e:	2500      	movs	r5, #0
 800b070:	4443      	add	r3, r8
 800b072:	462e      	mov	r6, r5
 800b074:	9306      	str	r3, [sp, #24]
 800b076:	428c      	cmp	r4, r1
 800b078:	da1a      	bge.n	800b0b0 <st_int8_avepool+0x2e8>
 800b07a:	2a00      	cmp	r2, #0
 800b07c:	fb02 f70b 	mul.w	r7, r2, fp
 800b080:	db16      	blt.n	800b0b0 <st_int8_avepool+0x2e8>
 800b082:	4552      	cmp	r2, sl
 800b084:	da14      	bge.n	800b0b0 <st_int8_avepool+0x2e8>
 800b086:	2c00      	cmp	r4, #0
 800b088:	4623      	mov	r3, r4
 800b08a:	db75      	blt.n	800b178 <st_int8_avepool+0x3b0>
 800b08c:	9701      	str	r7, [sp, #4]
 800b08e:	459b      	cmp	fp, r3
 800b090:	dd0a      	ble.n	800b0a8 <st_int8_avepool+0x2e0>
 800b092:	9f01      	ldr	r7, [sp, #4]
 800b094:	eb07 0c03 	add.w	ip, r7, r3
 800b098:	9f04      	ldr	r7, [sp, #16]
 800b09a:	fb07 fc0c 	mul.w	ip, r7, ip
 800b09e:	9f06      	ldr	r7, [sp, #24]
 800b0a0:	f917 c00c 	ldrsb.w	ip, [r7, ip]
 800b0a4:	3501      	adds	r5, #1
 800b0a6:	4466      	add	r6, ip
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	b21b      	sxth	r3, r3
 800b0ac:	428b      	cmp	r3, r1
 800b0ae:	dbee      	blt.n	800b08e <st_int8_avepool+0x2c6>
 800b0b0:	3201      	adds	r2, #1
 800b0b2:	b212      	sxth	r2, r2
 800b0b4:	454a      	cmp	r2, r9
 800b0b6:	dbde      	blt.n	800b076 <st_int8_avepool+0x2ae>
 800b0b8:	eeb4 0a60 	vcmp.f32	s0, s1
 800b0bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0c0:	d103      	bne.n	800b0ca <st_int8_avepool+0x302>
 800b0c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d05d      	beq.n	800b186 <st_int8_avepool+0x3be>
 800b0ca:	ee07 6a90 	vmov	s15, r6
 800b0ce:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800b0d2:	ee07 5a90 	vmov	s15, r5
 800b0d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b0da:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800b0de:	ed9d 7a02 	vldr	s14, [sp, #8]
 800b0e2:	ee37 6ae4 	vsub.f32	s12, s15, s9
 800b0e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800b0ea:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b0ee:	eea6 7a26 	vfma.f32	s14, s12, s13
 800b0f2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800b0f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0fa:	bfb8      	it	lt
 800b0fc:	eef0 7a45 	vmovlt.f32	s15, s10
 800b100:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b104:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b108:	ee17 3a90 	vmov	r3, s15
 800b10c:	f303 0307 	ssat	r3, #8, r3
 800b110:	9a00      	ldr	r2, [sp, #0]
 800b112:	9d07      	ldr	r5, [sp, #28]
 800b114:	442a      	add	r2, r5
 800b116:	f10e 0e01 	add.w	lr, lr, #1
 800b11a:	f802 3008 	strb.w	r3, [r2, r8]
 800b11e:	9b04      	ldr	r3, [sp, #16]
 800b120:	fa0f fe8e 	sxth.w	lr, lr
 800b124:	459e      	cmp	lr, r3
 800b126:	46f0      	mov	r8, lr
 800b128:	db9c      	blt.n	800b064 <st_int8_avepool+0x29c>
 800b12a:	9a08      	ldr	r2, [sp, #32]
 800b12c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b12e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b130:	440a      	add	r2, r1
 800b132:	f103 0801 	add.w	r8, r3, #1
 800b136:	b292      	uxth	r2, r2
 800b138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b13a:	9208      	str	r2, [sp, #32]
 800b13c:	9a05      	ldr	r2, [sp, #20]
 800b13e:	fa0f f888 	sxth.w	r8, r8
 800b142:	440b      	add	r3, r1
 800b144:	b29b      	uxth	r3, r3
 800b146:	4590      	cmp	r8, r2
 800b148:	9309      	str	r3, [sp, #36]	@ 0x24
 800b14a:	4643      	mov	r3, r8
 800b14c:	f6ff af74 	blt.w	800b038 <st_int8_avepool+0x270>
 800b150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b152:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800b154:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b156:	440b      	add	r3, r1
 800b158:	3201      	adds	r2, #1
 800b15a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b15c:	b212      	sxth	r2, r2
 800b15e:	b29b      	uxth	r3, r3
 800b160:	4291      	cmp	r1, r2
 800b162:	930a      	str	r3, [sp, #40]	@ 0x28
 800b164:	4613      	mov	r3, r2
 800b166:	f77f af04 	ble.w	800af72 <st_int8_avepool+0x1aa>
 800b16a:	9905      	ldr	r1, [sp, #20]
 800b16c:	2900      	cmp	r1, #0
 800b16e:	f47f af47 	bne.w	800b000 <st_int8_avepool+0x238>
 800b172:	b293      	uxth	r3, r2
 800b174:	930e      	str	r3, [sp, #56]	@ 0x38
 800b176:	e7eb      	b.n	800b150 <st_int8_avepool+0x388>
 800b178:	3301      	adds	r3, #1
 800b17a:	b21b      	sxth	r3, r3
 800b17c:	4298      	cmp	r0, r3
 800b17e:	dcfb      	bgt.n	800b178 <st_int8_avepool+0x3b0>
 800b180:	428b      	cmp	r3, r1
 800b182:	db83      	blt.n	800b08c <st_int8_avepool+0x2c4>
 800b184:	e794      	b.n	800b0b0 <st_int8_avepool+0x2e8>
 800b186:	2e00      	cmp	r6, #0
 800b188:	db10      	blt.n	800b1ac <st_int8_avepool+0x3e4>
 800b18a:	eb06 0665 	add.w	r6, r6, r5, asr #1
 800b18e:	fbb6 f3f5 	udiv	r3, r6, r5
 800b192:	e7bb      	b.n	800b10c <st_int8_avepool+0x344>
 800b194:	eeb4 0a60 	vcmp.f32	s0, s1
 800b198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b19c:	d103      	bne.n	800b1a6 <st_int8_avepool+0x3de>
 800b19e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1a2:	4293      	cmp	r3, r2
 800b1a4:	d00d      	beq.n	800b1c2 <st_int8_avepool+0x3fa>
 800b1a6:	eef0 7a65 	vmov.f32	s15, s11
 800b1aa:	e798      	b.n	800b0de <st_int8_avepool+0x316>
 800b1ac:	eb05 73d5 	add.w	r3, r5, r5, lsr #31
 800b1b0:	eba6 0363 	sub.w	r3, r6, r3, asr #1
 800b1b4:	fb93 f3f5 	sdiv	r3, r3, r5
 800b1b8:	e7a8      	b.n	800b10c <st_int8_avepool+0x344>
 800b1ba:	fa1f f388 	uxth.w	r3, r8
 800b1be:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1c0:	e7b3      	b.n	800b12a <st_int8_avepool+0x362>
 800b1c2:	deff      	udf	#255	@ 0xff

0800b1c4 <arm_fill_q15>:
 800b1c4:	b510      	push	{r4, lr}
 800b1c6:	eac0 4400 	pkhbt	r4, r0, r0, lsl #16
 800b1ca:	ea5f 0e92 	movs.w	lr, r2, lsr #2
 800b1ce:	d013      	beq.n	800b1f8 <arm_fill_q15+0x34>
 800b1d0:	f10e 33ff 	add.w	r3, lr, #4294967295	@ 0xffffffff
 800b1d4:	2b09      	cmp	r3, #9
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	d919      	bls.n	800b20e <arm_fill_q15+0x4a>
 800b1da:	f011 0f07 	tst.w	r1, #7
 800b1de:	d116      	bne.n	800b20e <arm_fill_q15+0x4a>
 800b1e0:	f04f 0c00 	mov.w	ip, #0
 800b1e4:	f10c 0c01 	add.w	ip, ip, #1
 800b1e8:	45e6      	cmp	lr, ip
 800b1ea:	e9c3 4400 	strd	r4, r4, [r3]
 800b1ee:	f103 0308 	add.w	r3, r3, #8
 800b1f2:	d1f7      	bne.n	800b1e4 <arm_fill_q15+0x20>
 800b1f4:	eb01 01ce 	add.w	r1, r1, lr, lsl #3
 800b1f8:	f012 0203 	ands.w	r2, r2, #3
 800b1fc:	d006      	beq.n	800b20c <arm_fill_q15+0x48>
 800b1fe:	3a01      	subs	r2, #1
 800b200:	8008      	strh	r0, [r1, #0]
 800b202:	d003      	beq.n	800b20c <arm_fill_q15+0x48>
 800b204:	2a01      	cmp	r2, #1
 800b206:	8048      	strh	r0, [r1, #2]
 800b208:	bf18      	it	ne
 800b20a:	8088      	strhne	r0, [r1, #4]
 800b20c:	bd10      	pop	{r4, pc}
 800b20e:	46f4      	mov	ip, lr
 800b210:	f1bc 0c01 	subs.w	ip, ip, #1
 800b214:	601c      	str	r4, [r3, #0]
 800b216:	605c      	str	r4, [r3, #4]
 800b218:	f103 0308 	add.w	r3, r3, #8
 800b21c:	d1f8      	bne.n	800b210 <arm_fill_q15+0x4c>
 800b21e:	e7e9      	b.n	800b1f4 <arm_fill_q15+0x30>

0800b220 <ai_array_to_buffer_fmt>:
 800b220:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800b224:	2b02      	cmp	r3, #2
 800b226:	d050      	beq.n	800b2ca <ai_array_to_buffer_fmt+0xaa>
 800b228:	4b2a      	ldr	r3, [pc, #168]	@ (800b2d4 <ai_array_to_buffer_fmt+0xb4>)
 800b22a:	f020 427e 	bic.w	r2, r0, #4261412864	@ 0xfe000000
 800b22e:	429a      	cmp	r2, r3
 800b230:	d00b      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b232:	dc1c      	bgt.n	800b26e <ai_array_to_buffer_fmt+0x4e>
 800b234:	4b28      	ldr	r3, [pc, #160]	@ (800b2d8 <ai_array_to_buffer_fmt+0xb8>)
 800b236:	429a      	cmp	r2, r3
 800b238:	d007      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b23a:	dd0b      	ble.n	800b254 <ai_array_to_buffer_fmt+0x34>
 800b23c:	4b27      	ldr	r3, [pc, #156]	@ (800b2dc <ai_array_to_buffer_fmt+0xbc>)
 800b23e:	429a      	cmp	r2, r3
 800b240:	d003      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b242:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 800b246:	429a      	cmp	r2, r3
 800b248:	d131      	bne.n	800b2ae <ai_array_to_buffer_fmt+0x8e>
 800b24a:	4613      	mov	r3, r2
 800b24c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b250:	4318      	orrs	r0, r3
 800b252:	4770      	bx	lr
 800b254:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800b258:	429a      	cmp	r2, r3
 800b25a:	d0f6      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b25c:	dd2c      	ble.n	800b2b8 <ai_array_to_buffer_fmt+0x98>
 800b25e:	4b20      	ldr	r3, [pc, #128]	@ (800b2e0 <ai_array_to_buffer_fmt+0xc0>)
 800b260:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b264:	429a      	cmp	r2, r3
 800b266:	bf18      	it	ne
 800b268:	2340      	movne	r3, #64	@ 0x40
 800b26a:	4318      	orrs	r0, r3
 800b26c:	4770      	bx	lr
 800b26e:	4b1d      	ldr	r3, [pc, #116]	@ (800b2e4 <ai_array_to_buffer_fmt+0xc4>)
 800b270:	429a      	cmp	r2, r3
 800b272:	d0ea      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b274:	dd0e      	ble.n	800b294 <ai_array_to_buffer_fmt+0x74>
 800b276:	4b1c      	ldr	r3, [pc, #112]	@ (800b2e8 <ai_array_to_buffer_fmt+0xc8>)
 800b278:	429a      	cmp	r2, r3
 800b27a:	d0e6      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b27c:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 800b280:	429a      	cmp	r2, r3
 800b282:	d0e2      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b284:	4b19      	ldr	r3, [pc, #100]	@ (800b2ec <ai_array_to_buffer_fmt+0xcc>)
 800b286:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800b28a:	429a      	cmp	r2, r3
 800b28c:	bf18      	it	ne
 800b28e:	2340      	movne	r3, #64	@ 0x40
 800b290:	4318      	orrs	r0, r3
 800b292:	4770      	bx	lr
 800b294:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800b298:	429a      	cmp	r2, r3
 800b29a:	d0d6      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b29c:	3307      	adds	r3, #7
 800b29e:	429a      	cmp	r2, r3
 800b2a0:	d0d3      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b2a2:	f2a3 3387 	subw	r3, r3, #903	@ 0x387
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	bf18      	it	ne
 800b2aa:	2340      	movne	r3, #64	@ 0x40
 800b2ac:	e7ce      	b.n	800b24c <ai_array_to_buffer_fmt+0x2c>
 800b2ae:	4b10      	ldr	r3, [pc, #64]	@ (800b2f0 <ai_array_to_buffer_fmt+0xd0>)
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	bf18      	it	ne
 800b2b4:	2340      	movne	r3, #64	@ 0x40
 800b2b6:	e7c9      	b.n	800b24c <ai_array_to_buffer_fmt+0x2c>
 800b2b8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d0c4      	beq.n	800b24a <ai_array_to_buffer_fmt+0x2a>
 800b2c0:	3380      	adds	r3, #128	@ 0x80
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	bf18      	it	ne
 800b2c6:	2340      	movne	r3, #64	@ 0x40
 800b2c8:	e7c0      	b.n	800b24c <ai_array_to_buffer_fmt+0x2c>
 800b2ca:	4b0a      	ldr	r3, [pc, #40]	@ (800b2f4 <ai_array_to_buffer_fmt+0xd4>)
 800b2cc:	4003      	ands	r3, r0
 800b2ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b2d2:	e7bb      	b.n	800b24c <ai_array_to_buffer_fmt+0x2c>
 800b2d4:	00840040 	.word	0x00840040
 800b2d8:	00040840 	.word	0x00040840
 800b2dc:	00041040 	.word	0x00041040
 800b2e0:	00040447 	.word	0x00040447
 800b2e4:	00840840 	.word	0x00840840
 800b2e8:	00841040 	.word	0x00841040
 800b2ec:	0084084f 	.word	0x0084084f
 800b2f0:	0004084f 	.word	0x0004084f
 800b2f4:	00803fff 	.word	0x00803fff

0800b2f8 <ai_array_get_byte_size>:
 800b2f8:	b319      	cbz	r1, 800b342 <ai_array_get_byte_size+0x4a>
 800b2fa:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800b2fe:	fb03 f101 	mul.w	r1, r3, r1
 800b302:	3107      	adds	r1, #7
 800b304:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800b308:	f021 0307 	bic.w	r3, r1, #7
 800b30c:	2a04      	cmp	r2, #4
 800b30e:	f3c0 5141 	ubfx	r1, r0, #21, #2
 800b312:	fa23 f101 	lsr.w	r1, r3, r1
 800b316:	ea4f 10e0 	mov.w	r0, r0, asr #7
 800b31a:	d00b      	beq.n	800b334 <ai_array_get_byte_size+0x3c>
 800b31c:	2a08      	cmp	r2, #8
 800b31e:	d002      	beq.n	800b326 <ai_array_get_byte_size+0x2e>
 800b320:	3107      	adds	r1, #7
 800b322:	08c8      	lsrs	r0, r1, #3
 800b324:	4770      	bx	lr
 800b326:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 800b32a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800b32e:	3107      	adds	r1, #7
 800b330:	08c8      	lsrs	r0, r1, #3
 800b332:	4770      	bx	lr
 800b334:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 800b338:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800b33c:	3107      	adds	r1, #7
 800b33e:	08c8      	lsrs	r0, r1, #3
 800b340:	4770      	bx	lr
 800b342:	4608      	mov	r0, r1
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop

0800b348 <ai_array_get_data_byte_size>:
 800b348:	b169      	cbz	r1, 800b366 <ai_array_get_data_byte_size+0x1e>
 800b34a:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 800b34e:	fb02 f101 	mul.w	r1, r2, r1
 800b352:	1dcb      	adds	r3, r1, #7
 800b354:	f023 0307 	bic.w	r3, r3, #7
 800b358:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800b35c:	fa23 f000 	lsr.w	r0, r3, r0
 800b360:	3007      	adds	r0, #7
 800b362:	08c0      	lsrs	r0, r0, #3
 800b364:	4770      	bx	lr
 800b366:	4608      	mov	r0, r1
 800b368:	4770      	bx	lr
 800b36a:	bf00      	nop

0800b36c <ai_version_get>:
 800b36c:	0212      	lsls	r2, r2, #8
 800b36e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800b372:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800b376:	4770      	bx	lr

0800b378 <get_tensor_byte_size>:
 800b378:	b410      	push	{r4}
 800b37a:	6983      	ldr	r3, [r0, #24]
 800b37c:	68c4      	ldr	r4, [r0, #12]
 800b37e:	6941      	ldr	r1, [r0, #20]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	68e0      	ldr	r0, [r4, #12]
 800b384:	4a07      	ldr	r2, [pc, #28]	@ (800b3a4 <get_tensor_byte_size+0x2c>)
 800b386:	68c9      	ldr	r1, [r1, #12]
 800b388:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b38c:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800b390:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b394:	fb01 f000 	mul.w	r0, r1, r0
 800b398:	4293      	cmp	r3, r2
 800b39a:	bf04      	itt	eq
 800b39c:	3007      	addeq	r0, #7
 800b39e:	08c0      	lsreq	r0, r0, #3
 800b3a0:	4770      	bx	lr
 800b3a2:	bf00      	nop
 800b3a4:	000400c0 	.word	0x000400c0

0800b3a8 <core_tensor_clone>:
 800b3a8:	680b      	ldr	r3, [r1, #0]
 800b3aa:	6003      	str	r3, [r0, #0]
 800b3ac:	684b      	ldr	r3, [r1, #4]
 800b3ae:	6043      	str	r3, [r0, #4]
 800b3b0:	698b      	ldr	r3, [r1, #24]
 800b3b2:	6183      	str	r3, [r0, #24]
 800b3b4:	688b      	ldr	r3, [r1, #8]
 800b3b6:	6882      	ldr	r2, [r0, #8]
 800b3b8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800b3bc:	f363 221f 	bfi	r2, r3, #8, #24
 800b3c0:	b410      	push	{r4}
 800b3c2:	6082      	str	r2, [r0, #8]
 800b3c4:	b15b      	cbz	r3, 800b3de <core_tensor_clone+0x36>
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	68cc      	ldr	r4, [r1, #12]
 800b3ca:	68c2      	ldr	r2, [r0, #12]
 800b3cc:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800b3d0:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800b3d4:	6882      	ldr	r2, [r0, #8]
 800b3d6:	3301      	adds	r3, #1
 800b3d8:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800b3dc:	d3f4      	bcc.n	800b3c8 <core_tensor_clone+0x20>
 800b3de:	690b      	ldr	r3, [r1, #16]
 800b3e0:	6902      	ldr	r2, [r0, #16]
 800b3e2:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800b3e6:	f363 221f 	bfi	r2, r3, #8, #24
 800b3ea:	6102      	str	r2, [r0, #16]
 800b3ec:	b15b      	cbz	r3, 800b406 <core_tensor_clone+0x5e>
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	694c      	ldr	r4, [r1, #20]
 800b3f2:	6942      	ldr	r2, [r0, #20]
 800b3f4:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800b3f8:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800b3fc:	6902      	ldr	r2, [r0, #16]
 800b3fe:	3301      	adds	r3, #1
 800b400:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800b404:	d3f4      	bcc.n	800b3f0 <core_tensor_clone+0x48>
 800b406:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <core_array_clone>:
 800b40c:	4684      	mov	ip, r0
 800b40e:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 800b410:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop

0800b418 <__cvt>:
 800b418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b41c:	ec57 6b10 	vmov	r6, r7, d0
 800b420:	2f00      	cmp	r7, #0
 800b422:	460c      	mov	r4, r1
 800b424:	4619      	mov	r1, r3
 800b426:	463b      	mov	r3, r7
 800b428:	bfbb      	ittet	lt
 800b42a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b42e:	461f      	movlt	r7, r3
 800b430:	2300      	movge	r3, #0
 800b432:	232d      	movlt	r3, #45	@ 0x2d
 800b434:	700b      	strb	r3, [r1, #0]
 800b436:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b438:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b43c:	4691      	mov	r9, r2
 800b43e:	f023 0820 	bic.w	r8, r3, #32
 800b442:	bfbc      	itt	lt
 800b444:	4632      	movlt	r2, r6
 800b446:	4616      	movlt	r6, r2
 800b448:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b44c:	d005      	beq.n	800b45a <__cvt+0x42>
 800b44e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b452:	d100      	bne.n	800b456 <__cvt+0x3e>
 800b454:	3401      	adds	r4, #1
 800b456:	2102      	movs	r1, #2
 800b458:	e000      	b.n	800b45c <__cvt+0x44>
 800b45a:	2103      	movs	r1, #3
 800b45c:	ab03      	add	r3, sp, #12
 800b45e:	9301      	str	r3, [sp, #4]
 800b460:	ab02      	add	r3, sp, #8
 800b462:	9300      	str	r3, [sp, #0]
 800b464:	ec47 6b10 	vmov	d0, r6, r7
 800b468:	4653      	mov	r3, sl
 800b46a:	4622      	mov	r2, r4
 800b46c:	f000 ff5c 	bl	800c328 <_dtoa_r>
 800b470:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b474:	4605      	mov	r5, r0
 800b476:	d119      	bne.n	800b4ac <__cvt+0x94>
 800b478:	f019 0f01 	tst.w	r9, #1
 800b47c:	d00e      	beq.n	800b49c <__cvt+0x84>
 800b47e:	eb00 0904 	add.w	r9, r0, r4
 800b482:	2200      	movs	r2, #0
 800b484:	2300      	movs	r3, #0
 800b486:	4630      	mov	r0, r6
 800b488:	4639      	mov	r1, r7
 800b48a:	f7f5 fb1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b48e:	b108      	cbz	r0, 800b494 <__cvt+0x7c>
 800b490:	f8cd 900c 	str.w	r9, [sp, #12]
 800b494:	2230      	movs	r2, #48	@ 0x30
 800b496:	9b03      	ldr	r3, [sp, #12]
 800b498:	454b      	cmp	r3, r9
 800b49a:	d31e      	bcc.n	800b4da <__cvt+0xc2>
 800b49c:	9b03      	ldr	r3, [sp, #12]
 800b49e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4a0:	1b5b      	subs	r3, r3, r5
 800b4a2:	4628      	mov	r0, r5
 800b4a4:	6013      	str	r3, [r2, #0]
 800b4a6:	b004      	add	sp, #16
 800b4a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b4b0:	eb00 0904 	add.w	r9, r0, r4
 800b4b4:	d1e5      	bne.n	800b482 <__cvt+0x6a>
 800b4b6:	7803      	ldrb	r3, [r0, #0]
 800b4b8:	2b30      	cmp	r3, #48	@ 0x30
 800b4ba:	d10a      	bne.n	800b4d2 <__cvt+0xba>
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2300      	movs	r3, #0
 800b4c0:	4630      	mov	r0, r6
 800b4c2:	4639      	mov	r1, r7
 800b4c4:	f7f5 fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4c8:	b918      	cbnz	r0, 800b4d2 <__cvt+0xba>
 800b4ca:	f1c4 0401 	rsb	r4, r4, #1
 800b4ce:	f8ca 4000 	str.w	r4, [sl]
 800b4d2:	f8da 3000 	ldr.w	r3, [sl]
 800b4d6:	4499      	add	r9, r3
 800b4d8:	e7d3      	b.n	800b482 <__cvt+0x6a>
 800b4da:	1c59      	adds	r1, r3, #1
 800b4dc:	9103      	str	r1, [sp, #12]
 800b4de:	701a      	strb	r2, [r3, #0]
 800b4e0:	e7d9      	b.n	800b496 <__cvt+0x7e>

0800b4e2 <__exponent>:
 800b4e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4e4:	2900      	cmp	r1, #0
 800b4e6:	bfba      	itte	lt
 800b4e8:	4249      	neglt	r1, r1
 800b4ea:	232d      	movlt	r3, #45	@ 0x2d
 800b4ec:	232b      	movge	r3, #43	@ 0x2b
 800b4ee:	2909      	cmp	r1, #9
 800b4f0:	7002      	strb	r2, [r0, #0]
 800b4f2:	7043      	strb	r3, [r0, #1]
 800b4f4:	dd29      	ble.n	800b54a <__exponent+0x68>
 800b4f6:	f10d 0307 	add.w	r3, sp, #7
 800b4fa:	461d      	mov	r5, r3
 800b4fc:	270a      	movs	r7, #10
 800b4fe:	461a      	mov	r2, r3
 800b500:	fbb1 f6f7 	udiv	r6, r1, r7
 800b504:	fb07 1416 	mls	r4, r7, r6, r1
 800b508:	3430      	adds	r4, #48	@ 0x30
 800b50a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b50e:	460c      	mov	r4, r1
 800b510:	2c63      	cmp	r4, #99	@ 0x63
 800b512:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b516:	4631      	mov	r1, r6
 800b518:	dcf1      	bgt.n	800b4fe <__exponent+0x1c>
 800b51a:	3130      	adds	r1, #48	@ 0x30
 800b51c:	1e94      	subs	r4, r2, #2
 800b51e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b522:	1c41      	adds	r1, r0, #1
 800b524:	4623      	mov	r3, r4
 800b526:	42ab      	cmp	r3, r5
 800b528:	d30a      	bcc.n	800b540 <__exponent+0x5e>
 800b52a:	f10d 0309 	add.w	r3, sp, #9
 800b52e:	1a9b      	subs	r3, r3, r2
 800b530:	42ac      	cmp	r4, r5
 800b532:	bf88      	it	hi
 800b534:	2300      	movhi	r3, #0
 800b536:	3302      	adds	r3, #2
 800b538:	4403      	add	r3, r0
 800b53a:	1a18      	subs	r0, r3, r0
 800b53c:	b003      	add	sp, #12
 800b53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b540:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b544:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b548:	e7ed      	b.n	800b526 <__exponent+0x44>
 800b54a:	2330      	movs	r3, #48	@ 0x30
 800b54c:	3130      	adds	r1, #48	@ 0x30
 800b54e:	7083      	strb	r3, [r0, #2]
 800b550:	70c1      	strb	r1, [r0, #3]
 800b552:	1d03      	adds	r3, r0, #4
 800b554:	e7f1      	b.n	800b53a <__exponent+0x58>
	...

0800b558 <_printf_float>:
 800b558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b55c:	b08d      	sub	sp, #52	@ 0x34
 800b55e:	460c      	mov	r4, r1
 800b560:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b564:	4616      	mov	r6, r2
 800b566:	461f      	mov	r7, r3
 800b568:	4605      	mov	r5, r0
 800b56a:	f000 fe43 	bl	800c1f4 <_localeconv_r>
 800b56e:	6803      	ldr	r3, [r0, #0]
 800b570:	9304      	str	r3, [sp, #16]
 800b572:	4618      	mov	r0, r3
 800b574:	f7f4 fe7c 	bl	8000270 <strlen>
 800b578:	2300      	movs	r3, #0
 800b57a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b57c:	f8d8 3000 	ldr.w	r3, [r8]
 800b580:	9005      	str	r0, [sp, #20]
 800b582:	3307      	adds	r3, #7
 800b584:	f023 0307 	bic.w	r3, r3, #7
 800b588:	f103 0208 	add.w	r2, r3, #8
 800b58c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b590:	f8d4 b000 	ldr.w	fp, [r4]
 800b594:	f8c8 2000 	str.w	r2, [r8]
 800b598:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b59c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b5a0:	9307      	str	r3, [sp, #28]
 800b5a2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b5a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b5aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5ae:	4b9c      	ldr	r3, [pc, #624]	@ (800b820 <_printf_float+0x2c8>)
 800b5b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b5b4:	f7f5 faba 	bl	8000b2c <__aeabi_dcmpun>
 800b5b8:	bb70      	cbnz	r0, 800b618 <_printf_float+0xc0>
 800b5ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b5be:	4b98      	ldr	r3, [pc, #608]	@ (800b820 <_printf_float+0x2c8>)
 800b5c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b5c4:	f7f5 fa94 	bl	8000af0 <__aeabi_dcmple>
 800b5c8:	bb30      	cbnz	r0, 800b618 <_printf_float+0xc0>
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	4640      	mov	r0, r8
 800b5d0:	4649      	mov	r1, r9
 800b5d2:	f7f5 fa83 	bl	8000adc <__aeabi_dcmplt>
 800b5d6:	b110      	cbz	r0, 800b5de <_printf_float+0x86>
 800b5d8:	232d      	movs	r3, #45	@ 0x2d
 800b5da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5de:	4a91      	ldr	r2, [pc, #580]	@ (800b824 <_printf_float+0x2cc>)
 800b5e0:	4b91      	ldr	r3, [pc, #580]	@ (800b828 <_printf_float+0x2d0>)
 800b5e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b5e6:	bf8c      	ite	hi
 800b5e8:	4690      	movhi	r8, r2
 800b5ea:	4698      	movls	r8, r3
 800b5ec:	2303      	movs	r3, #3
 800b5ee:	6123      	str	r3, [r4, #16]
 800b5f0:	f02b 0304 	bic.w	r3, fp, #4
 800b5f4:	6023      	str	r3, [r4, #0]
 800b5f6:	f04f 0900 	mov.w	r9, #0
 800b5fa:	9700      	str	r7, [sp, #0]
 800b5fc:	4633      	mov	r3, r6
 800b5fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b600:	4621      	mov	r1, r4
 800b602:	4628      	mov	r0, r5
 800b604:	f000 fa7c 	bl	800bb00 <_printf_common>
 800b608:	3001      	adds	r0, #1
 800b60a:	f040 808d 	bne.w	800b728 <_printf_float+0x1d0>
 800b60e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b612:	b00d      	add	sp, #52	@ 0x34
 800b614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b618:	4642      	mov	r2, r8
 800b61a:	464b      	mov	r3, r9
 800b61c:	4640      	mov	r0, r8
 800b61e:	4649      	mov	r1, r9
 800b620:	f7f5 fa84 	bl	8000b2c <__aeabi_dcmpun>
 800b624:	b140      	cbz	r0, 800b638 <_printf_float+0xe0>
 800b626:	464b      	mov	r3, r9
 800b628:	2b00      	cmp	r3, #0
 800b62a:	bfbc      	itt	lt
 800b62c:	232d      	movlt	r3, #45	@ 0x2d
 800b62e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b632:	4a7e      	ldr	r2, [pc, #504]	@ (800b82c <_printf_float+0x2d4>)
 800b634:	4b7e      	ldr	r3, [pc, #504]	@ (800b830 <_printf_float+0x2d8>)
 800b636:	e7d4      	b.n	800b5e2 <_printf_float+0x8a>
 800b638:	6863      	ldr	r3, [r4, #4]
 800b63a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b63e:	9206      	str	r2, [sp, #24]
 800b640:	1c5a      	adds	r2, r3, #1
 800b642:	d13b      	bne.n	800b6bc <_printf_float+0x164>
 800b644:	2306      	movs	r3, #6
 800b646:	6063      	str	r3, [r4, #4]
 800b648:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b64c:	2300      	movs	r3, #0
 800b64e:	6022      	str	r2, [r4, #0]
 800b650:	9303      	str	r3, [sp, #12]
 800b652:	ab0a      	add	r3, sp, #40	@ 0x28
 800b654:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b658:	ab09      	add	r3, sp, #36	@ 0x24
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	6861      	ldr	r1, [r4, #4]
 800b65e:	ec49 8b10 	vmov	d0, r8, r9
 800b662:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b666:	4628      	mov	r0, r5
 800b668:	f7ff fed6 	bl	800b418 <__cvt>
 800b66c:	9b06      	ldr	r3, [sp, #24]
 800b66e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b670:	2b47      	cmp	r3, #71	@ 0x47
 800b672:	4680      	mov	r8, r0
 800b674:	d129      	bne.n	800b6ca <_printf_float+0x172>
 800b676:	1cc8      	adds	r0, r1, #3
 800b678:	db02      	blt.n	800b680 <_printf_float+0x128>
 800b67a:	6863      	ldr	r3, [r4, #4]
 800b67c:	4299      	cmp	r1, r3
 800b67e:	dd41      	ble.n	800b704 <_printf_float+0x1ac>
 800b680:	f1aa 0a02 	sub.w	sl, sl, #2
 800b684:	fa5f fa8a 	uxtb.w	sl, sl
 800b688:	3901      	subs	r1, #1
 800b68a:	4652      	mov	r2, sl
 800b68c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b690:	9109      	str	r1, [sp, #36]	@ 0x24
 800b692:	f7ff ff26 	bl	800b4e2 <__exponent>
 800b696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b698:	1813      	adds	r3, r2, r0
 800b69a:	2a01      	cmp	r2, #1
 800b69c:	4681      	mov	r9, r0
 800b69e:	6123      	str	r3, [r4, #16]
 800b6a0:	dc02      	bgt.n	800b6a8 <_printf_float+0x150>
 800b6a2:	6822      	ldr	r2, [r4, #0]
 800b6a4:	07d2      	lsls	r2, r2, #31
 800b6a6:	d501      	bpl.n	800b6ac <_printf_float+0x154>
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	6123      	str	r3, [r4, #16]
 800b6ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d0a2      	beq.n	800b5fa <_printf_float+0xa2>
 800b6b4:	232d      	movs	r3, #45	@ 0x2d
 800b6b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6ba:	e79e      	b.n	800b5fa <_printf_float+0xa2>
 800b6bc:	9a06      	ldr	r2, [sp, #24]
 800b6be:	2a47      	cmp	r2, #71	@ 0x47
 800b6c0:	d1c2      	bne.n	800b648 <_printf_float+0xf0>
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d1c0      	bne.n	800b648 <_printf_float+0xf0>
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	e7bd      	b.n	800b646 <_printf_float+0xee>
 800b6ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b6ce:	d9db      	bls.n	800b688 <_printf_float+0x130>
 800b6d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b6d4:	d118      	bne.n	800b708 <_printf_float+0x1b0>
 800b6d6:	2900      	cmp	r1, #0
 800b6d8:	6863      	ldr	r3, [r4, #4]
 800b6da:	dd0b      	ble.n	800b6f4 <_printf_float+0x19c>
 800b6dc:	6121      	str	r1, [r4, #16]
 800b6de:	b913      	cbnz	r3, 800b6e6 <_printf_float+0x18e>
 800b6e0:	6822      	ldr	r2, [r4, #0]
 800b6e2:	07d0      	lsls	r0, r2, #31
 800b6e4:	d502      	bpl.n	800b6ec <_printf_float+0x194>
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	440b      	add	r3, r1
 800b6ea:	6123      	str	r3, [r4, #16]
 800b6ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b6ee:	f04f 0900 	mov.w	r9, #0
 800b6f2:	e7db      	b.n	800b6ac <_printf_float+0x154>
 800b6f4:	b913      	cbnz	r3, 800b6fc <_printf_float+0x1a4>
 800b6f6:	6822      	ldr	r2, [r4, #0]
 800b6f8:	07d2      	lsls	r2, r2, #31
 800b6fa:	d501      	bpl.n	800b700 <_printf_float+0x1a8>
 800b6fc:	3302      	adds	r3, #2
 800b6fe:	e7f4      	b.n	800b6ea <_printf_float+0x192>
 800b700:	2301      	movs	r3, #1
 800b702:	e7f2      	b.n	800b6ea <_printf_float+0x192>
 800b704:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b70a:	4299      	cmp	r1, r3
 800b70c:	db05      	blt.n	800b71a <_printf_float+0x1c2>
 800b70e:	6823      	ldr	r3, [r4, #0]
 800b710:	6121      	str	r1, [r4, #16]
 800b712:	07d8      	lsls	r0, r3, #31
 800b714:	d5ea      	bpl.n	800b6ec <_printf_float+0x194>
 800b716:	1c4b      	adds	r3, r1, #1
 800b718:	e7e7      	b.n	800b6ea <_printf_float+0x192>
 800b71a:	2900      	cmp	r1, #0
 800b71c:	bfd4      	ite	le
 800b71e:	f1c1 0202 	rsble	r2, r1, #2
 800b722:	2201      	movgt	r2, #1
 800b724:	4413      	add	r3, r2
 800b726:	e7e0      	b.n	800b6ea <_printf_float+0x192>
 800b728:	6823      	ldr	r3, [r4, #0]
 800b72a:	055a      	lsls	r2, r3, #21
 800b72c:	d407      	bmi.n	800b73e <_printf_float+0x1e6>
 800b72e:	6923      	ldr	r3, [r4, #16]
 800b730:	4642      	mov	r2, r8
 800b732:	4631      	mov	r1, r6
 800b734:	4628      	mov	r0, r5
 800b736:	47b8      	blx	r7
 800b738:	3001      	adds	r0, #1
 800b73a:	d12b      	bne.n	800b794 <_printf_float+0x23c>
 800b73c:	e767      	b.n	800b60e <_printf_float+0xb6>
 800b73e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b742:	f240 80dd 	bls.w	800b900 <_printf_float+0x3a8>
 800b746:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b74a:	2200      	movs	r2, #0
 800b74c:	2300      	movs	r3, #0
 800b74e:	f7f5 f9bb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b752:	2800      	cmp	r0, #0
 800b754:	d033      	beq.n	800b7be <_printf_float+0x266>
 800b756:	4a37      	ldr	r2, [pc, #220]	@ (800b834 <_printf_float+0x2dc>)
 800b758:	2301      	movs	r3, #1
 800b75a:	4631      	mov	r1, r6
 800b75c:	4628      	mov	r0, r5
 800b75e:	47b8      	blx	r7
 800b760:	3001      	adds	r0, #1
 800b762:	f43f af54 	beq.w	800b60e <_printf_float+0xb6>
 800b766:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b76a:	4543      	cmp	r3, r8
 800b76c:	db02      	blt.n	800b774 <_printf_float+0x21c>
 800b76e:	6823      	ldr	r3, [r4, #0]
 800b770:	07d8      	lsls	r0, r3, #31
 800b772:	d50f      	bpl.n	800b794 <_printf_float+0x23c>
 800b774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b778:	4631      	mov	r1, r6
 800b77a:	4628      	mov	r0, r5
 800b77c:	47b8      	blx	r7
 800b77e:	3001      	adds	r0, #1
 800b780:	f43f af45 	beq.w	800b60e <_printf_float+0xb6>
 800b784:	f04f 0900 	mov.w	r9, #0
 800b788:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b78c:	f104 0a1a 	add.w	sl, r4, #26
 800b790:	45c8      	cmp	r8, r9
 800b792:	dc09      	bgt.n	800b7a8 <_printf_float+0x250>
 800b794:	6823      	ldr	r3, [r4, #0]
 800b796:	079b      	lsls	r3, r3, #30
 800b798:	f100 8103 	bmi.w	800b9a2 <_printf_float+0x44a>
 800b79c:	68e0      	ldr	r0, [r4, #12]
 800b79e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7a0:	4298      	cmp	r0, r3
 800b7a2:	bfb8      	it	lt
 800b7a4:	4618      	movlt	r0, r3
 800b7a6:	e734      	b.n	800b612 <_printf_float+0xba>
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	4652      	mov	r2, sl
 800b7ac:	4631      	mov	r1, r6
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	47b8      	blx	r7
 800b7b2:	3001      	adds	r0, #1
 800b7b4:	f43f af2b 	beq.w	800b60e <_printf_float+0xb6>
 800b7b8:	f109 0901 	add.w	r9, r9, #1
 800b7bc:	e7e8      	b.n	800b790 <_printf_float+0x238>
 800b7be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	dc39      	bgt.n	800b838 <_printf_float+0x2e0>
 800b7c4:	4a1b      	ldr	r2, [pc, #108]	@ (800b834 <_printf_float+0x2dc>)
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	4631      	mov	r1, r6
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	47b8      	blx	r7
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	f43f af1d 	beq.w	800b60e <_printf_float+0xb6>
 800b7d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b7d8:	ea59 0303 	orrs.w	r3, r9, r3
 800b7dc:	d102      	bne.n	800b7e4 <_printf_float+0x28c>
 800b7de:	6823      	ldr	r3, [r4, #0]
 800b7e0:	07d9      	lsls	r1, r3, #31
 800b7e2:	d5d7      	bpl.n	800b794 <_printf_float+0x23c>
 800b7e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7e8:	4631      	mov	r1, r6
 800b7ea:	4628      	mov	r0, r5
 800b7ec:	47b8      	blx	r7
 800b7ee:	3001      	adds	r0, #1
 800b7f0:	f43f af0d 	beq.w	800b60e <_printf_float+0xb6>
 800b7f4:	f04f 0a00 	mov.w	sl, #0
 800b7f8:	f104 0b1a 	add.w	fp, r4, #26
 800b7fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7fe:	425b      	negs	r3, r3
 800b800:	4553      	cmp	r3, sl
 800b802:	dc01      	bgt.n	800b808 <_printf_float+0x2b0>
 800b804:	464b      	mov	r3, r9
 800b806:	e793      	b.n	800b730 <_printf_float+0x1d8>
 800b808:	2301      	movs	r3, #1
 800b80a:	465a      	mov	r2, fp
 800b80c:	4631      	mov	r1, r6
 800b80e:	4628      	mov	r0, r5
 800b810:	47b8      	blx	r7
 800b812:	3001      	adds	r0, #1
 800b814:	f43f aefb 	beq.w	800b60e <_printf_float+0xb6>
 800b818:	f10a 0a01 	add.w	sl, sl, #1
 800b81c:	e7ee      	b.n	800b7fc <_printf_float+0x2a4>
 800b81e:	bf00      	nop
 800b820:	7fefffff 	.word	0x7fefffff
 800b824:	0802670c 	.word	0x0802670c
 800b828:	08026708 	.word	0x08026708
 800b82c:	08026714 	.word	0x08026714
 800b830:	08026710 	.word	0x08026710
 800b834:	08026718 	.word	0x08026718
 800b838:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b83a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b83e:	4553      	cmp	r3, sl
 800b840:	bfa8      	it	ge
 800b842:	4653      	movge	r3, sl
 800b844:	2b00      	cmp	r3, #0
 800b846:	4699      	mov	r9, r3
 800b848:	dc36      	bgt.n	800b8b8 <_printf_float+0x360>
 800b84a:	f04f 0b00 	mov.w	fp, #0
 800b84e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b852:	f104 021a 	add.w	r2, r4, #26
 800b856:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b858:	9306      	str	r3, [sp, #24]
 800b85a:	eba3 0309 	sub.w	r3, r3, r9
 800b85e:	455b      	cmp	r3, fp
 800b860:	dc31      	bgt.n	800b8c6 <_printf_float+0x36e>
 800b862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b864:	459a      	cmp	sl, r3
 800b866:	dc3a      	bgt.n	800b8de <_printf_float+0x386>
 800b868:	6823      	ldr	r3, [r4, #0]
 800b86a:	07da      	lsls	r2, r3, #31
 800b86c:	d437      	bmi.n	800b8de <_printf_float+0x386>
 800b86e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b870:	ebaa 0903 	sub.w	r9, sl, r3
 800b874:	9b06      	ldr	r3, [sp, #24]
 800b876:	ebaa 0303 	sub.w	r3, sl, r3
 800b87a:	4599      	cmp	r9, r3
 800b87c:	bfa8      	it	ge
 800b87e:	4699      	movge	r9, r3
 800b880:	f1b9 0f00 	cmp.w	r9, #0
 800b884:	dc33      	bgt.n	800b8ee <_printf_float+0x396>
 800b886:	f04f 0800 	mov.w	r8, #0
 800b88a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b88e:	f104 0b1a 	add.w	fp, r4, #26
 800b892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b894:	ebaa 0303 	sub.w	r3, sl, r3
 800b898:	eba3 0309 	sub.w	r3, r3, r9
 800b89c:	4543      	cmp	r3, r8
 800b89e:	f77f af79 	ble.w	800b794 <_printf_float+0x23c>
 800b8a2:	2301      	movs	r3, #1
 800b8a4:	465a      	mov	r2, fp
 800b8a6:	4631      	mov	r1, r6
 800b8a8:	4628      	mov	r0, r5
 800b8aa:	47b8      	blx	r7
 800b8ac:	3001      	adds	r0, #1
 800b8ae:	f43f aeae 	beq.w	800b60e <_printf_float+0xb6>
 800b8b2:	f108 0801 	add.w	r8, r8, #1
 800b8b6:	e7ec      	b.n	800b892 <_printf_float+0x33a>
 800b8b8:	4642      	mov	r2, r8
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4628      	mov	r0, r5
 800b8be:	47b8      	blx	r7
 800b8c0:	3001      	adds	r0, #1
 800b8c2:	d1c2      	bne.n	800b84a <_printf_float+0x2f2>
 800b8c4:	e6a3      	b.n	800b60e <_printf_float+0xb6>
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	4631      	mov	r1, r6
 800b8ca:	4628      	mov	r0, r5
 800b8cc:	9206      	str	r2, [sp, #24]
 800b8ce:	47b8      	blx	r7
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	f43f ae9c 	beq.w	800b60e <_printf_float+0xb6>
 800b8d6:	9a06      	ldr	r2, [sp, #24]
 800b8d8:	f10b 0b01 	add.w	fp, fp, #1
 800b8dc:	e7bb      	b.n	800b856 <_printf_float+0x2fe>
 800b8de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8e2:	4631      	mov	r1, r6
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	47b8      	blx	r7
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	d1c0      	bne.n	800b86e <_printf_float+0x316>
 800b8ec:	e68f      	b.n	800b60e <_printf_float+0xb6>
 800b8ee:	9a06      	ldr	r2, [sp, #24]
 800b8f0:	464b      	mov	r3, r9
 800b8f2:	4442      	add	r2, r8
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	47b8      	blx	r7
 800b8fa:	3001      	adds	r0, #1
 800b8fc:	d1c3      	bne.n	800b886 <_printf_float+0x32e>
 800b8fe:	e686      	b.n	800b60e <_printf_float+0xb6>
 800b900:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b904:	f1ba 0f01 	cmp.w	sl, #1
 800b908:	dc01      	bgt.n	800b90e <_printf_float+0x3b6>
 800b90a:	07db      	lsls	r3, r3, #31
 800b90c:	d536      	bpl.n	800b97c <_printf_float+0x424>
 800b90e:	2301      	movs	r3, #1
 800b910:	4642      	mov	r2, r8
 800b912:	4631      	mov	r1, r6
 800b914:	4628      	mov	r0, r5
 800b916:	47b8      	blx	r7
 800b918:	3001      	adds	r0, #1
 800b91a:	f43f ae78 	beq.w	800b60e <_printf_float+0xb6>
 800b91e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b922:	4631      	mov	r1, r6
 800b924:	4628      	mov	r0, r5
 800b926:	47b8      	blx	r7
 800b928:	3001      	adds	r0, #1
 800b92a:	f43f ae70 	beq.w	800b60e <_printf_float+0xb6>
 800b92e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b932:	2200      	movs	r2, #0
 800b934:	2300      	movs	r3, #0
 800b936:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b93a:	f7f5 f8c5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b93e:	b9c0      	cbnz	r0, 800b972 <_printf_float+0x41a>
 800b940:	4653      	mov	r3, sl
 800b942:	f108 0201 	add.w	r2, r8, #1
 800b946:	4631      	mov	r1, r6
 800b948:	4628      	mov	r0, r5
 800b94a:	47b8      	blx	r7
 800b94c:	3001      	adds	r0, #1
 800b94e:	d10c      	bne.n	800b96a <_printf_float+0x412>
 800b950:	e65d      	b.n	800b60e <_printf_float+0xb6>
 800b952:	2301      	movs	r3, #1
 800b954:	465a      	mov	r2, fp
 800b956:	4631      	mov	r1, r6
 800b958:	4628      	mov	r0, r5
 800b95a:	47b8      	blx	r7
 800b95c:	3001      	adds	r0, #1
 800b95e:	f43f ae56 	beq.w	800b60e <_printf_float+0xb6>
 800b962:	f108 0801 	add.w	r8, r8, #1
 800b966:	45d0      	cmp	r8, sl
 800b968:	dbf3      	blt.n	800b952 <_printf_float+0x3fa>
 800b96a:	464b      	mov	r3, r9
 800b96c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b970:	e6df      	b.n	800b732 <_printf_float+0x1da>
 800b972:	f04f 0800 	mov.w	r8, #0
 800b976:	f104 0b1a 	add.w	fp, r4, #26
 800b97a:	e7f4      	b.n	800b966 <_printf_float+0x40e>
 800b97c:	2301      	movs	r3, #1
 800b97e:	4642      	mov	r2, r8
 800b980:	e7e1      	b.n	800b946 <_printf_float+0x3ee>
 800b982:	2301      	movs	r3, #1
 800b984:	464a      	mov	r2, r9
 800b986:	4631      	mov	r1, r6
 800b988:	4628      	mov	r0, r5
 800b98a:	47b8      	blx	r7
 800b98c:	3001      	adds	r0, #1
 800b98e:	f43f ae3e 	beq.w	800b60e <_printf_float+0xb6>
 800b992:	f108 0801 	add.w	r8, r8, #1
 800b996:	68e3      	ldr	r3, [r4, #12]
 800b998:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b99a:	1a5b      	subs	r3, r3, r1
 800b99c:	4543      	cmp	r3, r8
 800b99e:	dcf0      	bgt.n	800b982 <_printf_float+0x42a>
 800b9a0:	e6fc      	b.n	800b79c <_printf_float+0x244>
 800b9a2:	f04f 0800 	mov.w	r8, #0
 800b9a6:	f104 0919 	add.w	r9, r4, #25
 800b9aa:	e7f4      	b.n	800b996 <_printf_float+0x43e>

0800b9ac <malloc>:
 800b9ac:	4b02      	ldr	r3, [pc, #8]	@ (800b9b8 <malloc+0xc>)
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	6818      	ldr	r0, [r3, #0]
 800b9b2:	f000 b825 	b.w	800ba00 <_malloc_r>
 800b9b6:	bf00      	nop
 800b9b8:	20000ccc 	.word	0x20000ccc

0800b9bc <sbrk_aligned>:
 800b9bc:	b570      	push	{r4, r5, r6, lr}
 800b9be:	4e0f      	ldr	r6, [pc, #60]	@ (800b9fc <sbrk_aligned+0x40>)
 800b9c0:	460c      	mov	r4, r1
 800b9c2:	6831      	ldr	r1, [r6, #0]
 800b9c4:	4605      	mov	r5, r0
 800b9c6:	b911      	cbnz	r1, 800b9ce <sbrk_aligned+0x12>
 800b9c8:	f000 fbd6 	bl	800c178 <_sbrk_r>
 800b9cc:	6030      	str	r0, [r6, #0]
 800b9ce:	4621      	mov	r1, r4
 800b9d0:	4628      	mov	r0, r5
 800b9d2:	f000 fbd1 	bl	800c178 <_sbrk_r>
 800b9d6:	1c43      	adds	r3, r0, #1
 800b9d8:	d103      	bne.n	800b9e2 <sbrk_aligned+0x26>
 800b9da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b9de:	4620      	mov	r0, r4
 800b9e0:	bd70      	pop	{r4, r5, r6, pc}
 800b9e2:	1cc4      	adds	r4, r0, #3
 800b9e4:	f024 0403 	bic.w	r4, r4, #3
 800b9e8:	42a0      	cmp	r0, r4
 800b9ea:	d0f8      	beq.n	800b9de <sbrk_aligned+0x22>
 800b9ec:	1a21      	subs	r1, r4, r0
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f000 fbc2 	bl	800c178 <_sbrk_r>
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	d1f2      	bne.n	800b9de <sbrk_aligned+0x22>
 800b9f8:	e7ef      	b.n	800b9da <sbrk_aligned+0x1e>
 800b9fa:	bf00      	nop
 800b9fc:	20005bf8 	.word	0x20005bf8

0800ba00 <_malloc_r>:
 800ba00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba04:	1ccd      	adds	r5, r1, #3
 800ba06:	f025 0503 	bic.w	r5, r5, #3
 800ba0a:	3508      	adds	r5, #8
 800ba0c:	2d0c      	cmp	r5, #12
 800ba0e:	bf38      	it	cc
 800ba10:	250c      	movcc	r5, #12
 800ba12:	2d00      	cmp	r5, #0
 800ba14:	4606      	mov	r6, r0
 800ba16:	db01      	blt.n	800ba1c <_malloc_r+0x1c>
 800ba18:	42a9      	cmp	r1, r5
 800ba1a:	d904      	bls.n	800ba26 <_malloc_r+0x26>
 800ba1c:	230c      	movs	r3, #12
 800ba1e:	6033      	str	r3, [r6, #0]
 800ba20:	2000      	movs	r0, #0
 800ba22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bafc <_malloc_r+0xfc>
 800ba2a:	f000 f9f5 	bl	800be18 <__malloc_lock>
 800ba2e:	f8d8 3000 	ldr.w	r3, [r8]
 800ba32:	461c      	mov	r4, r3
 800ba34:	bb44      	cbnz	r4, 800ba88 <_malloc_r+0x88>
 800ba36:	4629      	mov	r1, r5
 800ba38:	4630      	mov	r0, r6
 800ba3a:	f7ff ffbf 	bl	800b9bc <sbrk_aligned>
 800ba3e:	1c43      	adds	r3, r0, #1
 800ba40:	4604      	mov	r4, r0
 800ba42:	d158      	bne.n	800baf6 <_malloc_r+0xf6>
 800ba44:	f8d8 4000 	ldr.w	r4, [r8]
 800ba48:	4627      	mov	r7, r4
 800ba4a:	2f00      	cmp	r7, #0
 800ba4c:	d143      	bne.n	800bad6 <_malloc_r+0xd6>
 800ba4e:	2c00      	cmp	r4, #0
 800ba50:	d04b      	beq.n	800baea <_malloc_r+0xea>
 800ba52:	6823      	ldr	r3, [r4, #0]
 800ba54:	4639      	mov	r1, r7
 800ba56:	4630      	mov	r0, r6
 800ba58:	eb04 0903 	add.w	r9, r4, r3
 800ba5c:	f000 fb8c 	bl	800c178 <_sbrk_r>
 800ba60:	4581      	cmp	r9, r0
 800ba62:	d142      	bne.n	800baea <_malloc_r+0xea>
 800ba64:	6821      	ldr	r1, [r4, #0]
 800ba66:	1a6d      	subs	r5, r5, r1
 800ba68:	4629      	mov	r1, r5
 800ba6a:	4630      	mov	r0, r6
 800ba6c:	f7ff ffa6 	bl	800b9bc <sbrk_aligned>
 800ba70:	3001      	adds	r0, #1
 800ba72:	d03a      	beq.n	800baea <_malloc_r+0xea>
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	442b      	add	r3, r5
 800ba78:	6023      	str	r3, [r4, #0]
 800ba7a:	f8d8 3000 	ldr.w	r3, [r8]
 800ba7e:	685a      	ldr	r2, [r3, #4]
 800ba80:	bb62      	cbnz	r2, 800badc <_malloc_r+0xdc>
 800ba82:	f8c8 7000 	str.w	r7, [r8]
 800ba86:	e00f      	b.n	800baa8 <_malloc_r+0xa8>
 800ba88:	6822      	ldr	r2, [r4, #0]
 800ba8a:	1b52      	subs	r2, r2, r5
 800ba8c:	d420      	bmi.n	800bad0 <_malloc_r+0xd0>
 800ba8e:	2a0b      	cmp	r2, #11
 800ba90:	d917      	bls.n	800bac2 <_malloc_r+0xc2>
 800ba92:	1961      	adds	r1, r4, r5
 800ba94:	42a3      	cmp	r3, r4
 800ba96:	6025      	str	r5, [r4, #0]
 800ba98:	bf18      	it	ne
 800ba9a:	6059      	strne	r1, [r3, #4]
 800ba9c:	6863      	ldr	r3, [r4, #4]
 800ba9e:	bf08      	it	eq
 800baa0:	f8c8 1000 	streq.w	r1, [r8]
 800baa4:	5162      	str	r2, [r4, r5]
 800baa6:	604b      	str	r3, [r1, #4]
 800baa8:	4630      	mov	r0, r6
 800baaa:	f000 f9bb 	bl	800be24 <__malloc_unlock>
 800baae:	f104 000b 	add.w	r0, r4, #11
 800bab2:	1d23      	adds	r3, r4, #4
 800bab4:	f020 0007 	bic.w	r0, r0, #7
 800bab8:	1ac2      	subs	r2, r0, r3
 800baba:	bf1c      	itt	ne
 800babc:	1a1b      	subne	r3, r3, r0
 800babe:	50a3      	strne	r3, [r4, r2]
 800bac0:	e7af      	b.n	800ba22 <_malloc_r+0x22>
 800bac2:	6862      	ldr	r2, [r4, #4]
 800bac4:	42a3      	cmp	r3, r4
 800bac6:	bf0c      	ite	eq
 800bac8:	f8c8 2000 	streq.w	r2, [r8]
 800bacc:	605a      	strne	r2, [r3, #4]
 800bace:	e7eb      	b.n	800baa8 <_malloc_r+0xa8>
 800bad0:	4623      	mov	r3, r4
 800bad2:	6864      	ldr	r4, [r4, #4]
 800bad4:	e7ae      	b.n	800ba34 <_malloc_r+0x34>
 800bad6:	463c      	mov	r4, r7
 800bad8:	687f      	ldr	r7, [r7, #4]
 800bada:	e7b6      	b.n	800ba4a <_malloc_r+0x4a>
 800badc:	461a      	mov	r2, r3
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	42a3      	cmp	r3, r4
 800bae2:	d1fb      	bne.n	800badc <_malloc_r+0xdc>
 800bae4:	2300      	movs	r3, #0
 800bae6:	6053      	str	r3, [r2, #4]
 800bae8:	e7de      	b.n	800baa8 <_malloc_r+0xa8>
 800baea:	230c      	movs	r3, #12
 800baec:	6033      	str	r3, [r6, #0]
 800baee:	4630      	mov	r0, r6
 800baf0:	f000 f998 	bl	800be24 <__malloc_unlock>
 800baf4:	e794      	b.n	800ba20 <_malloc_r+0x20>
 800baf6:	6005      	str	r5, [r0, #0]
 800baf8:	e7d6      	b.n	800baa8 <_malloc_r+0xa8>
 800bafa:	bf00      	nop
 800bafc:	20005bfc 	.word	0x20005bfc

0800bb00 <_printf_common>:
 800bb00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb04:	4616      	mov	r6, r2
 800bb06:	4698      	mov	r8, r3
 800bb08:	688a      	ldr	r2, [r1, #8]
 800bb0a:	690b      	ldr	r3, [r1, #16]
 800bb0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb10:	4293      	cmp	r3, r2
 800bb12:	bfb8      	it	lt
 800bb14:	4613      	movlt	r3, r2
 800bb16:	6033      	str	r3, [r6, #0]
 800bb18:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb1c:	4607      	mov	r7, r0
 800bb1e:	460c      	mov	r4, r1
 800bb20:	b10a      	cbz	r2, 800bb26 <_printf_common+0x26>
 800bb22:	3301      	adds	r3, #1
 800bb24:	6033      	str	r3, [r6, #0]
 800bb26:	6823      	ldr	r3, [r4, #0]
 800bb28:	0699      	lsls	r1, r3, #26
 800bb2a:	bf42      	ittt	mi
 800bb2c:	6833      	ldrmi	r3, [r6, #0]
 800bb2e:	3302      	addmi	r3, #2
 800bb30:	6033      	strmi	r3, [r6, #0]
 800bb32:	6825      	ldr	r5, [r4, #0]
 800bb34:	f015 0506 	ands.w	r5, r5, #6
 800bb38:	d106      	bne.n	800bb48 <_printf_common+0x48>
 800bb3a:	f104 0a19 	add.w	sl, r4, #25
 800bb3e:	68e3      	ldr	r3, [r4, #12]
 800bb40:	6832      	ldr	r2, [r6, #0]
 800bb42:	1a9b      	subs	r3, r3, r2
 800bb44:	42ab      	cmp	r3, r5
 800bb46:	dc26      	bgt.n	800bb96 <_printf_common+0x96>
 800bb48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb4c:	6822      	ldr	r2, [r4, #0]
 800bb4e:	3b00      	subs	r3, #0
 800bb50:	bf18      	it	ne
 800bb52:	2301      	movne	r3, #1
 800bb54:	0692      	lsls	r2, r2, #26
 800bb56:	d42b      	bmi.n	800bbb0 <_printf_common+0xb0>
 800bb58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb5c:	4641      	mov	r1, r8
 800bb5e:	4638      	mov	r0, r7
 800bb60:	47c8      	blx	r9
 800bb62:	3001      	adds	r0, #1
 800bb64:	d01e      	beq.n	800bba4 <_printf_common+0xa4>
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	6922      	ldr	r2, [r4, #16]
 800bb6a:	f003 0306 	and.w	r3, r3, #6
 800bb6e:	2b04      	cmp	r3, #4
 800bb70:	bf02      	ittt	eq
 800bb72:	68e5      	ldreq	r5, [r4, #12]
 800bb74:	6833      	ldreq	r3, [r6, #0]
 800bb76:	1aed      	subeq	r5, r5, r3
 800bb78:	68a3      	ldr	r3, [r4, #8]
 800bb7a:	bf0c      	ite	eq
 800bb7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb80:	2500      	movne	r5, #0
 800bb82:	4293      	cmp	r3, r2
 800bb84:	bfc4      	itt	gt
 800bb86:	1a9b      	subgt	r3, r3, r2
 800bb88:	18ed      	addgt	r5, r5, r3
 800bb8a:	2600      	movs	r6, #0
 800bb8c:	341a      	adds	r4, #26
 800bb8e:	42b5      	cmp	r5, r6
 800bb90:	d11a      	bne.n	800bbc8 <_printf_common+0xc8>
 800bb92:	2000      	movs	r0, #0
 800bb94:	e008      	b.n	800bba8 <_printf_common+0xa8>
 800bb96:	2301      	movs	r3, #1
 800bb98:	4652      	mov	r2, sl
 800bb9a:	4641      	mov	r1, r8
 800bb9c:	4638      	mov	r0, r7
 800bb9e:	47c8      	blx	r9
 800bba0:	3001      	adds	r0, #1
 800bba2:	d103      	bne.n	800bbac <_printf_common+0xac>
 800bba4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbac:	3501      	adds	r5, #1
 800bbae:	e7c6      	b.n	800bb3e <_printf_common+0x3e>
 800bbb0:	18e1      	adds	r1, r4, r3
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	2030      	movs	r0, #48	@ 0x30
 800bbb6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bbba:	4422      	add	r2, r4
 800bbbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bbc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bbc4:	3302      	adds	r3, #2
 800bbc6:	e7c7      	b.n	800bb58 <_printf_common+0x58>
 800bbc8:	2301      	movs	r3, #1
 800bbca:	4622      	mov	r2, r4
 800bbcc:	4641      	mov	r1, r8
 800bbce:	4638      	mov	r0, r7
 800bbd0:	47c8      	blx	r9
 800bbd2:	3001      	adds	r0, #1
 800bbd4:	d0e6      	beq.n	800bba4 <_printf_common+0xa4>
 800bbd6:	3601      	adds	r6, #1
 800bbd8:	e7d9      	b.n	800bb8e <_printf_common+0x8e>
	...

0800bbdc <_printf_i>:
 800bbdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe0:	7e0f      	ldrb	r7, [r1, #24]
 800bbe2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbe4:	2f78      	cmp	r7, #120	@ 0x78
 800bbe6:	4691      	mov	r9, r2
 800bbe8:	4680      	mov	r8, r0
 800bbea:	460c      	mov	r4, r1
 800bbec:	469a      	mov	sl, r3
 800bbee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbf2:	d807      	bhi.n	800bc04 <_printf_i+0x28>
 800bbf4:	2f62      	cmp	r7, #98	@ 0x62
 800bbf6:	d80a      	bhi.n	800bc0e <_printf_i+0x32>
 800bbf8:	2f00      	cmp	r7, #0
 800bbfa:	f000 80d1 	beq.w	800bda0 <_printf_i+0x1c4>
 800bbfe:	2f58      	cmp	r7, #88	@ 0x58
 800bc00:	f000 80b8 	beq.w	800bd74 <_printf_i+0x198>
 800bc04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc08:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc0c:	e03a      	b.n	800bc84 <_printf_i+0xa8>
 800bc0e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc12:	2b15      	cmp	r3, #21
 800bc14:	d8f6      	bhi.n	800bc04 <_printf_i+0x28>
 800bc16:	a101      	add	r1, pc, #4	@ (adr r1, 800bc1c <_printf_i+0x40>)
 800bc18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc1c:	0800bc75 	.word	0x0800bc75
 800bc20:	0800bc89 	.word	0x0800bc89
 800bc24:	0800bc05 	.word	0x0800bc05
 800bc28:	0800bc05 	.word	0x0800bc05
 800bc2c:	0800bc05 	.word	0x0800bc05
 800bc30:	0800bc05 	.word	0x0800bc05
 800bc34:	0800bc89 	.word	0x0800bc89
 800bc38:	0800bc05 	.word	0x0800bc05
 800bc3c:	0800bc05 	.word	0x0800bc05
 800bc40:	0800bc05 	.word	0x0800bc05
 800bc44:	0800bc05 	.word	0x0800bc05
 800bc48:	0800bd87 	.word	0x0800bd87
 800bc4c:	0800bcb3 	.word	0x0800bcb3
 800bc50:	0800bd41 	.word	0x0800bd41
 800bc54:	0800bc05 	.word	0x0800bc05
 800bc58:	0800bc05 	.word	0x0800bc05
 800bc5c:	0800bda9 	.word	0x0800bda9
 800bc60:	0800bc05 	.word	0x0800bc05
 800bc64:	0800bcb3 	.word	0x0800bcb3
 800bc68:	0800bc05 	.word	0x0800bc05
 800bc6c:	0800bc05 	.word	0x0800bc05
 800bc70:	0800bd49 	.word	0x0800bd49
 800bc74:	6833      	ldr	r3, [r6, #0]
 800bc76:	1d1a      	adds	r2, r3, #4
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	6032      	str	r2, [r6, #0]
 800bc7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc80:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc84:	2301      	movs	r3, #1
 800bc86:	e09c      	b.n	800bdc2 <_printf_i+0x1e6>
 800bc88:	6833      	ldr	r3, [r6, #0]
 800bc8a:	6820      	ldr	r0, [r4, #0]
 800bc8c:	1d19      	adds	r1, r3, #4
 800bc8e:	6031      	str	r1, [r6, #0]
 800bc90:	0606      	lsls	r6, r0, #24
 800bc92:	d501      	bpl.n	800bc98 <_printf_i+0xbc>
 800bc94:	681d      	ldr	r5, [r3, #0]
 800bc96:	e003      	b.n	800bca0 <_printf_i+0xc4>
 800bc98:	0645      	lsls	r5, r0, #25
 800bc9a:	d5fb      	bpl.n	800bc94 <_printf_i+0xb8>
 800bc9c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bca0:	2d00      	cmp	r5, #0
 800bca2:	da03      	bge.n	800bcac <_printf_i+0xd0>
 800bca4:	232d      	movs	r3, #45	@ 0x2d
 800bca6:	426d      	negs	r5, r5
 800bca8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcac:	4858      	ldr	r0, [pc, #352]	@ (800be10 <_printf_i+0x234>)
 800bcae:	230a      	movs	r3, #10
 800bcb0:	e011      	b.n	800bcd6 <_printf_i+0xfa>
 800bcb2:	6821      	ldr	r1, [r4, #0]
 800bcb4:	6833      	ldr	r3, [r6, #0]
 800bcb6:	0608      	lsls	r0, r1, #24
 800bcb8:	f853 5b04 	ldr.w	r5, [r3], #4
 800bcbc:	d402      	bmi.n	800bcc4 <_printf_i+0xe8>
 800bcbe:	0649      	lsls	r1, r1, #25
 800bcc0:	bf48      	it	mi
 800bcc2:	b2ad      	uxthmi	r5, r5
 800bcc4:	2f6f      	cmp	r7, #111	@ 0x6f
 800bcc6:	4852      	ldr	r0, [pc, #328]	@ (800be10 <_printf_i+0x234>)
 800bcc8:	6033      	str	r3, [r6, #0]
 800bcca:	bf14      	ite	ne
 800bccc:	230a      	movne	r3, #10
 800bcce:	2308      	moveq	r3, #8
 800bcd0:	2100      	movs	r1, #0
 800bcd2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bcd6:	6866      	ldr	r6, [r4, #4]
 800bcd8:	60a6      	str	r6, [r4, #8]
 800bcda:	2e00      	cmp	r6, #0
 800bcdc:	db05      	blt.n	800bcea <_printf_i+0x10e>
 800bcde:	6821      	ldr	r1, [r4, #0]
 800bce0:	432e      	orrs	r6, r5
 800bce2:	f021 0104 	bic.w	r1, r1, #4
 800bce6:	6021      	str	r1, [r4, #0]
 800bce8:	d04b      	beq.n	800bd82 <_printf_i+0x1a6>
 800bcea:	4616      	mov	r6, r2
 800bcec:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcf0:	fb03 5711 	mls	r7, r3, r1, r5
 800bcf4:	5dc7      	ldrb	r7, [r0, r7]
 800bcf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcfa:	462f      	mov	r7, r5
 800bcfc:	42bb      	cmp	r3, r7
 800bcfe:	460d      	mov	r5, r1
 800bd00:	d9f4      	bls.n	800bcec <_printf_i+0x110>
 800bd02:	2b08      	cmp	r3, #8
 800bd04:	d10b      	bne.n	800bd1e <_printf_i+0x142>
 800bd06:	6823      	ldr	r3, [r4, #0]
 800bd08:	07df      	lsls	r7, r3, #31
 800bd0a:	d508      	bpl.n	800bd1e <_printf_i+0x142>
 800bd0c:	6923      	ldr	r3, [r4, #16]
 800bd0e:	6861      	ldr	r1, [r4, #4]
 800bd10:	4299      	cmp	r1, r3
 800bd12:	bfde      	ittt	le
 800bd14:	2330      	movle	r3, #48	@ 0x30
 800bd16:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd1a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bd1e:	1b92      	subs	r2, r2, r6
 800bd20:	6122      	str	r2, [r4, #16]
 800bd22:	f8cd a000 	str.w	sl, [sp]
 800bd26:	464b      	mov	r3, r9
 800bd28:	aa03      	add	r2, sp, #12
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	4640      	mov	r0, r8
 800bd2e:	f7ff fee7 	bl	800bb00 <_printf_common>
 800bd32:	3001      	adds	r0, #1
 800bd34:	d14a      	bne.n	800bdcc <_printf_i+0x1f0>
 800bd36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd3a:	b004      	add	sp, #16
 800bd3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd40:	6823      	ldr	r3, [r4, #0]
 800bd42:	f043 0320 	orr.w	r3, r3, #32
 800bd46:	6023      	str	r3, [r4, #0]
 800bd48:	4832      	ldr	r0, [pc, #200]	@ (800be14 <_printf_i+0x238>)
 800bd4a:	2778      	movs	r7, #120	@ 0x78
 800bd4c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd50:	6823      	ldr	r3, [r4, #0]
 800bd52:	6831      	ldr	r1, [r6, #0]
 800bd54:	061f      	lsls	r7, r3, #24
 800bd56:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd5a:	d402      	bmi.n	800bd62 <_printf_i+0x186>
 800bd5c:	065f      	lsls	r7, r3, #25
 800bd5e:	bf48      	it	mi
 800bd60:	b2ad      	uxthmi	r5, r5
 800bd62:	6031      	str	r1, [r6, #0]
 800bd64:	07d9      	lsls	r1, r3, #31
 800bd66:	bf44      	itt	mi
 800bd68:	f043 0320 	orrmi.w	r3, r3, #32
 800bd6c:	6023      	strmi	r3, [r4, #0]
 800bd6e:	b11d      	cbz	r5, 800bd78 <_printf_i+0x19c>
 800bd70:	2310      	movs	r3, #16
 800bd72:	e7ad      	b.n	800bcd0 <_printf_i+0xf4>
 800bd74:	4826      	ldr	r0, [pc, #152]	@ (800be10 <_printf_i+0x234>)
 800bd76:	e7e9      	b.n	800bd4c <_printf_i+0x170>
 800bd78:	6823      	ldr	r3, [r4, #0]
 800bd7a:	f023 0320 	bic.w	r3, r3, #32
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	e7f6      	b.n	800bd70 <_printf_i+0x194>
 800bd82:	4616      	mov	r6, r2
 800bd84:	e7bd      	b.n	800bd02 <_printf_i+0x126>
 800bd86:	6833      	ldr	r3, [r6, #0]
 800bd88:	6825      	ldr	r5, [r4, #0]
 800bd8a:	6961      	ldr	r1, [r4, #20]
 800bd8c:	1d18      	adds	r0, r3, #4
 800bd8e:	6030      	str	r0, [r6, #0]
 800bd90:	062e      	lsls	r6, r5, #24
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	d501      	bpl.n	800bd9a <_printf_i+0x1be>
 800bd96:	6019      	str	r1, [r3, #0]
 800bd98:	e002      	b.n	800bda0 <_printf_i+0x1c4>
 800bd9a:	0668      	lsls	r0, r5, #25
 800bd9c:	d5fb      	bpl.n	800bd96 <_printf_i+0x1ba>
 800bd9e:	8019      	strh	r1, [r3, #0]
 800bda0:	2300      	movs	r3, #0
 800bda2:	6123      	str	r3, [r4, #16]
 800bda4:	4616      	mov	r6, r2
 800bda6:	e7bc      	b.n	800bd22 <_printf_i+0x146>
 800bda8:	6833      	ldr	r3, [r6, #0]
 800bdaa:	1d1a      	adds	r2, r3, #4
 800bdac:	6032      	str	r2, [r6, #0]
 800bdae:	681e      	ldr	r6, [r3, #0]
 800bdb0:	6862      	ldr	r2, [r4, #4]
 800bdb2:	2100      	movs	r1, #0
 800bdb4:	4630      	mov	r0, r6
 800bdb6:	f7f4 fa0b 	bl	80001d0 <memchr>
 800bdba:	b108      	cbz	r0, 800bdc0 <_printf_i+0x1e4>
 800bdbc:	1b80      	subs	r0, r0, r6
 800bdbe:	6060      	str	r0, [r4, #4]
 800bdc0:	6863      	ldr	r3, [r4, #4]
 800bdc2:	6123      	str	r3, [r4, #16]
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdca:	e7aa      	b.n	800bd22 <_printf_i+0x146>
 800bdcc:	6923      	ldr	r3, [r4, #16]
 800bdce:	4632      	mov	r2, r6
 800bdd0:	4649      	mov	r1, r9
 800bdd2:	4640      	mov	r0, r8
 800bdd4:	47d0      	blx	sl
 800bdd6:	3001      	adds	r0, #1
 800bdd8:	d0ad      	beq.n	800bd36 <_printf_i+0x15a>
 800bdda:	6823      	ldr	r3, [r4, #0]
 800bddc:	079b      	lsls	r3, r3, #30
 800bdde:	d413      	bmi.n	800be08 <_printf_i+0x22c>
 800bde0:	68e0      	ldr	r0, [r4, #12]
 800bde2:	9b03      	ldr	r3, [sp, #12]
 800bde4:	4298      	cmp	r0, r3
 800bde6:	bfb8      	it	lt
 800bde8:	4618      	movlt	r0, r3
 800bdea:	e7a6      	b.n	800bd3a <_printf_i+0x15e>
 800bdec:	2301      	movs	r3, #1
 800bdee:	4632      	mov	r2, r6
 800bdf0:	4649      	mov	r1, r9
 800bdf2:	4640      	mov	r0, r8
 800bdf4:	47d0      	blx	sl
 800bdf6:	3001      	adds	r0, #1
 800bdf8:	d09d      	beq.n	800bd36 <_printf_i+0x15a>
 800bdfa:	3501      	adds	r5, #1
 800bdfc:	68e3      	ldr	r3, [r4, #12]
 800bdfe:	9903      	ldr	r1, [sp, #12]
 800be00:	1a5b      	subs	r3, r3, r1
 800be02:	42ab      	cmp	r3, r5
 800be04:	dcf2      	bgt.n	800bdec <_printf_i+0x210>
 800be06:	e7eb      	b.n	800bde0 <_printf_i+0x204>
 800be08:	2500      	movs	r5, #0
 800be0a:	f104 0619 	add.w	r6, r4, #25
 800be0e:	e7f5      	b.n	800bdfc <_printf_i+0x220>
 800be10:	0802671a 	.word	0x0802671a
 800be14:	0802672b 	.word	0x0802672b

0800be18 <__malloc_lock>:
 800be18:	4801      	ldr	r0, [pc, #4]	@ (800be20 <__malloc_lock+0x8>)
 800be1a:	f000 b9e8 	b.w	800c1ee <__retarget_lock_acquire_recursive>
 800be1e:	bf00      	nop
 800be20:	20005d3c 	.word	0x20005d3c

0800be24 <__malloc_unlock>:
 800be24:	4801      	ldr	r0, [pc, #4]	@ (800be2c <__malloc_unlock+0x8>)
 800be26:	f000 b9e3 	b.w	800c1f0 <__retarget_lock_release_recursive>
 800be2a:	bf00      	nop
 800be2c:	20005d3c 	.word	0x20005d3c

0800be30 <siprintf>:
 800be30:	b40e      	push	{r1, r2, r3}
 800be32:	b510      	push	{r4, lr}
 800be34:	b09d      	sub	sp, #116	@ 0x74
 800be36:	ab1f      	add	r3, sp, #124	@ 0x7c
 800be38:	9002      	str	r0, [sp, #8]
 800be3a:	9006      	str	r0, [sp, #24]
 800be3c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be40:	480a      	ldr	r0, [pc, #40]	@ (800be6c <siprintf+0x3c>)
 800be42:	9107      	str	r1, [sp, #28]
 800be44:	9104      	str	r1, [sp, #16]
 800be46:	490a      	ldr	r1, [pc, #40]	@ (800be70 <siprintf+0x40>)
 800be48:	f853 2b04 	ldr.w	r2, [r3], #4
 800be4c:	9105      	str	r1, [sp, #20]
 800be4e:	2400      	movs	r4, #0
 800be50:	a902      	add	r1, sp, #8
 800be52:	6800      	ldr	r0, [r0, #0]
 800be54:	9301      	str	r3, [sp, #4]
 800be56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800be58:	f001 f8dc 	bl	800d014 <_svfiprintf_r>
 800be5c:	9b02      	ldr	r3, [sp, #8]
 800be5e:	701c      	strb	r4, [r3, #0]
 800be60:	b01d      	add	sp, #116	@ 0x74
 800be62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be66:	b003      	add	sp, #12
 800be68:	4770      	bx	lr
 800be6a:	bf00      	nop
 800be6c:	20000ccc 	.word	0x20000ccc
 800be70:	ffff0208 	.word	0xffff0208

0800be74 <std>:
 800be74:	2300      	movs	r3, #0
 800be76:	b510      	push	{r4, lr}
 800be78:	4604      	mov	r4, r0
 800be7a:	e9c0 3300 	strd	r3, r3, [r0]
 800be7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be82:	6083      	str	r3, [r0, #8]
 800be84:	8181      	strh	r1, [r0, #12]
 800be86:	6643      	str	r3, [r0, #100]	@ 0x64
 800be88:	81c2      	strh	r2, [r0, #14]
 800be8a:	6183      	str	r3, [r0, #24]
 800be8c:	4619      	mov	r1, r3
 800be8e:	2208      	movs	r2, #8
 800be90:	305c      	adds	r0, #92	@ 0x5c
 800be92:	f000 f969 	bl	800c168 <memset>
 800be96:	4b0d      	ldr	r3, [pc, #52]	@ (800becc <std+0x58>)
 800be98:	6263      	str	r3, [r4, #36]	@ 0x24
 800be9a:	4b0d      	ldr	r3, [pc, #52]	@ (800bed0 <std+0x5c>)
 800be9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800be9e:	4b0d      	ldr	r3, [pc, #52]	@ (800bed4 <std+0x60>)
 800bea0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bea2:	4b0d      	ldr	r3, [pc, #52]	@ (800bed8 <std+0x64>)
 800bea4:	6323      	str	r3, [r4, #48]	@ 0x30
 800bea6:	4b0d      	ldr	r3, [pc, #52]	@ (800bedc <std+0x68>)
 800bea8:	6224      	str	r4, [r4, #32]
 800beaa:	429c      	cmp	r4, r3
 800beac:	d006      	beq.n	800bebc <std+0x48>
 800beae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800beb2:	4294      	cmp	r4, r2
 800beb4:	d002      	beq.n	800bebc <std+0x48>
 800beb6:	33d0      	adds	r3, #208	@ 0xd0
 800beb8:	429c      	cmp	r4, r3
 800beba:	d105      	bne.n	800bec8 <std+0x54>
 800bebc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bec4:	f000 b992 	b.w	800c1ec <__retarget_lock_init_recursive>
 800bec8:	bd10      	pop	{r4, pc}
 800beca:	bf00      	nop
 800becc:	0800dced 	.word	0x0800dced
 800bed0:	0800dd0f 	.word	0x0800dd0f
 800bed4:	0800dd47 	.word	0x0800dd47
 800bed8:	0800dd6b 	.word	0x0800dd6b
 800bedc:	20005c00 	.word	0x20005c00

0800bee0 <stdio_exit_handler>:
 800bee0:	4a02      	ldr	r2, [pc, #8]	@ (800beec <stdio_exit_handler+0xc>)
 800bee2:	4903      	ldr	r1, [pc, #12]	@ (800bef0 <stdio_exit_handler+0x10>)
 800bee4:	4803      	ldr	r0, [pc, #12]	@ (800bef4 <stdio_exit_handler+0x14>)
 800bee6:	f000 b897 	b.w	800c018 <_fwalk_sglue>
 800beea:	bf00      	nop
 800beec:	20000cc0 	.word	0x20000cc0
 800bef0:	0800d599 	.word	0x0800d599
 800bef4:	20000cd0 	.word	0x20000cd0

0800bef8 <cleanup_stdio>:
 800bef8:	6841      	ldr	r1, [r0, #4]
 800befa:	4b0c      	ldr	r3, [pc, #48]	@ (800bf2c <cleanup_stdio+0x34>)
 800befc:	4299      	cmp	r1, r3
 800befe:	b510      	push	{r4, lr}
 800bf00:	4604      	mov	r4, r0
 800bf02:	d001      	beq.n	800bf08 <cleanup_stdio+0x10>
 800bf04:	f001 fb48 	bl	800d598 <_fflush_r>
 800bf08:	68a1      	ldr	r1, [r4, #8]
 800bf0a:	4b09      	ldr	r3, [pc, #36]	@ (800bf30 <cleanup_stdio+0x38>)
 800bf0c:	4299      	cmp	r1, r3
 800bf0e:	d002      	beq.n	800bf16 <cleanup_stdio+0x1e>
 800bf10:	4620      	mov	r0, r4
 800bf12:	f001 fb41 	bl	800d598 <_fflush_r>
 800bf16:	68e1      	ldr	r1, [r4, #12]
 800bf18:	4b06      	ldr	r3, [pc, #24]	@ (800bf34 <cleanup_stdio+0x3c>)
 800bf1a:	4299      	cmp	r1, r3
 800bf1c:	d004      	beq.n	800bf28 <cleanup_stdio+0x30>
 800bf1e:	4620      	mov	r0, r4
 800bf20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf24:	f001 bb38 	b.w	800d598 <_fflush_r>
 800bf28:	bd10      	pop	{r4, pc}
 800bf2a:	bf00      	nop
 800bf2c:	20005c00 	.word	0x20005c00
 800bf30:	20005c68 	.word	0x20005c68
 800bf34:	20005cd0 	.word	0x20005cd0

0800bf38 <global_stdio_init.part.0>:
 800bf38:	b510      	push	{r4, lr}
 800bf3a:	4b0b      	ldr	r3, [pc, #44]	@ (800bf68 <global_stdio_init.part.0+0x30>)
 800bf3c:	4c0b      	ldr	r4, [pc, #44]	@ (800bf6c <global_stdio_init.part.0+0x34>)
 800bf3e:	4a0c      	ldr	r2, [pc, #48]	@ (800bf70 <global_stdio_init.part.0+0x38>)
 800bf40:	601a      	str	r2, [r3, #0]
 800bf42:	4620      	mov	r0, r4
 800bf44:	2200      	movs	r2, #0
 800bf46:	2104      	movs	r1, #4
 800bf48:	f7ff ff94 	bl	800be74 <std>
 800bf4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf50:	2201      	movs	r2, #1
 800bf52:	2109      	movs	r1, #9
 800bf54:	f7ff ff8e 	bl	800be74 <std>
 800bf58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf5c:	2202      	movs	r2, #2
 800bf5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf62:	2112      	movs	r1, #18
 800bf64:	f7ff bf86 	b.w	800be74 <std>
 800bf68:	20005d38 	.word	0x20005d38
 800bf6c:	20005c00 	.word	0x20005c00
 800bf70:	0800bee1 	.word	0x0800bee1

0800bf74 <__sfp_lock_acquire>:
 800bf74:	4801      	ldr	r0, [pc, #4]	@ (800bf7c <__sfp_lock_acquire+0x8>)
 800bf76:	f000 b93a 	b.w	800c1ee <__retarget_lock_acquire_recursive>
 800bf7a:	bf00      	nop
 800bf7c:	20005d3d 	.word	0x20005d3d

0800bf80 <__sfp_lock_release>:
 800bf80:	4801      	ldr	r0, [pc, #4]	@ (800bf88 <__sfp_lock_release+0x8>)
 800bf82:	f000 b935 	b.w	800c1f0 <__retarget_lock_release_recursive>
 800bf86:	bf00      	nop
 800bf88:	20005d3d 	.word	0x20005d3d

0800bf8c <__sinit>:
 800bf8c:	b510      	push	{r4, lr}
 800bf8e:	4604      	mov	r4, r0
 800bf90:	f7ff fff0 	bl	800bf74 <__sfp_lock_acquire>
 800bf94:	6a23      	ldr	r3, [r4, #32]
 800bf96:	b11b      	cbz	r3, 800bfa0 <__sinit+0x14>
 800bf98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf9c:	f7ff bff0 	b.w	800bf80 <__sfp_lock_release>
 800bfa0:	4b04      	ldr	r3, [pc, #16]	@ (800bfb4 <__sinit+0x28>)
 800bfa2:	6223      	str	r3, [r4, #32]
 800bfa4:	4b04      	ldr	r3, [pc, #16]	@ (800bfb8 <__sinit+0x2c>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d1f5      	bne.n	800bf98 <__sinit+0xc>
 800bfac:	f7ff ffc4 	bl	800bf38 <global_stdio_init.part.0>
 800bfb0:	e7f2      	b.n	800bf98 <__sinit+0xc>
 800bfb2:	bf00      	nop
 800bfb4:	0800bef9 	.word	0x0800bef9
 800bfb8:	20005d38 	.word	0x20005d38

0800bfbc <_realloc_r>:
 800bfbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfc0:	4607      	mov	r7, r0
 800bfc2:	4614      	mov	r4, r2
 800bfc4:	460d      	mov	r5, r1
 800bfc6:	b921      	cbnz	r1, 800bfd2 <_realloc_r+0x16>
 800bfc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfcc:	4611      	mov	r1, r2
 800bfce:	f7ff bd17 	b.w	800ba00 <_malloc_r>
 800bfd2:	b92a      	cbnz	r2, 800bfe0 <_realloc_r+0x24>
 800bfd4:	f000 ff78 	bl	800cec8 <_free_r>
 800bfd8:	4625      	mov	r5, r4
 800bfda:	4628      	mov	r0, r5
 800bfdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfe0:	f001 fe7c 	bl	800dcdc <_malloc_usable_size_r>
 800bfe4:	4284      	cmp	r4, r0
 800bfe6:	4606      	mov	r6, r0
 800bfe8:	d802      	bhi.n	800bff0 <_realloc_r+0x34>
 800bfea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bfee:	d8f4      	bhi.n	800bfda <_realloc_r+0x1e>
 800bff0:	4621      	mov	r1, r4
 800bff2:	4638      	mov	r0, r7
 800bff4:	f7ff fd04 	bl	800ba00 <_malloc_r>
 800bff8:	4680      	mov	r8, r0
 800bffa:	b908      	cbnz	r0, 800c000 <_realloc_r+0x44>
 800bffc:	4645      	mov	r5, r8
 800bffe:	e7ec      	b.n	800bfda <_realloc_r+0x1e>
 800c000:	42b4      	cmp	r4, r6
 800c002:	4622      	mov	r2, r4
 800c004:	4629      	mov	r1, r5
 800c006:	bf28      	it	cs
 800c008:	4632      	movcs	r2, r6
 800c00a:	f000 f8f7 	bl	800c1fc <memcpy>
 800c00e:	4629      	mov	r1, r5
 800c010:	4638      	mov	r0, r7
 800c012:	f000 ff59 	bl	800cec8 <_free_r>
 800c016:	e7f1      	b.n	800bffc <_realloc_r+0x40>

0800c018 <_fwalk_sglue>:
 800c018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c01c:	4607      	mov	r7, r0
 800c01e:	4688      	mov	r8, r1
 800c020:	4614      	mov	r4, r2
 800c022:	2600      	movs	r6, #0
 800c024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c028:	f1b9 0901 	subs.w	r9, r9, #1
 800c02c:	d505      	bpl.n	800c03a <_fwalk_sglue+0x22>
 800c02e:	6824      	ldr	r4, [r4, #0]
 800c030:	2c00      	cmp	r4, #0
 800c032:	d1f7      	bne.n	800c024 <_fwalk_sglue+0xc>
 800c034:	4630      	mov	r0, r6
 800c036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c03a:	89ab      	ldrh	r3, [r5, #12]
 800c03c:	2b01      	cmp	r3, #1
 800c03e:	d907      	bls.n	800c050 <_fwalk_sglue+0x38>
 800c040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c044:	3301      	adds	r3, #1
 800c046:	d003      	beq.n	800c050 <_fwalk_sglue+0x38>
 800c048:	4629      	mov	r1, r5
 800c04a:	4638      	mov	r0, r7
 800c04c:	47c0      	blx	r8
 800c04e:	4306      	orrs	r6, r0
 800c050:	3568      	adds	r5, #104	@ 0x68
 800c052:	e7e9      	b.n	800c028 <_fwalk_sglue+0x10>

0800c054 <iprintf>:
 800c054:	b40f      	push	{r0, r1, r2, r3}
 800c056:	b507      	push	{r0, r1, r2, lr}
 800c058:	4906      	ldr	r1, [pc, #24]	@ (800c074 <iprintf+0x20>)
 800c05a:	ab04      	add	r3, sp, #16
 800c05c:	6808      	ldr	r0, [r1, #0]
 800c05e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c062:	6881      	ldr	r1, [r0, #8]
 800c064:	9301      	str	r3, [sp, #4]
 800c066:	f001 f8fb 	bl	800d260 <_vfiprintf_r>
 800c06a:	b003      	add	sp, #12
 800c06c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c070:	b004      	add	sp, #16
 800c072:	4770      	bx	lr
 800c074:	20000ccc 	.word	0x20000ccc

0800c078 <_puts_r>:
 800c078:	6a03      	ldr	r3, [r0, #32]
 800c07a:	b570      	push	{r4, r5, r6, lr}
 800c07c:	6884      	ldr	r4, [r0, #8]
 800c07e:	4605      	mov	r5, r0
 800c080:	460e      	mov	r6, r1
 800c082:	b90b      	cbnz	r3, 800c088 <_puts_r+0x10>
 800c084:	f7ff ff82 	bl	800bf8c <__sinit>
 800c088:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c08a:	07db      	lsls	r3, r3, #31
 800c08c:	d405      	bmi.n	800c09a <_puts_r+0x22>
 800c08e:	89a3      	ldrh	r3, [r4, #12]
 800c090:	0598      	lsls	r0, r3, #22
 800c092:	d402      	bmi.n	800c09a <_puts_r+0x22>
 800c094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c096:	f000 f8aa 	bl	800c1ee <__retarget_lock_acquire_recursive>
 800c09a:	89a3      	ldrh	r3, [r4, #12]
 800c09c:	0719      	lsls	r1, r3, #28
 800c09e:	d502      	bpl.n	800c0a6 <_puts_r+0x2e>
 800c0a0:	6923      	ldr	r3, [r4, #16]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d135      	bne.n	800c112 <_puts_r+0x9a>
 800c0a6:	4621      	mov	r1, r4
 800c0a8:	4628      	mov	r0, r5
 800c0aa:	f001 fea1 	bl	800ddf0 <__swsetup_r>
 800c0ae:	b380      	cbz	r0, 800c112 <_puts_r+0x9a>
 800c0b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c0b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c0b6:	07da      	lsls	r2, r3, #31
 800c0b8:	d405      	bmi.n	800c0c6 <_puts_r+0x4e>
 800c0ba:	89a3      	ldrh	r3, [r4, #12]
 800c0bc:	059b      	lsls	r3, r3, #22
 800c0be:	d402      	bmi.n	800c0c6 <_puts_r+0x4e>
 800c0c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c0c2:	f000 f895 	bl	800c1f0 <__retarget_lock_release_recursive>
 800c0c6:	4628      	mov	r0, r5
 800c0c8:	bd70      	pop	{r4, r5, r6, pc}
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	da04      	bge.n	800c0d8 <_puts_r+0x60>
 800c0ce:	69a2      	ldr	r2, [r4, #24]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	dc17      	bgt.n	800c104 <_puts_r+0x8c>
 800c0d4:	290a      	cmp	r1, #10
 800c0d6:	d015      	beq.n	800c104 <_puts_r+0x8c>
 800c0d8:	6823      	ldr	r3, [r4, #0]
 800c0da:	1c5a      	adds	r2, r3, #1
 800c0dc:	6022      	str	r2, [r4, #0]
 800c0de:	7019      	strb	r1, [r3, #0]
 800c0e0:	68a3      	ldr	r3, [r4, #8]
 800c0e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	60a3      	str	r3, [r4, #8]
 800c0ea:	2900      	cmp	r1, #0
 800c0ec:	d1ed      	bne.n	800c0ca <_puts_r+0x52>
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	da11      	bge.n	800c116 <_puts_r+0x9e>
 800c0f2:	4622      	mov	r2, r4
 800c0f4:	210a      	movs	r1, #10
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	f001 fe3b 	bl	800dd72 <__swbuf_r>
 800c0fc:	3001      	adds	r0, #1
 800c0fe:	d0d7      	beq.n	800c0b0 <_puts_r+0x38>
 800c100:	250a      	movs	r5, #10
 800c102:	e7d7      	b.n	800c0b4 <_puts_r+0x3c>
 800c104:	4622      	mov	r2, r4
 800c106:	4628      	mov	r0, r5
 800c108:	f001 fe33 	bl	800dd72 <__swbuf_r>
 800c10c:	3001      	adds	r0, #1
 800c10e:	d1e7      	bne.n	800c0e0 <_puts_r+0x68>
 800c110:	e7ce      	b.n	800c0b0 <_puts_r+0x38>
 800c112:	3e01      	subs	r6, #1
 800c114:	e7e4      	b.n	800c0e0 <_puts_r+0x68>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	1c5a      	adds	r2, r3, #1
 800c11a:	6022      	str	r2, [r4, #0]
 800c11c:	220a      	movs	r2, #10
 800c11e:	701a      	strb	r2, [r3, #0]
 800c120:	e7ee      	b.n	800c100 <_puts_r+0x88>
	...

0800c124 <puts>:
 800c124:	4b02      	ldr	r3, [pc, #8]	@ (800c130 <puts+0xc>)
 800c126:	4601      	mov	r1, r0
 800c128:	6818      	ldr	r0, [r3, #0]
 800c12a:	f7ff bfa5 	b.w	800c078 <_puts_r>
 800c12e:	bf00      	nop
 800c130:	20000ccc 	.word	0x20000ccc

0800c134 <memmove>:
 800c134:	4288      	cmp	r0, r1
 800c136:	b510      	push	{r4, lr}
 800c138:	eb01 0402 	add.w	r4, r1, r2
 800c13c:	d902      	bls.n	800c144 <memmove+0x10>
 800c13e:	4284      	cmp	r4, r0
 800c140:	4623      	mov	r3, r4
 800c142:	d807      	bhi.n	800c154 <memmove+0x20>
 800c144:	1e43      	subs	r3, r0, #1
 800c146:	42a1      	cmp	r1, r4
 800c148:	d008      	beq.n	800c15c <memmove+0x28>
 800c14a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c14e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c152:	e7f8      	b.n	800c146 <memmove+0x12>
 800c154:	4402      	add	r2, r0
 800c156:	4601      	mov	r1, r0
 800c158:	428a      	cmp	r2, r1
 800c15a:	d100      	bne.n	800c15e <memmove+0x2a>
 800c15c:	bd10      	pop	{r4, pc}
 800c15e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c162:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c166:	e7f7      	b.n	800c158 <memmove+0x24>

0800c168 <memset>:
 800c168:	4402      	add	r2, r0
 800c16a:	4603      	mov	r3, r0
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d100      	bne.n	800c172 <memset+0xa>
 800c170:	4770      	bx	lr
 800c172:	f803 1b01 	strb.w	r1, [r3], #1
 800c176:	e7f9      	b.n	800c16c <memset+0x4>

0800c178 <_sbrk_r>:
 800c178:	b538      	push	{r3, r4, r5, lr}
 800c17a:	4d06      	ldr	r5, [pc, #24]	@ (800c194 <_sbrk_r+0x1c>)
 800c17c:	2300      	movs	r3, #0
 800c17e:	4604      	mov	r4, r0
 800c180:	4608      	mov	r0, r1
 800c182:	602b      	str	r3, [r5, #0]
 800c184:	f7f5 f8e6 	bl	8001354 <_sbrk>
 800c188:	1c43      	adds	r3, r0, #1
 800c18a:	d102      	bne.n	800c192 <_sbrk_r+0x1a>
 800c18c:	682b      	ldr	r3, [r5, #0]
 800c18e:	b103      	cbz	r3, 800c192 <_sbrk_r+0x1a>
 800c190:	6023      	str	r3, [r4, #0]
 800c192:	bd38      	pop	{r3, r4, r5, pc}
 800c194:	20005d40 	.word	0x20005d40

0800c198 <__errno>:
 800c198:	4b01      	ldr	r3, [pc, #4]	@ (800c1a0 <__errno+0x8>)
 800c19a:	6818      	ldr	r0, [r3, #0]
 800c19c:	4770      	bx	lr
 800c19e:	bf00      	nop
 800c1a0:	20000ccc 	.word	0x20000ccc

0800c1a4 <__libc_init_array>:
 800c1a4:	b570      	push	{r4, r5, r6, lr}
 800c1a6:	4d0d      	ldr	r5, [pc, #52]	@ (800c1dc <__libc_init_array+0x38>)
 800c1a8:	4c0d      	ldr	r4, [pc, #52]	@ (800c1e0 <__libc_init_array+0x3c>)
 800c1aa:	1b64      	subs	r4, r4, r5
 800c1ac:	10a4      	asrs	r4, r4, #2
 800c1ae:	2600      	movs	r6, #0
 800c1b0:	42a6      	cmp	r6, r4
 800c1b2:	d109      	bne.n	800c1c8 <__libc_init_array+0x24>
 800c1b4:	4d0b      	ldr	r5, [pc, #44]	@ (800c1e4 <__libc_init_array+0x40>)
 800c1b6:	4c0c      	ldr	r4, [pc, #48]	@ (800c1e8 <__libc_init_array+0x44>)
 800c1b8:	f002 f95e 	bl	800e478 <_init>
 800c1bc:	1b64      	subs	r4, r4, r5
 800c1be:	10a4      	asrs	r4, r4, #2
 800c1c0:	2600      	movs	r6, #0
 800c1c2:	42a6      	cmp	r6, r4
 800c1c4:	d105      	bne.n	800c1d2 <__libc_init_array+0x2e>
 800c1c6:	bd70      	pop	{r4, r5, r6, pc}
 800c1c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1cc:	4798      	blx	r3
 800c1ce:	3601      	adds	r6, #1
 800c1d0:	e7ee      	b.n	800c1b0 <__libc_init_array+0xc>
 800c1d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1d6:	4798      	blx	r3
 800c1d8:	3601      	adds	r6, #1
 800c1da:	e7f2      	b.n	800c1c2 <__libc_init_array+0x1e>
 800c1dc:	08026a9c 	.word	0x08026a9c
 800c1e0:	08026a9c 	.word	0x08026a9c
 800c1e4:	08026a9c 	.word	0x08026a9c
 800c1e8:	08026aa0 	.word	0x08026aa0

0800c1ec <__retarget_lock_init_recursive>:
 800c1ec:	4770      	bx	lr

0800c1ee <__retarget_lock_acquire_recursive>:
 800c1ee:	4770      	bx	lr

0800c1f0 <__retarget_lock_release_recursive>:
 800c1f0:	4770      	bx	lr
	...

0800c1f4 <_localeconv_r>:
 800c1f4:	4800      	ldr	r0, [pc, #0]	@ (800c1f8 <_localeconv_r+0x4>)
 800c1f6:	4770      	bx	lr
 800c1f8:	20000e0c 	.word	0x20000e0c

0800c1fc <memcpy>:
 800c1fc:	440a      	add	r2, r1
 800c1fe:	4291      	cmp	r1, r2
 800c200:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c204:	d100      	bne.n	800c208 <memcpy+0xc>
 800c206:	4770      	bx	lr
 800c208:	b510      	push	{r4, lr}
 800c20a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c20e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c212:	4291      	cmp	r1, r2
 800c214:	d1f9      	bne.n	800c20a <memcpy+0xe>
 800c216:	bd10      	pop	{r4, pc}

0800c218 <quorem>:
 800c218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c21c:	6903      	ldr	r3, [r0, #16]
 800c21e:	690c      	ldr	r4, [r1, #16]
 800c220:	42a3      	cmp	r3, r4
 800c222:	4607      	mov	r7, r0
 800c224:	db7e      	blt.n	800c324 <quorem+0x10c>
 800c226:	3c01      	subs	r4, #1
 800c228:	f101 0814 	add.w	r8, r1, #20
 800c22c:	00a3      	lsls	r3, r4, #2
 800c22e:	f100 0514 	add.w	r5, r0, #20
 800c232:	9300      	str	r3, [sp, #0]
 800c234:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c238:	9301      	str	r3, [sp, #4]
 800c23a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c23e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c242:	3301      	adds	r3, #1
 800c244:	429a      	cmp	r2, r3
 800c246:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c24a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c24e:	d32e      	bcc.n	800c2ae <quorem+0x96>
 800c250:	f04f 0a00 	mov.w	sl, #0
 800c254:	46c4      	mov	ip, r8
 800c256:	46ae      	mov	lr, r5
 800c258:	46d3      	mov	fp, sl
 800c25a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c25e:	b298      	uxth	r0, r3
 800c260:	fb06 a000 	mla	r0, r6, r0, sl
 800c264:	0c02      	lsrs	r2, r0, #16
 800c266:	0c1b      	lsrs	r3, r3, #16
 800c268:	fb06 2303 	mla	r3, r6, r3, r2
 800c26c:	f8de 2000 	ldr.w	r2, [lr]
 800c270:	b280      	uxth	r0, r0
 800c272:	b292      	uxth	r2, r2
 800c274:	1a12      	subs	r2, r2, r0
 800c276:	445a      	add	r2, fp
 800c278:	f8de 0000 	ldr.w	r0, [lr]
 800c27c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c280:	b29b      	uxth	r3, r3
 800c282:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c286:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c28a:	b292      	uxth	r2, r2
 800c28c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c290:	45e1      	cmp	r9, ip
 800c292:	f84e 2b04 	str.w	r2, [lr], #4
 800c296:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c29a:	d2de      	bcs.n	800c25a <quorem+0x42>
 800c29c:	9b00      	ldr	r3, [sp, #0]
 800c29e:	58eb      	ldr	r3, [r5, r3]
 800c2a0:	b92b      	cbnz	r3, 800c2ae <quorem+0x96>
 800c2a2:	9b01      	ldr	r3, [sp, #4]
 800c2a4:	3b04      	subs	r3, #4
 800c2a6:	429d      	cmp	r5, r3
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	d32f      	bcc.n	800c30c <quorem+0xf4>
 800c2ac:	613c      	str	r4, [r7, #16]
 800c2ae:	4638      	mov	r0, r7
 800c2b0:	f001 fc0c 	bl	800dacc <__mcmp>
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	db25      	blt.n	800c304 <quorem+0xec>
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c2c0:	f8d1 c000 	ldr.w	ip, [r1]
 800c2c4:	fa1f fe82 	uxth.w	lr, r2
 800c2c8:	fa1f f38c 	uxth.w	r3, ip
 800c2cc:	eba3 030e 	sub.w	r3, r3, lr
 800c2d0:	4403      	add	r3, r0
 800c2d2:	0c12      	lsrs	r2, r2, #16
 800c2d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c2d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c2dc:	b29b      	uxth	r3, r3
 800c2de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2e2:	45c1      	cmp	r9, r8
 800c2e4:	f841 3b04 	str.w	r3, [r1], #4
 800c2e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c2ec:	d2e6      	bcs.n	800c2bc <quorem+0xa4>
 800c2ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c2f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c2f6:	b922      	cbnz	r2, 800c302 <quorem+0xea>
 800c2f8:	3b04      	subs	r3, #4
 800c2fa:	429d      	cmp	r5, r3
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	d30b      	bcc.n	800c318 <quorem+0x100>
 800c300:	613c      	str	r4, [r7, #16]
 800c302:	3601      	adds	r6, #1
 800c304:	4630      	mov	r0, r6
 800c306:	b003      	add	sp, #12
 800c308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30c:	6812      	ldr	r2, [r2, #0]
 800c30e:	3b04      	subs	r3, #4
 800c310:	2a00      	cmp	r2, #0
 800c312:	d1cb      	bne.n	800c2ac <quorem+0x94>
 800c314:	3c01      	subs	r4, #1
 800c316:	e7c6      	b.n	800c2a6 <quorem+0x8e>
 800c318:	6812      	ldr	r2, [r2, #0]
 800c31a:	3b04      	subs	r3, #4
 800c31c:	2a00      	cmp	r2, #0
 800c31e:	d1ef      	bne.n	800c300 <quorem+0xe8>
 800c320:	3c01      	subs	r4, #1
 800c322:	e7ea      	b.n	800c2fa <quorem+0xe2>
 800c324:	2000      	movs	r0, #0
 800c326:	e7ee      	b.n	800c306 <quorem+0xee>

0800c328 <_dtoa_r>:
 800c328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c32c:	69c7      	ldr	r7, [r0, #28]
 800c32e:	b097      	sub	sp, #92	@ 0x5c
 800c330:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c334:	ec55 4b10 	vmov	r4, r5, d0
 800c338:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c33a:	9107      	str	r1, [sp, #28]
 800c33c:	4681      	mov	r9, r0
 800c33e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c340:	9311      	str	r3, [sp, #68]	@ 0x44
 800c342:	b97f      	cbnz	r7, 800c364 <_dtoa_r+0x3c>
 800c344:	2010      	movs	r0, #16
 800c346:	f7ff fb31 	bl	800b9ac <malloc>
 800c34a:	4602      	mov	r2, r0
 800c34c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c350:	b920      	cbnz	r0, 800c35c <_dtoa_r+0x34>
 800c352:	4ba9      	ldr	r3, [pc, #676]	@ (800c5f8 <_dtoa_r+0x2d0>)
 800c354:	21ef      	movs	r1, #239	@ 0xef
 800c356:	48a9      	ldr	r0, [pc, #676]	@ (800c5fc <_dtoa_r+0x2d4>)
 800c358:	f001 fe6a 	bl	800e030 <__assert_func>
 800c35c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c360:	6007      	str	r7, [r0, #0]
 800c362:	60c7      	str	r7, [r0, #12]
 800c364:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c368:	6819      	ldr	r1, [r3, #0]
 800c36a:	b159      	cbz	r1, 800c384 <_dtoa_r+0x5c>
 800c36c:	685a      	ldr	r2, [r3, #4]
 800c36e:	604a      	str	r2, [r1, #4]
 800c370:	2301      	movs	r3, #1
 800c372:	4093      	lsls	r3, r2
 800c374:	608b      	str	r3, [r1, #8]
 800c376:	4648      	mov	r0, r9
 800c378:	f001 f976 	bl	800d668 <_Bfree>
 800c37c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c380:	2200      	movs	r2, #0
 800c382:	601a      	str	r2, [r3, #0]
 800c384:	1e2b      	subs	r3, r5, #0
 800c386:	bfb9      	ittee	lt
 800c388:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c38c:	9305      	strlt	r3, [sp, #20]
 800c38e:	2300      	movge	r3, #0
 800c390:	6033      	strge	r3, [r6, #0]
 800c392:	9f05      	ldr	r7, [sp, #20]
 800c394:	4b9a      	ldr	r3, [pc, #616]	@ (800c600 <_dtoa_r+0x2d8>)
 800c396:	bfbc      	itt	lt
 800c398:	2201      	movlt	r2, #1
 800c39a:	6032      	strlt	r2, [r6, #0]
 800c39c:	43bb      	bics	r3, r7
 800c39e:	d112      	bne.n	800c3c6 <_dtoa_r+0x9e>
 800c3a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c3a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c3a6:	6013      	str	r3, [r2, #0]
 800c3a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c3ac:	4323      	orrs	r3, r4
 800c3ae:	f000 855a 	beq.w	800ce66 <_dtoa_r+0xb3e>
 800c3b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c614 <_dtoa_r+0x2ec>
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	f000 855c 	beq.w	800ce76 <_dtoa_r+0xb4e>
 800c3be:	f10a 0303 	add.w	r3, sl, #3
 800c3c2:	f000 bd56 	b.w	800ce72 <_dtoa_r+0xb4a>
 800c3c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	ec51 0b17 	vmov	r0, r1, d7
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c3d6:	f7f4 fb77 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3da:	4680      	mov	r8, r0
 800c3dc:	b158      	cbz	r0, 800c3f6 <_dtoa_r+0xce>
 800c3de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	6013      	str	r3, [r2, #0]
 800c3e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3e6:	b113      	cbz	r3, 800c3ee <_dtoa_r+0xc6>
 800c3e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3ea:	4b86      	ldr	r3, [pc, #536]	@ (800c604 <_dtoa_r+0x2dc>)
 800c3ec:	6013      	str	r3, [r2, #0]
 800c3ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c618 <_dtoa_r+0x2f0>
 800c3f2:	f000 bd40 	b.w	800ce76 <_dtoa_r+0xb4e>
 800c3f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c3fa:	aa14      	add	r2, sp, #80	@ 0x50
 800c3fc:	a915      	add	r1, sp, #84	@ 0x54
 800c3fe:	4648      	mov	r0, r9
 800c400:	f001 fc14 	bl	800dc2c <__d2b>
 800c404:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c408:	9002      	str	r0, [sp, #8]
 800c40a:	2e00      	cmp	r6, #0
 800c40c:	d078      	beq.n	800c500 <_dtoa_r+0x1d8>
 800c40e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c410:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c418:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c41c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c420:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c424:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c428:	4619      	mov	r1, r3
 800c42a:	2200      	movs	r2, #0
 800c42c:	4b76      	ldr	r3, [pc, #472]	@ (800c608 <_dtoa_r+0x2e0>)
 800c42e:	f7f3 ff2b 	bl	8000288 <__aeabi_dsub>
 800c432:	a36b      	add	r3, pc, #428	@ (adr r3, 800c5e0 <_dtoa_r+0x2b8>)
 800c434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c438:	f7f4 f8de 	bl	80005f8 <__aeabi_dmul>
 800c43c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c5e8 <_dtoa_r+0x2c0>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	f7f3 ff23 	bl	800028c <__adddf3>
 800c446:	4604      	mov	r4, r0
 800c448:	4630      	mov	r0, r6
 800c44a:	460d      	mov	r5, r1
 800c44c:	f7f4 f86a 	bl	8000524 <__aeabi_i2d>
 800c450:	a367      	add	r3, pc, #412	@ (adr r3, 800c5f0 <_dtoa_r+0x2c8>)
 800c452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c456:	f7f4 f8cf 	bl	80005f8 <__aeabi_dmul>
 800c45a:	4602      	mov	r2, r0
 800c45c:	460b      	mov	r3, r1
 800c45e:	4620      	mov	r0, r4
 800c460:	4629      	mov	r1, r5
 800c462:	f7f3 ff13 	bl	800028c <__adddf3>
 800c466:	4604      	mov	r4, r0
 800c468:	460d      	mov	r5, r1
 800c46a:	f7f4 fb75 	bl	8000b58 <__aeabi_d2iz>
 800c46e:	2200      	movs	r2, #0
 800c470:	4607      	mov	r7, r0
 800c472:	2300      	movs	r3, #0
 800c474:	4620      	mov	r0, r4
 800c476:	4629      	mov	r1, r5
 800c478:	f7f4 fb30 	bl	8000adc <__aeabi_dcmplt>
 800c47c:	b140      	cbz	r0, 800c490 <_dtoa_r+0x168>
 800c47e:	4638      	mov	r0, r7
 800c480:	f7f4 f850 	bl	8000524 <__aeabi_i2d>
 800c484:	4622      	mov	r2, r4
 800c486:	462b      	mov	r3, r5
 800c488:	f7f4 fb1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c48c:	b900      	cbnz	r0, 800c490 <_dtoa_r+0x168>
 800c48e:	3f01      	subs	r7, #1
 800c490:	2f16      	cmp	r7, #22
 800c492:	d852      	bhi.n	800c53a <_dtoa_r+0x212>
 800c494:	4b5d      	ldr	r3, [pc, #372]	@ (800c60c <_dtoa_r+0x2e4>)
 800c496:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c4a2:	f7f4 fb1b 	bl	8000adc <__aeabi_dcmplt>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d049      	beq.n	800c53e <_dtoa_r+0x216>
 800c4aa:	3f01      	subs	r7, #1
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800c4b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c4b2:	1b9b      	subs	r3, r3, r6
 800c4b4:	1e5a      	subs	r2, r3, #1
 800c4b6:	bf45      	ittet	mi
 800c4b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c4bc:	9300      	strmi	r3, [sp, #0]
 800c4be:	2300      	movpl	r3, #0
 800c4c0:	2300      	movmi	r3, #0
 800c4c2:	9206      	str	r2, [sp, #24]
 800c4c4:	bf54      	ite	pl
 800c4c6:	9300      	strpl	r3, [sp, #0]
 800c4c8:	9306      	strmi	r3, [sp, #24]
 800c4ca:	2f00      	cmp	r7, #0
 800c4cc:	db39      	blt.n	800c542 <_dtoa_r+0x21a>
 800c4ce:	9b06      	ldr	r3, [sp, #24]
 800c4d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c4d2:	443b      	add	r3, r7
 800c4d4:	9306      	str	r3, [sp, #24]
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	9308      	str	r3, [sp, #32]
 800c4da:	9b07      	ldr	r3, [sp, #28]
 800c4dc:	2b09      	cmp	r3, #9
 800c4de:	d863      	bhi.n	800c5a8 <_dtoa_r+0x280>
 800c4e0:	2b05      	cmp	r3, #5
 800c4e2:	bfc4      	itt	gt
 800c4e4:	3b04      	subgt	r3, #4
 800c4e6:	9307      	strgt	r3, [sp, #28]
 800c4e8:	9b07      	ldr	r3, [sp, #28]
 800c4ea:	f1a3 0302 	sub.w	r3, r3, #2
 800c4ee:	bfcc      	ite	gt
 800c4f0:	2400      	movgt	r4, #0
 800c4f2:	2401      	movle	r4, #1
 800c4f4:	2b03      	cmp	r3, #3
 800c4f6:	d863      	bhi.n	800c5c0 <_dtoa_r+0x298>
 800c4f8:	e8df f003 	tbb	[pc, r3]
 800c4fc:	2b375452 	.word	0x2b375452
 800c500:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c504:	441e      	add	r6, r3
 800c506:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c50a:	2b20      	cmp	r3, #32
 800c50c:	bfc1      	itttt	gt
 800c50e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c512:	409f      	lslgt	r7, r3
 800c514:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c518:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c51c:	bfd6      	itet	le
 800c51e:	f1c3 0320 	rsble	r3, r3, #32
 800c522:	ea47 0003 	orrgt.w	r0, r7, r3
 800c526:	fa04 f003 	lslle.w	r0, r4, r3
 800c52a:	f7f3 ffeb 	bl	8000504 <__aeabi_ui2d>
 800c52e:	2201      	movs	r2, #1
 800c530:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c534:	3e01      	subs	r6, #1
 800c536:	9212      	str	r2, [sp, #72]	@ 0x48
 800c538:	e776      	b.n	800c428 <_dtoa_r+0x100>
 800c53a:	2301      	movs	r3, #1
 800c53c:	e7b7      	b.n	800c4ae <_dtoa_r+0x186>
 800c53e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c540:	e7b6      	b.n	800c4b0 <_dtoa_r+0x188>
 800c542:	9b00      	ldr	r3, [sp, #0]
 800c544:	1bdb      	subs	r3, r3, r7
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	427b      	negs	r3, r7
 800c54a:	9308      	str	r3, [sp, #32]
 800c54c:	2300      	movs	r3, #0
 800c54e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c550:	e7c3      	b.n	800c4da <_dtoa_r+0x1b2>
 800c552:	2301      	movs	r3, #1
 800c554:	9309      	str	r3, [sp, #36]	@ 0x24
 800c556:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c558:	eb07 0b03 	add.w	fp, r7, r3
 800c55c:	f10b 0301 	add.w	r3, fp, #1
 800c560:	2b01      	cmp	r3, #1
 800c562:	9303      	str	r3, [sp, #12]
 800c564:	bfb8      	it	lt
 800c566:	2301      	movlt	r3, #1
 800c568:	e006      	b.n	800c578 <_dtoa_r+0x250>
 800c56a:	2301      	movs	r3, #1
 800c56c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c56e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c570:	2b00      	cmp	r3, #0
 800c572:	dd28      	ble.n	800c5c6 <_dtoa_r+0x29e>
 800c574:	469b      	mov	fp, r3
 800c576:	9303      	str	r3, [sp, #12]
 800c578:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c57c:	2100      	movs	r1, #0
 800c57e:	2204      	movs	r2, #4
 800c580:	f102 0514 	add.w	r5, r2, #20
 800c584:	429d      	cmp	r5, r3
 800c586:	d926      	bls.n	800c5d6 <_dtoa_r+0x2ae>
 800c588:	6041      	str	r1, [r0, #4]
 800c58a:	4648      	mov	r0, r9
 800c58c:	f001 f82c 	bl	800d5e8 <_Balloc>
 800c590:	4682      	mov	sl, r0
 800c592:	2800      	cmp	r0, #0
 800c594:	d142      	bne.n	800c61c <_dtoa_r+0x2f4>
 800c596:	4b1e      	ldr	r3, [pc, #120]	@ (800c610 <_dtoa_r+0x2e8>)
 800c598:	4602      	mov	r2, r0
 800c59a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c59e:	e6da      	b.n	800c356 <_dtoa_r+0x2e>
 800c5a0:	2300      	movs	r3, #0
 800c5a2:	e7e3      	b.n	800c56c <_dtoa_r+0x244>
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	e7d5      	b.n	800c554 <_dtoa_r+0x22c>
 800c5a8:	2401      	movs	r4, #1
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	9307      	str	r3, [sp, #28]
 800c5ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800c5b0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c5ba:	2312      	movs	r3, #18
 800c5bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c5be:	e7db      	b.n	800c578 <_dtoa_r+0x250>
 800c5c0:	2301      	movs	r3, #1
 800c5c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5c4:	e7f4      	b.n	800c5b0 <_dtoa_r+0x288>
 800c5c6:	f04f 0b01 	mov.w	fp, #1
 800c5ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800c5ce:	465b      	mov	r3, fp
 800c5d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c5d4:	e7d0      	b.n	800c578 <_dtoa_r+0x250>
 800c5d6:	3101      	adds	r1, #1
 800c5d8:	0052      	lsls	r2, r2, #1
 800c5da:	e7d1      	b.n	800c580 <_dtoa_r+0x258>
 800c5dc:	f3af 8000 	nop.w
 800c5e0:	636f4361 	.word	0x636f4361
 800c5e4:	3fd287a7 	.word	0x3fd287a7
 800c5e8:	8b60c8b3 	.word	0x8b60c8b3
 800c5ec:	3fc68a28 	.word	0x3fc68a28
 800c5f0:	509f79fb 	.word	0x509f79fb
 800c5f4:	3fd34413 	.word	0x3fd34413
 800c5f8:	08026749 	.word	0x08026749
 800c5fc:	08026760 	.word	0x08026760
 800c600:	7ff00000 	.word	0x7ff00000
 800c604:	08026719 	.word	0x08026719
 800c608:	3ff80000 	.word	0x3ff80000
 800c60c:	080268b0 	.word	0x080268b0
 800c610:	080267b8 	.word	0x080267b8
 800c614:	08026745 	.word	0x08026745
 800c618:	08026718 	.word	0x08026718
 800c61c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c620:	6018      	str	r0, [r3, #0]
 800c622:	9b03      	ldr	r3, [sp, #12]
 800c624:	2b0e      	cmp	r3, #14
 800c626:	f200 80a1 	bhi.w	800c76c <_dtoa_r+0x444>
 800c62a:	2c00      	cmp	r4, #0
 800c62c:	f000 809e 	beq.w	800c76c <_dtoa_r+0x444>
 800c630:	2f00      	cmp	r7, #0
 800c632:	dd33      	ble.n	800c69c <_dtoa_r+0x374>
 800c634:	4b9c      	ldr	r3, [pc, #624]	@ (800c8a8 <_dtoa_r+0x580>)
 800c636:	f007 020f 	and.w	r2, r7, #15
 800c63a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c63e:	ed93 7b00 	vldr	d7, [r3]
 800c642:	05f8      	lsls	r0, r7, #23
 800c644:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c648:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c64c:	d516      	bpl.n	800c67c <_dtoa_r+0x354>
 800c64e:	4b97      	ldr	r3, [pc, #604]	@ (800c8ac <_dtoa_r+0x584>)
 800c650:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c654:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c658:	f7f4 f8f8 	bl	800084c <__aeabi_ddiv>
 800c65c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c660:	f004 040f 	and.w	r4, r4, #15
 800c664:	2603      	movs	r6, #3
 800c666:	4d91      	ldr	r5, [pc, #580]	@ (800c8ac <_dtoa_r+0x584>)
 800c668:	b954      	cbnz	r4, 800c680 <_dtoa_r+0x358>
 800c66a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c66e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c672:	f7f4 f8eb 	bl	800084c <__aeabi_ddiv>
 800c676:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c67a:	e028      	b.n	800c6ce <_dtoa_r+0x3a6>
 800c67c:	2602      	movs	r6, #2
 800c67e:	e7f2      	b.n	800c666 <_dtoa_r+0x33e>
 800c680:	07e1      	lsls	r1, r4, #31
 800c682:	d508      	bpl.n	800c696 <_dtoa_r+0x36e>
 800c684:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c688:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c68c:	f7f3 ffb4 	bl	80005f8 <__aeabi_dmul>
 800c690:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c694:	3601      	adds	r6, #1
 800c696:	1064      	asrs	r4, r4, #1
 800c698:	3508      	adds	r5, #8
 800c69a:	e7e5      	b.n	800c668 <_dtoa_r+0x340>
 800c69c:	f000 80af 	beq.w	800c7fe <_dtoa_r+0x4d6>
 800c6a0:	427c      	negs	r4, r7
 800c6a2:	4b81      	ldr	r3, [pc, #516]	@ (800c8a8 <_dtoa_r+0x580>)
 800c6a4:	4d81      	ldr	r5, [pc, #516]	@ (800c8ac <_dtoa_r+0x584>)
 800c6a6:	f004 020f 	and.w	r2, r4, #15
 800c6aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c6b6:	f7f3 ff9f 	bl	80005f8 <__aeabi_dmul>
 800c6ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6be:	1124      	asrs	r4, r4, #4
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	2602      	movs	r6, #2
 800c6c4:	2c00      	cmp	r4, #0
 800c6c6:	f040 808f 	bne.w	800c7e8 <_dtoa_r+0x4c0>
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d1d3      	bne.n	800c676 <_dtoa_r+0x34e>
 800c6ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	f000 8094 	beq.w	800c802 <_dtoa_r+0x4da>
 800c6da:	4b75      	ldr	r3, [pc, #468]	@ (800c8b0 <_dtoa_r+0x588>)
 800c6dc:	2200      	movs	r2, #0
 800c6de:	4620      	mov	r0, r4
 800c6e0:	4629      	mov	r1, r5
 800c6e2:	f7f4 f9fb 	bl	8000adc <__aeabi_dcmplt>
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f000 808b 	beq.w	800c802 <_dtoa_r+0x4da>
 800c6ec:	9b03      	ldr	r3, [sp, #12]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	f000 8087 	beq.w	800c802 <_dtoa_r+0x4da>
 800c6f4:	f1bb 0f00 	cmp.w	fp, #0
 800c6f8:	dd34      	ble.n	800c764 <_dtoa_r+0x43c>
 800c6fa:	4620      	mov	r0, r4
 800c6fc:	4b6d      	ldr	r3, [pc, #436]	@ (800c8b4 <_dtoa_r+0x58c>)
 800c6fe:	2200      	movs	r2, #0
 800c700:	4629      	mov	r1, r5
 800c702:	f7f3 ff79 	bl	80005f8 <__aeabi_dmul>
 800c706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c70a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c70e:	3601      	adds	r6, #1
 800c710:	465c      	mov	r4, fp
 800c712:	4630      	mov	r0, r6
 800c714:	f7f3 ff06 	bl	8000524 <__aeabi_i2d>
 800c718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c71c:	f7f3 ff6c 	bl	80005f8 <__aeabi_dmul>
 800c720:	4b65      	ldr	r3, [pc, #404]	@ (800c8b8 <_dtoa_r+0x590>)
 800c722:	2200      	movs	r2, #0
 800c724:	f7f3 fdb2 	bl	800028c <__adddf3>
 800c728:	4605      	mov	r5, r0
 800c72a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c72e:	2c00      	cmp	r4, #0
 800c730:	d16a      	bne.n	800c808 <_dtoa_r+0x4e0>
 800c732:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c736:	4b61      	ldr	r3, [pc, #388]	@ (800c8bc <_dtoa_r+0x594>)
 800c738:	2200      	movs	r2, #0
 800c73a:	f7f3 fda5 	bl	8000288 <__aeabi_dsub>
 800c73e:	4602      	mov	r2, r0
 800c740:	460b      	mov	r3, r1
 800c742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c746:	462a      	mov	r2, r5
 800c748:	4633      	mov	r3, r6
 800c74a:	f7f4 f9e5 	bl	8000b18 <__aeabi_dcmpgt>
 800c74e:	2800      	cmp	r0, #0
 800c750:	f040 8298 	bne.w	800cc84 <_dtoa_r+0x95c>
 800c754:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c758:	462a      	mov	r2, r5
 800c75a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c75e:	f7f4 f9bd 	bl	8000adc <__aeabi_dcmplt>
 800c762:	bb38      	cbnz	r0, 800c7b4 <_dtoa_r+0x48c>
 800c764:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c768:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c76c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c76e:	2b00      	cmp	r3, #0
 800c770:	f2c0 8157 	blt.w	800ca22 <_dtoa_r+0x6fa>
 800c774:	2f0e      	cmp	r7, #14
 800c776:	f300 8154 	bgt.w	800ca22 <_dtoa_r+0x6fa>
 800c77a:	4b4b      	ldr	r3, [pc, #300]	@ (800c8a8 <_dtoa_r+0x580>)
 800c77c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c780:	ed93 7b00 	vldr	d7, [r3]
 800c784:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c786:	2b00      	cmp	r3, #0
 800c788:	ed8d 7b00 	vstr	d7, [sp]
 800c78c:	f280 80e5 	bge.w	800c95a <_dtoa_r+0x632>
 800c790:	9b03      	ldr	r3, [sp, #12]
 800c792:	2b00      	cmp	r3, #0
 800c794:	f300 80e1 	bgt.w	800c95a <_dtoa_r+0x632>
 800c798:	d10c      	bne.n	800c7b4 <_dtoa_r+0x48c>
 800c79a:	4b48      	ldr	r3, [pc, #288]	@ (800c8bc <_dtoa_r+0x594>)
 800c79c:	2200      	movs	r2, #0
 800c79e:	ec51 0b17 	vmov	r0, r1, d7
 800c7a2:	f7f3 ff29 	bl	80005f8 <__aeabi_dmul>
 800c7a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7aa:	f7f4 f9ab 	bl	8000b04 <__aeabi_dcmpge>
 800c7ae:	2800      	cmp	r0, #0
 800c7b0:	f000 8266 	beq.w	800cc80 <_dtoa_r+0x958>
 800c7b4:	2400      	movs	r4, #0
 800c7b6:	4625      	mov	r5, r4
 800c7b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c7ba:	4656      	mov	r6, sl
 800c7bc:	ea6f 0803 	mvn.w	r8, r3
 800c7c0:	2700      	movs	r7, #0
 800c7c2:	4621      	mov	r1, r4
 800c7c4:	4648      	mov	r0, r9
 800c7c6:	f000 ff4f 	bl	800d668 <_Bfree>
 800c7ca:	2d00      	cmp	r5, #0
 800c7cc:	f000 80bd 	beq.w	800c94a <_dtoa_r+0x622>
 800c7d0:	b12f      	cbz	r7, 800c7de <_dtoa_r+0x4b6>
 800c7d2:	42af      	cmp	r7, r5
 800c7d4:	d003      	beq.n	800c7de <_dtoa_r+0x4b6>
 800c7d6:	4639      	mov	r1, r7
 800c7d8:	4648      	mov	r0, r9
 800c7da:	f000 ff45 	bl	800d668 <_Bfree>
 800c7de:	4629      	mov	r1, r5
 800c7e0:	4648      	mov	r0, r9
 800c7e2:	f000 ff41 	bl	800d668 <_Bfree>
 800c7e6:	e0b0      	b.n	800c94a <_dtoa_r+0x622>
 800c7e8:	07e2      	lsls	r2, r4, #31
 800c7ea:	d505      	bpl.n	800c7f8 <_dtoa_r+0x4d0>
 800c7ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c7f0:	f7f3 ff02 	bl	80005f8 <__aeabi_dmul>
 800c7f4:	3601      	adds	r6, #1
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	1064      	asrs	r4, r4, #1
 800c7fa:	3508      	adds	r5, #8
 800c7fc:	e762      	b.n	800c6c4 <_dtoa_r+0x39c>
 800c7fe:	2602      	movs	r6, #2
 800c800:	e765      	b.n	800c6ce <_dtoa_r+0x3a6>
 800c802:	9c03      	ldr	r4, [sp, #12]
 800c804:	46b8      	mov	r8, r7
 800c806:	e784      	b.n	800c712 <_dtoa_r+0x3ea>
 800c808:	4b27      	ldr	r3, [pc, #156]	@ (800c8a8 <_dtoa_r+0x580>)
 800c80a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c80c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c810:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c814:	4454      	add	r4, sl
 800c816:	2900      	cmp	r1, #0
 800c818:	d054      	beq.n	800c8c4 <_dtoa_r+0x59c>
 800c81a:	4929      	ldr	r1, [pc, #164]	@ (800c8c0 <_dtoa_r+0x598>)
 800c81c:	2000      	movs	r0, #0
 800c81e:	f7f4 f815 	bl	800084c <__aeabi_ddiv>
 800c822:	4633      	mov	r3, r6
 800c824:	462a      	mov	r2, r5
 800c826:	f7f3 fd2f 	bl	8000288 <__aeabi_dsub>
 800c82a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c82e:	4656      	mov	r6, sl
 800c830:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c834:	f7f4 f990 	bl	8000b58 <__aeabi_d2iz>
 800c838:	4605      	mov	r5, r0
 800c83a:	f7f3 fe73 	bl	8000524 <__aeabi_i2d>
 800c83e:	4602      	mov	r2, r0
 800c840:	460b      	mov	r3, r1
 800c842:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c846:	f7f3 fd1f 	bl	8000288 <__aeabi_dsub>
 800c84a:	3530      	adds	r5, #48	@ 0x30
 800c84c:	4602      	mov	r2, r0
 800c84e:	460b      	mov	r3, r1
 800c850:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c854:	f806 5b01 	strb.w	r5, [r6], #1
 800c858:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c85c:	f7f4 f93e 	bl	8000adc <__aeabi_dcmplt>
 800c860:	2800      	cmp	r0, #0
 800c862:	d172      	bne.n	800c94a <_dtoa_r+0x622>
 800c864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c868:	4911      	ldr	r1, [pc, #68]	@ (800c8b0 <_dtoa_r+0x588>)
 800c86a:	2000      	movs	r0, #0
 800c86c:	f7f3 fd0c 	bl	8000288 <__aeabi_dsub>
 800c870:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c874:	f7f4 f932 	bl	8000adc <__aeabi_dcmplt>
 800c878:	2800      	cmp	r0, #0
 800c87a:	f040 80b4 	bne.w	800c9e6 <_dtoa_r+0x6be>
 800c87e:	42a6      	cmp	r6, r4
 800c880:	f43f af70 	beq.w	800c764 <_dtoa_r+0x43c>
 800c884:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c888:	4b0a      	ldr	r3, [pc, #40]	@ (800c8b4 <_dtoa_r+0x58c>)
 800c88a:	2200      	movs	r2, #0
 800c88c:	f7f3 feb4 	bl	80005f8 <__aeabi_dmul>
 800c890:	4b08      	ldr	r3, [pc, #32]	@ (800c8b4 <_dtoa_r+0x58c>)
 800c892:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c896:	2200      	movs	r2, #0
 800c898:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c89c:	f7f3 feac 	bl	80005f8 <__aeabi_dmul>
 800c8a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c8a4:	e7c4      	b.n	800c830 <_dtoa_r+0x508>
 800c8a6:	bf00      	nop
 800c8a8:	080268b0 	.word	0x080268b0
 800c8ac:	08026888 	.word	0x08026888
 800c8b0:	3ff00000 	.word	0x3ff00000
 800c8b4:	40240000 	.word	0x40240000
 800c8b8:	401c0000 	.word	0x401c0000
 800c8bc:	40140000 	.word	0x40140000
 800c8c0:	3fe00000 	.word	0x3fe00000
 800c8c4:	4631      	mov	r1, r6
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	f7f3 fe96 	bl	80005f8 <__aeabi_dmul>
 800c8cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c8d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c8d2:	4656      	mov	r6, sl
 800c8d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8d8:	f7f4 f93e 	bl	8000b58 <__aeabi_d2iz>
 800c8dc:	4605      	mov	r5, r0
 800c8de:	f7f3 fe21 	bl	8000524 <__aeabi_i2d>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8ea:	f7f3 fccd 	bl	8000288 <__aeabi_dsub>
 800c8ee:	3530      	adds	r5, #48	@ 0x30
 800c8f0:	f806 5b01 	strb.w	r5, [r6], #1
 800c8f4:	4602      	mov	r2, r0
 800c8f6:	460b      	mov	r3, r1
 800c8f8:	42a6      	cmp	r6, r4
 800c8fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c8fe:	f04f 0200 	mov.w	r2, #0
 800c902:	d124      	bne.n	800c94e <_dtoa_r+0x626>
 800c904:	4baf      	ldr	r3, [pc, #700]	@ (800cbc4 <_dtoa_r+0x89c>)
 800c906:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c90a:	f7f3 fcbf 	bl	800028c <__adddf3>
 800c90e:	4602      	mov	r2, r0
 800c910:	460b      	mov	r3, r1
 800c912:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c916:	f7f4 f8ff 	bl	8000b18 <__aeabi_dcmpgt>
 800c91a:	2800      	cmp	r0, #0
 800c91c:	d163      	bne.n	800c9e6 <_dtoa_r+0x6be>
 800c91e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c922:	49a8      	ldr	r1, [pc, #672]	@ (800cbc4 <_dtoa_r+0x89c>)
 800c924:	2000      	movs	r0, #0
 800c926:	f7f3 fcaf 	bl	8000288 <__aeabi_dsub>
 800c92a:	4602      	mov	r2, r0
 800c92c:	460b      	mov	r3, r1
 800c92e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c932:	f7f4 f8d3 	bl	8000adc <__aeabi_dcmplt>
 800c936:	2800      	cmp	r0, #0
 800c938:	f43f af14 	beq.w	800c764 <_dtoa_r+0x43c>
 800c93c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c93e:	1e73      	subs	r3, r6, #1
 800c940:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c942:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c946:	2b30      	cmp	r3, #48	@ 0x30
 800c948:	d0f8      	beq.n	800c93c <_dtoa_r+0x614>
 800c94a:	4647      	mov	r7, r8
 800c94c:	e03b      	b.n	800c9c6 <_dtoa_r+0x69e>
 800c94e:	4b9e      	ldr	r3, [pc, #632]	@ (800cbc8 <_dtoa_r+0x8a0>)
 800c950:	f7f3 fe52 	bl	80005f8 <__aeabi_dmul>
 800c954:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c958:	e7bc      	b.n	800c8d4 <_dtoa_r+0x5ac>
 800c95a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c95e:	4656      	mov	r6, sl
 800c960:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c964:	4620      	mov	r0, r4
 800c966:	4629      	mov	r1, r5
 800c968:	f7f3 ff70 	bl	800084c <__aeabi_ddiv>
 800c96c:	f7f4 f8f4 	bl	8000b58 <__aeabi_d2iz>
 800c970:	4680      	mov	r8, r0
 800c972:	f7f3 fdd7 	bl	8000524 <__aeabi_i2d>
 800c976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c97a:	f7f3 fe3d 	bl	80005f8 <__aeabi_dmul>
 800c97e:	4602      	mov	r2, r0
 800c980:	460b      	mov	r3, r1
 800c982:	4620      	mov	r0, r4
 800c984:	4629      	mov	r1, r5
 800c986:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c98a:	f7f3 fc7d 	bl	8000288 <__aeabi_dsub>
 800c98e:	f806 4b01 	strb.w	r4, [r6], #1
 800c992:	9d03      	ldr	r5, [sp, #12]
 800c994:	eba6 040a 	sub.w	r4, r6, sl
 800c998:	42a5      	cmp	r5, r4
 800c99a:	4602      	mov	r2, r0
 800c99c:	460b      	mov	r3, r1
 800c99e:	d133      	bne.n	800ca08 <_dtoa_r+0x6e0>
 800c9a0:	f7f3 fc74 	bl	800028c <__adddf3>
 800c9a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9a8:	4604      	mov	r4, r0
 800c9aa:	460d      	mov	r5, r1
 800c9ac:	f7f4 f8b4 	bl	8000b18 <__aeabi_dcmpgt>
 800c9b0:	b9c0      	cbnz	r0, 800c9e4 <_dtoa_r+0x6bc>
 800c9b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	f7f4 f885 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9be:	b110      	cbz	r0, 800c9c6 <_dtoa_r+0x69e>
 800c9c0:	f018 0f01 	tst.w	r8, #1
 800c9c4:	d10e      	bne.n	800c9e4 <_dtoa_r+0x6bc>
 800c9c6:	9902      	ldr	r1, [sp, #8]
 800c9c8:	4648      	mov	r0, r9
 800c9ca:	f000 fe4d 	bl	800d668 <_Bfree>
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	7033      	strb	r3, [r6, #0]
 800c9d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c9d4:	3701      	adds	r7, #1
 800c9d6:	601f      	str	r7, [r3, #0]
 800c9d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	f000 824b 	beq.w	800ce76 <_dtoa_r+0xb4e>
 800c9e0:	601e      	str	r6, [r3, #0]
 800c9e2:	e248      	b.n	800ce76 <_dtoa_r+0xb4e>
 800c9e4:	46b8      	mov	r8, r7
 800c9e6:	4633      	mov	r3, r6
 800c9e8:	461e      	mov	r6, r3
 800c9ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c9ee:	2a39      	cmp	r2, #57	@ 0x39
 800c9f0:	d106      	bne.n	800ca00 <_dtoa_r+0x6d8>
 800c9f2:	459a      	cmp	sl, r3
 800c9f4:	d1f8      	bne.n	800c9e8 <_dtoa_r+0x6c0>
 800c9f6:	2230      	movs	r2, #48	@ 0x30
 800c9f8:	f108 0801 	add.w	r8, r8, #1
 800c9fc:	f88a 2000 	strb.w	r2, [sl]
 800ca00:	781a      	ldrb	r2, [r3, #0]
 800ca02:	3201      	adds	r2, #1
 800ca04:	701a      	strb	r2, [r3, #0]
 800ca06:	e7a0      	b.n	800c94a <_dtoa_r+0x622>
 800ca08:	4b6f      	ldr	r3, [pc, #444]	@ (800cbc8 <_dtoa_r+0x8a0>)
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f7f3 fdf4 	bl	80005f8 <__aeabi_dmul>
 800ca10:	2200      	movs	r2, #0
 800ca12:	2300      	movs	r3, #0
 800ca14:	4604      	mov	r4, r0
 800ca16:	460d      	mov	r5, r1
 800ca18:	f7f4 f856 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	d09f      	beq.n	800c960 <_dtoa_r+0x638>
 800ca20:	e7d1      	b.n	800c9c6 <_dtoa_r+0x69e>
 800ca22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca24:	2a00      	cmp	r2, #0
 800ca26:	f000 80ea 	beq.w	800cbfe <_dtoa_r+0x8d6>
 800ca2a:	9a07      	ldr	r2, [sp, #28]
 800ca2c:	2a01      	cmp	r2, #1
 800ca2e:	f300 80cd 	bgt.w	800cbcc <_dtoa_r+0x8a4>
 800ca32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ca34:	2a00      	cmp	r2, #0
 800ca36:	f000 80c1 	beq.w	800cbbc <_dtoa_r+0x894>
 800ca3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ca3e:	9c08      	ldr	r4, [sp, #32]
 800ca40:	9e00      	ldr	r6, [sp, #0]
 800ca42:	9a00      	ldr	r2, [sp, #0]
 800ca44:	441a      	add	r2, r3
 800ca46:	9200      	str	r2, [sp, #0]
 800ca48:	9a06      	ldr	r2, [sp, #24]
 800ca4a:	2101      	movs	r1, #1
 800ca4c:	441a      	add	r2, r3
 800ca4e:	4648      	mov	r0, r9
 800ca50:	9206      	str	r2, [sp, #24]
 800ca52:	f000 febd 	bl	800d7d0 <__i2b>
 800ca56:	4605      	mov	r5, r0
 800ca58:	b166      	cbz	r6, 800ca74 <_dtoa_r+0x74c>
 800ca5a:	9b06      	ldr	r3, [sp, #24]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	dd09      	ble.n	800ca74 <_dtoa_r+0x74c>
 800ca60:	42b3      	cmp	r3, r6
 800ca62:	9a00      	ldr	r2, [sp, #0]
 800ca64:	bfa8      	it	ge
 800ca66:	4633      	movge	r3, r6
 800ca68:	1ad2      	subs	r2, r2, r3
 800ca6a:	9200      	str	r2, [sp, #0]
 800ca6c:	9a06      	ldr	r2, [sp, #24]
 800ca6e:	1af6      	subs	r6, r6, r3
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	9306      	str	r3, [sp, #24]
 800ca74:	9b08      	ldr	r3, [sp, #32]
 800ca76:	b30b      	cbz	r3, 800cabc <_dtoa_r+0x794>
 800ca78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f000 80c6 	beq.w	800cc0c <_dtoa_r+0x8e4>
 800ca80:	2c00      	cmp	r4, #0
 800ca82:	f000 80c0 	beq.w	800cc06 <_dtoa_r+0x8de>
 800ca86:	4629      	mov	r1, r5
 800ca88:	4622      	mov	r2, r4
 800ca8a:	4648      	mov	r0, r9
 800ca8c:	f000 ff58 	bl	800d940 <__pow5mult>
 800ca90:	9a02      	ldr	r2, [sp, #8]
 800ca92:	4601      	mov	r1, r0
 800ca94:	4605      	mov	r5, r0
 800ca96:	4648      	mov	r0, r9
 800ca98:	f000 feb0 	bl	800d7fc <__multiply>
 800ca9c:	9902      	ldr	r1, [sp, #8]
 800ca9e:	4680      	mov	r8, r0
 800caa0:	4648      	mov	r0, r9
 800caa2:	f000 fde1 	bl	800d668 <_Bfree>
 800caa6:	9b08      	ldr	r3, [sp, #32]
 800caa8:	1b1b      	subs	r3, r3, r4
 800caaa:	9308      	str	r3, [sp, #32]
 800caac:	f000 80b1 	beq.w	800cc12 <_dtoa_r+0x8ea>
 800cab0:	9a08      	ldr	r2, [sp, #32]
 800cab2:	4641      	mov	r1, r8
 800cab4:	4648      	mov	r0, r9
 800cab6:	f000 ff43 	bl	800d940 <__pow5mult>
 800caba:	9002      	str	r0, [sp, #8]
 800cabc:	2101      	movs	r1, #1
 800cabe:	4648      	mov	r0, r9
 800cac0:	f000 fe86 	bl	800d7d0 <__i2b>
 800cac4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cac6:	4604      	mov	r4, r0
 800cac8:	2b00      	cmp	r3, #0
 800caca:	f000 81d8 	beq.w	800ce7e <_dtoa_r+0xb56>
 800cace:	461a      	mov	r2, r3
 800cad0:	4601      	mov	r1, r0
 800cad2:	4648      	mov	r0, r9
 800cad4:	f000 ff34 	bl	800d940 <__pow5mult>
 800cad8:	9b07      	ldr	r3, [sp, #28]
 800cada:	2b01      	cmp	r3, #1
 800cadc:	4604      	mov	r4, r0
 800cade:	f300 809f 	bgt.w	800cc20 <_dtoa_r+0x8f8>
 800cae2:	9b04      	ldr	r3, [sp, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	f040 8097 	bne.w	800cc18 <_dtoa_r+0x8f0>
 800caea:	9b05      	ldr	r3, [sp, #20]
 800caec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f040 8093 	bne.w	800cc1c <_dtoa_r+0x8f4>
 800caf6:	9b05      	ldr	r3, [sp, #20]
 800caf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cafc:	0d1b      	lsrs	r3, r3, #20
 800cafe:	051b      	lsls	r3, r3, #20
 800cb00:	b133      	cbz	r3, 800cb10 <_dtoa_r+0x7e8>
 800cb02:	9b00      	ldr	r3, [sp, #0]
 800cb04:	3301      	adds	r3, #1
 800cb06:	9300      	str	r3, [sp, #0]
 800cb08:	9b06      	ldr	r3, [sp, #24]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	9306      	str	r3, [sp, #24]
 800cb0e:	2301      	movs	r3, #1
 800cb10:	9308      	str	r3, [sp, #32]
 800cb12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	f000 81b8 	beq.w	800ce8a <_dtoa_r+0xb62>
 800cb1a:	6923      	ldr	r3, [r4, #16]
 800cb1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cb20:	6918      	ldr	r0, [r3, #16]
 800cb22:	f000 fe09 	bl	800d738 <__hi0bits>
 800cb26:	f1c0 0020 	rsb	r0, r0, #32
 800cb2a:	9b06      	ldr	r3, [sp, #24]
 800cb2c:	4418      	add	r0, r3
 800cb2e:	f010 001f 	ands.w	r0, r0, #31
 800cb32:	f000 8082 	beq.w	800cc3a <_dtoa_r+0x912>
 800cb36:	f1c0 0320 	rsb	r3, r0, #32
 800cb3a:	2b04      	cmp	r3, #4
 800cb3c:	dd73      	ble.n	800cc26 <_dtoa_r+0x8fe>
 800cb3e:	9b00      	ldr	r3, [sp, #0]
 800cb40:	f1c0 001c 	rsb	r0, r0, #28
 800cb44:	4403      	add	r3, r0
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	9b06      	ldr	r3, [sp, #24]
 800cb4a:	4403      	add	r3, r0
 800cb4c:	4406      	add	r6, r0
 800cb4e:	9306      	str	r3, [sp, #24]
 800cb50:	9b00      	ldr	r3, [sp, #0]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	dd05      	ble.n	800cb62 <_dtoa_r+0x83a>
 800cb56:	9902      	ldr	r1, [sp, #8]
 800cb58:	461a      	mov	r2, r3
 800cb5a:	4648      	mov	r0, r9
 800cb5c:	f000 ff4a 	bl	800d9f4 <__lshift>
 800cb60:	9002      	str	r0, [sp, #8]
 800cb62:	9b06      	ldr	r3, [sp, #24]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	dd05      	ble.n	800cb74 <_dtoa_r+0x84c>
 800cb68:	4621      	mov	r1, r4
 800cb6a:	461a      	mov	r2, r3
 800cb6c:	4648      	mov	r0, r9
 800cb6e:	f000 ff41 	bl	800d9f4 <__lshift>
 800cb72:	4604      	mov	r4, r0
 800cb74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d061      	beq.n	800cc3e <_dtoa_r+0x916>
 800cb7a:	9802      	ldr	r0, [sp, #8]
 800cb7c:	4621      	mov	r1, r4
 800cb7e:	f000 ffa5 	bl	800dacc <__mcmp>
 800cb82:	2800      	cmp	r0, #0
 800cb84:	da5b      	bge.n	800cc3e <_dtoa_r+0x916>
 800cb86:	2300      	movs	r3, #0
 800cb88:	9902      	ldr	r1, [sp, #8]
 800cb8a:	220a      	movs	r2, #10
 800cb8c:	4648      	mov	r0, r9
 800cb8e:	f000 fd8d 	bl	800d6ac <__multadd>
 800cb92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb94:	9002      	str	r0, [sp, #8]
 800cb96:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	f000 8177 	beq.w	800ce8e <_dtoa_r+0xb66>
 800cba0:	4629      	mov	r1, r5
 800cba2:	2300      	movs	r3, #0
 800cba4:	220a      	movs	r2, #10
 800cba6:	4648      	mov	r0, r9
 800cba8:	f000 fd80 	bl	800d6ac <__multadd>
 800cbac:	f1bb 0f00 	cmp.w	fp, #0
 800cbb0:	4605      	mov	r5, r0
 800cbb2:	dc6f      	bgt.n	800cc94 <_dtoa_r+0x96c>
 800cbb4:	9b07      	ldr	r3, [sp, #28]
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	dc49      	bgt.n	800cc4e <_dtoa_r+0x926>
 800cbba:	e06b      	b.n	800cc94 <_dtoa_r+0x96c>
 800cbbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cbbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cbc2:	e73c      	b.n	800ca3e <_dtoa_r+0x716>
 800cbc4:	3fe00000 	.word	0x3fe00000
 800cbc8:	40240000 	.word	0x40240000
 800cbcc:	9b03      	ldr	r3, [sp, #12]
 800cbce:	1e5c      	subs	r4, r3, #1
 800cbd0:	9b08      	ldr	r3, [sp, #32]
 800cbd2:	42a3      	cmp	r3, r4
 800cbd4:	db09      	blt.n	800cbea <_dtoa_r+0x8c2>
 800cbd6:	1b1c      	subs	r4, r3, r4
 800cbd8:	9b03      	ldr	r3, [sp, #12]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	f6bf af30 	bge.w	800ca40 <_dtoa_r+0x718>
 800cbe0:	9b00      	ldr	r3, [sp, #0]
 800cbe2:	9a03      	ldr	r2, [sp, #12]
 800cbe4:	1a9e      	subs	r6, r3, r2
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	e72b      	b.n	800ca42 <_dtoa_r+0x71a>
 800cbea:	9b08      	ldr	r3, [sp, #32]
 800cbec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cbee:	9408      	str	r4, [sp, #32]
 800cbf0:	1ae3      	subs	r3, r4, r3
 800cbf2:	441a      	add	r2, r3
 800cbf4:	9e00      	ldr	r6, [sp, #0]
 800cbf6:	9b03      	ldr	r3, [sp, #12]
 800cbf8:	920d      	str	r2, [sp, #52]	@ 0x34
 800cbfa:	2400      	movs	r4, #0
 800cbfc:	e721      	b.n	800ca42 <_dtoa_r+0x71a>
 800cbfe:	9c08      	ldr	r4, [sp, #32]
 800cc00:	9e00      	ldr	r6, [sp, #0]
 800cc02:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cc04:	e728      	b.n	800ca58 <_dtoa_r+0x730>
 800cc06:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cc0a:	e751      	b.n	800cab0 <_dtoa_r+0x788>
 800cc0c:	9a08      	ldr	r2, [sp, #32]
 800cc0e:	9902      	ldr	r1, [sp, #8]
 800cc10:	e750      	b.n	800cab4 <_dtoa_r+0x78c>
 800cc12:	f8cd 8008 	str.w	r8, [sp, #8]
 800cc16:	e751      	b.n	800cabc <_dtoa_r+0x794>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	e779      	b.n	800cb10 <_dtoa_r+0x7e8>
 800cc1c:	9b04      	ldr	r3, [sp, #16]
 800cc1e:	e777      	b.n	800cb10 <_dtoa_r+0x7e8>
 800cc20:	2300      	movs	r3, #0
 800cc22:	9308      	str	r3, [sp, #32]
 800cc24:	e779      	b.n	800cb1a <_dtoa_r+0x7f2>
 800cc26:	d093      	beq.n	800cb50 <_dtoa_r+0x828>
 800cc28:	9a00      	ldr	r2, [sp, #0]
 800cc2a:	331c      	adds	r3, #28
 800cc2c:	441a      	add	r2, r3
 800cc2e:	9200      	str	r2, [sp, #0]
 800cc30:	9a06      	ldr	r2, [sp, #24]
 800cc32:	441a      	add	r2, r3
 800cc34:	441e      	add	r6, r3
 800cc36:	9206      	str	r2, [sp, #24]
 800cc38:	e78a      	b.n	800cb50 <_dtoa_r+0x828>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	e7f4      	b.n	800cc28 <_dtoa_r+0x900>
 800cc3e:	9b03      	ldr	r3, [sp, #12]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	46b8      	mov	r8, r7
 800cc44:	dc20      	bgt.n	800cc88 <_dtoa_r+0x960>
 800cc46:	469b      	mov	fp, r3
 800cc48:	9b07      	ldr	r3, [sp, #28]
 800cc4a:	2b02      	cmp	r3, #2
 800cc4c:	dd1e      	ble.n	800cc8c <_dtoa_r+0x964>
 800cc4e:	f1bb 0f00 	cmp.w	fp, #0
 800cc52:	f47f adb1 	bne.w	800c7b8 <_dtoa_r+0x490>
 800cc56:	4621      	mov	r1, r4
 800cc58:	465b      	mov	r3, fp
 800cc5a:	2205      	movs	r2, #5
 800cc5c:	4648      	mov	r0, r9
 800cc5e:	f000 fd25 	bl	800d6ac <__multadd>
 800cc62:	4601      	mov	r1, r0
 800cc64:	4604      	mov	r4, r0
 800cc66:	9802      	ldr	r0, [sp, #8]
 800cc68:	f000 ff30 	bl	800dacc <__mcmp>
 800cc6c:	2800      	cmp	r0, #0
 800cc6e:	f77f ada3 	ble.w	800c7b8 <_dtoa_r+0x490>
 800cc72:	4656      	mov	r6, sl
 800cc74:	2331      	movs	r3, #49	@ 0x31
 800cc76:	f806 3b01 	strb.w	r3, [r6], #1
 800cc7a:	f108 0801 	add.w	r8, r8, #1
 800cc7e:	e59f      	b.n	800c7c0 <_dtoa_r+0x498>
 800cc80:	9c03      	ldr	r4, [sp, #12]
 800cc82:	46b8      	mov	r8, r7
 800cc84:	4625      	mov	r5, r4
 800cc86:	e7f4      	b.n	800cc72 <_dtoa_r+0x94a>
 800cc88:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cc8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	f000 8101 	beq.w	800ce96 <_dtoa_r+0xb6e>
 800cc94:	2e00      	cmp	r6, #0
 800cc96:	dd05      	ble.n	800cca4 <_dtoa_r+0x97c>
 800cc98:	4629      	mov	r1, r5
 800cc9a:	4632      	mov	r2, r6
 800cc9c:	4648      	mov	r0, r9
 800cc9e:	f000 fea9 	bl	800d9f4 <__lshift>
 800cca2:	4605      	mov	r5, r0
 800cca4:	9b08      	ldr	r3, [sp, #32]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d05c      	beq.n	800cd64 <_dtoa_r+0xa3c>
 800ccaa:	6869      	ldr	r1, [r5, #4]
 800ccac:	4648      	mov	r0, r9
 800ccae:	f000 fc9b 	bl	800d5e8 <_Balloc>
 800ccb2:	4606      	mov	r6, r0
 800ccb4:	b928      	cbnz	r0, 800ccc2 <_dtoa_r+0x99a>
 800ccb6:	4b82      	ldr	r3, [pc, #520]	@ (800cec0 <_dtoa_r+0xb98>)
 800ccb8:	4602      	mov	r2, r0
 800ccba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ccbe:	f7ff bb4a 	b.w	800c356 <_dtoa_r+0x2e>
 800ccc2:	692a      	ldr	r2, [r5, #16]
 800ccc4:	3202      	adds	r2, #2
 800ccc6:	0092      	lsls	r2, r2, #2
 800ccc8:	f105 010c 	add.w	r1, r5, #12
 800cccc:	300c      	adds	r0, #12
 800ccce:	f7ff fa95 	bl	800c1fc <memcpy>
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	4631      	mov	r1, r6
 800ccd6:	4648      	mov	r0, r9
 800ccd8:	f000 fe8c 	bl	800d9f4 <__lshift>
 800ccdc:	f10a 0301 	add.w	r3, sl, #1
 800cce0:	9300      	str	r3, [sp, #0]
 800cce2:	eb0a 030b 	add.w	r3, sl, fp
 800cce6:	9308      	str	r3, [sp, #32]
 800cce8:	9b04      	ldr	r3, [sp, #16]
 800ccea:	f003 0301 	and.w	r3, r3, #1
 800ccee:	462f      	mov	r7, r5
 800ccf0:	9306      	str	r3, [sp, #24]
 800ccf2:	4605      	mov	r5, r0
 800ccf4:	9b00      	ldr	r3, [sp, #0]
 800ccf6:	9802      	ldr	r0, [sp, #8]
 800ccf8:	4621      	mov	r1, r4
 800ccfa:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ccfe:	f7ff fa8b 	bl	800c218 <quorem>
 800cd02:	4603      	mov	r3, r0
 800cd04:	3330      	adds	r3, #48	@ 0x30
 800cd06:	9003      	str	r0, [sp, #12]
 800cd08:	4639      	mov	r1, r7
 800cd0a:	9802      	ldr	r0, [sp, #8]
 800cd0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd0e:	f000 fedd 	bl	800dacc <__mcmp>
 800cd12:	462a      	mov	r2, r5
 800cd14:	9004      	str	r0, [sp, #16]
 800cd16:	4621      	mov	r1, r4
 800cd18:	4648      	mov	r0, r9
 800cd1a:	f000 fef3 	bl	800db04 <__mdiff>
 800cd1e:	68c2      	ldr	r2, [r0, #12]
 800cd20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd22:	4606      	mov	r6, r0
 800cd24:	bb02      	cbnz	r2, 800cd68 <_dtoa_r+0xa40>
 800cd26:	4601      	mov	r1, r0
 800cd28:	9802      	ldr	r0, [sp, #8]
 800cd2a:	f000 fecf 	bl	800dacc <__mcmp>
 800cd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd30:	4602      	mov	r2, r0
 800cd32:	4631      	mov	r1, r6
 800cd34:	4648      	mov	r0, r9
 800cd36:	920c      	str	r2, [sp, #48]	@ 0x30
 800cd38:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd3a:	f000 fc95 	bl	800d668 <_Bfree>
 800cd3e:	9b07      	ldr	r3, [sp, #28]
 800cd40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cd42:	9e00      	ldr	r6, [sp, #0]
 800cd44:	ea42 0103 	orr.w	r1, r2, r3
 800cd48:	9b06      	ldr	r3, [sp, #24]
 800cd4a:	4319      	orrs	r1, r3
 800cd4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd4e:	d10d      	bne.n	800cd6c <_dtoa_r+0xa44>
 800cd50:	2b39      	cmp	r3, #57	@ 0x39
 800cd52:	d027      	beq.n	800cda4 <_dtoa_r+0xa7c>
 800cd54:	9a04      	ldr	r2, [sp, #16]
 800cd56:	2a00      	cmp	r2, #0
 800cd58:	dd01      	ble.n	800cd5e <_dtoa_r+0xa36>
 800cd5a:	9b03      	ldr	r3, [sp, #12]
 800cd5c:	3331      	adds	r3, #49	@ 0x31
 800cd5e:	f88b 3000 	strb.w	r3, [fp]
 800cd62:	e52e      	b.n	800c7c2 <_dtoa_r+0x49a>
 800cd64:	4628      	mov	r0, r5
 800cd66:	e7b9      	b.n	800ccdc <_dtoa_r+0x9b4>
 800cd68:	2201      	movs	r2, #1
 800cd6a:	e7e2      	b.n	800cd32 <_dtoa_r+0xa0a>
 800cd6c:	9904      	ldr	r1, [sp, #16]
 800cd6e:	2900      	cmp	r1, #0
 800cd70:	db04      	blt.n	800cd7c <_dtoa_r+0xa54>
 800cd72:	9807      	ldr	r0, [sp, #28]
 800cd74:	4301      	orrs	r1, r0
 800cd76:	9806      	ldr	r0, [sp, #24]
 800cd78:	4301      	orrs	r1, r0
 800cd7a:	d120      	bne.n	800cdbe <_dtoa_r+0xa96>
 800cd7c:	2a00      	cmp	r2, #0
 800cd7e:	ddee      	ble.n	800cd5e <_dtoa_r+0xa36>
 800cd80:	9902      	ldr	r1, [sp, #8]
 800cd82:	9300      	str	r3, [sp, #0]
 800cd84:	2201      	movs	r2, #1
 800cd86:	4648      	mov	r0, r9
 800cd88:	f000 fe34 	bl	800d9f4 <__lshift>
 800cd8c:	4621      	mov	r1, r4
 800cd8e:	9002      	str	r0, [sp, #8]
 800cd90:	f000 fe9c 	bl	800dacc <__mcmp>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	9b00      	ldr	r3, [sp, #0]
 800cd98:	dc02      	bgt.n	800cda0 <_dtoa_r+0xa78>
 800cd9a:	d1e0      	bne.n	800cd5e <_dtoa_r+0xa36>
 800cd9c:	07da      	lsls	r2, r3, #31
 800cd9e:	d5de      	bpl.n	800cd5e <_dtoa_r+0xa36>
 800cda0:	2b39      	cmp	r3, #57	@ 0x39
 800cda2:	d1da      	bne.n	800cd5a <_dtoa_r+0xa32>
 800cda4:	2339      	movs	r3, #57	@ 0x39
 800cda6:	f88b 3000 	strb.w	r3, [fp]
 800cdaa:	4633      	mov	r3, r6
 800cdac:	461e      	mov	r6, r3
 800cdae:	3b01      	subs	r3, #1
 800cdb0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cdb4:	2a39      	cmp	r2, #57	@ 0x39
 800cdb6:	d04e      	beq.n	800ce56 <_dtoa_r+0xb2e>
 800cdb8:	3201      	adds	r2, #1
 800cdba:	701a      	strb	r2, [r3, #0]
 800cdbc:	e501      	b.n	800c7c2 <_dtoa_r+0x49a>
 800cdbe:	2a00      	cmp	r2, #0
 800cdc0:	dd03      	ble.n	800cdca <_dtoa_r+0xaa2>
 800cdc2:	2b39      	cmp	r3, #57	@ 0x39
 800cdc4:	d0ee      	beq.n	800cda4 <_dtoa_r+0xa7c>
 800cdc6:	3301      	adds	r3, #1
 800cdc8:	e7c9      	b.n	800cd5e <_dtoa_r+0xa36>
 800cdca:	9a00      	ldr	r2, [sp, #0]
 800cdcc:	9908      	ldr	r1, [sp, #32]
 800cdce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cdd2:	428a      	cmp	r2, r1
 800cdd4:	d028      	beq.n	800ce28 <_dtoa_r+0xb00>
 800cdd6:	9902      	ldr	r1, [sp, #8]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	220a      	movs	r2, #10
 800cddc:	4648      	mov	r0, r9
 800cdde:	f000 fc65 	bl	800d6ac <__multadd>
 800cde2:	42af      	cmp	r7, r5
 800cde4:	9002      	str	r0, [sp, #8]
 800cde6:	f04f 0300 	mov.w	r3, #0
 800cdea:	f04f 020a 	mov.w	r2, #10
 800cdee:	4639      	mov	r1, r7
 800cdf0:	4648      	mov	r0, r9
 800cdf2:	d107      	bne.n	800ce04 <_dtoa_r+0xadc>
 800cdf4:	f000 fc5a 	bl	800d6ac <__multadd>
 800cdf8:	4607      	mov	r7, r0
 800cdfa:	4605      	mov	r5, r0
 800cdfc:	9b00      	ldr	r3, [sp, #0]
 800cdfe:	3301      	adds	r3, #1
 800ce00:	9300      	str	r3, [sp, #0]
 800ce02:	e777      	b.n	800ccf4 <_dtoa_r+0x9cc>
 800ce04:	f000 fc52 	bl	800d6ac <__multadd>
 800ce08:	4629      	mov	r1, r5
 800ce0a:	4607      	mov	r7, r0
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	220a      	movs	r2, #10
 800ce10:	4648      	mov	r0, r9
 800ce12:	f000 fc4b 	bl	800d6ac <__multadd>
 800ce16:	4605      	mov	r5, r0
 800ce18:	e7f0      	b.n	800cdfc <_dtoa_r+0xad4>
 800ce1a:	f1bb 0f00 	cmp.w	fp, #0
 800ce1e:	bfcc      	ite	gt
 800ce20:	465e      	movgt	r6, fp
 800ce22:	2601      	movle	r6, #1
 800ce24:	4456      	add	r6, sl
 800ce26:	2700      	movs	r7, #0
 800ce28:	9902      	ldr	r1, [sp, #8]
 800ce2a:	9300      	str	r3, [sp, #0]
 800ce2c:	2201      	movs	r2, #1
 800ce2e:	4648      	mov	r0, r9
 800ce30:	f000 fde0 	bl	800d9f4 <__lshift>
 800ce34:	4621      	mov	r1, r4
 800ce36:	9002      	str	r0, [sp, #8]
 800ce38:	f000 fe48 	bl	800dacc <__mcmp>
 800ce3c:	2800      	cmp	r0, #0
 800ce3e:	dcb4      	bgt.n	800cdaa <_dtoa_r+0xa82>
 800ce40:	d102      	bne.n	800ce48 <_dtoa_r+0xb20>
 800ce42:	9b00      	ldr	r3, [sp, #0]
 800ce44:	07db      	lsls	r3, r3, #31
 800ce46:	d4b0      	bmi.n	800cdaa <_dtoa_r+0xa82>
 800ce48:	4633      	mov	r3, r6
 800ce4a:	461e      	mov	r6, r3
 800ce4c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce50:	2a30      	cmp	r2, #48	@ 0x30
 800ce52:	d0fa      	beq.n	800ce4a <_dtoa_r+0xb22>
 800ce54:	e4b5      	b.n	800c7c2 <_dtoa_r+0x49a>
 800ce56:	459a      	cmp	sl, r3
 800ce58:	d1a8      	bne.n	800cdac <_dtoa_r+0xa84>
 800ce5a:	2331      	movs	r3, #49	@ 0x31
 800ce5c:	f108 0801 	add.w	r8, r8, #1
 800ce60:	f88a 3000 	strb.w	r3, [sl]
 800ce64:	e4ad      	b.n	800c7c2 <_dtoa_r+0x49a>
 800ce66:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce68:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cec4 <_dtoa_r+0xb9c>
 800ce6c:	b11b      	cbz	r3, 800ce76 <_dtoa_r+0xb4e>
 800ce6e:	f10a 0308 	add.w	r3, sl, #8
 800ce72:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ce74:	6013      	str	r3, [r2, #0]
 800ce76:	4650      	mov	r0, sl
 800ce78:	b017      	add	sp, #92	@ 0x5c
 800ce7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce7e:	9b07      	ldr	r3, [sp, #28]
 800ce80:	2b01      	cmp	r3, #1
 800ce82:	f77f ae2e 	ble.w	800cae2 <_dtoa_r+0x7ba>
 800ce86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce88:	9308      	str	r3, [sp, #32]
 800ce8a:	2001      	movs	r0, #1
 800ce8c:	e64d      	b.n	800cb2a <_dtoa_r+0x802>
 800ce8e:	f1bb 0f00 	cmp.w	fp, #0
 800ce92:	f77f aed9 	ble.w	800cc48 <_dtoa_r+0x920>
 800ce96:	4656      	mov	r6, sl
 800ce98:	9802      	ldr	r0, [sp, #8]
 800ce9a:	4621      	mov	r1, r4
 800ce9c:	f7ff f9bc 	bl	800c218 <quorem>
 800cea0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cea4:	f806 3b01 	strb.w	r3, [r6], #1
 800cea8:	eba6 020a 	sub.w	r2, r6, sl
 800ceac:	4593      	cmp	fp, r2
 800ceae:	ddb4      	ble.n	800ce1a <_dtoa_r+0xaf2>
 800ceb0:	9902      	ldr	r1, [sp, #8]
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	220a      	movs	r2, #10
 800ceb6:	4648      	mov	r0, r9
 800ceb8:	f000 fbf8 	bl	800d6ac <__multadd>
 800cebc:	9002      	str	r0, [sp, #8]
 800cebe:	e7eb      	b.n	800ce98 <_dtoa_r+0xb70>
 800cec0:	080267b8 	.word	0x080267b8
 800cec4:	0802673c 	.word	0x0802673c

0800cec8 <_free_r>:
 800cec8:	b538      	push	{r3, r4, r5, lr}
 800ceca:	4605      	mov	r5, r0
 800cecc:	2900      	cmp	r1, #0
 800cece:	d041      	beq.n	800cf54 <_free_r+0x8c>
 800ced0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ced4:	1f0c      	subs	r4, r1, #4
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	bfb8      	it	lt
 800ceda:	18e4      	addlt	r4, r4, r3
 800cedc:	f7fe ff9c 	bl	800be18 <__malloc_lock>
 800cee0:	4a1d      	ldr	r2, [pc, #116]	@ (800cf58 <_free_r+0x90>)
 800cee2:	6813      	ldr	r3, [r2, #0]
 800cee4:	b933      	cbnz	r3, 800cef4 <_free_r+0x2c>
 800cee6:	6063      	str	r3, [r4, #4]
 800cee8:	6014      	str	r4, [r2, #0]
 800ceea:	4628      	mov	r0, r5
 800ceec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cef0:	f7fe bf98 	b.w	800be24 <__malloc_unlock>
 800cef4:	42a3      	cmp	r3, r4
 800cef6:	d908      	bls.n	800cf0a <_free_r+0x42>
 800cef8:	6820      	ldr	r0, [r4, #0]
 800cefa:	1821      	adds	r1, r4, r0
 800cefc:	428b      	cmp	r3, r1
 800cefe:	bf01      	itttt	eq
 800cf00:	6819      	ldreq	r1, [r3, #0]
 800cf02:	685b      	ldreq	r3, [r3, #4]
 800cf04:	1809      	addeq	r1, r1, r0
 800cf06:	6021      	streq	r1, [r4, #0]
 800cf08:	e7ed      	b.n	800cee6 <_free_r+0x1e>
 800cf0a:	461a      	mov	r2, r3
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	b10b      	cbz	r3, 800cf14 <_free_r+0x4c>
 800cf10:	42a3      	cmp	r3, r4
 800cf12:	d9fa      	bls.n	800cf0a <_free_r+0x42>
 800cf14:	6811      	ldr	r1, [r2, #0]
 800cf16:	1850      	adds	r0, r2, r1
 800cf18:	42a0      	cmp	r0, r4
 800cf1a:	d10b      	bne.n	800cf34 <_free_r+0x6c>
 800cf1c:	6820      	ldr	r0, [r4, #0]
 800cf1e:	4401      	add	r1, r0
 800cf20:	1850      	adds	r0, r2, r1
 800cf22:	4283      	cmp	r3, r0
 800cf24:	6011      	str	r1, [r2, #0]
 800cf26:	d1e0      	bne.n	800ceea <_free_r+0x22>
 800cf28:	6818      	ldr	r0, [r3, #0]
 800cf2a:	685b      	ldr	r3, [r3, #4]
 800cf2c:	6053      	str	r3, [r2, #4]
 800cf2e:	4408      	add	r0, r1
 800cf30:	6010      	str	r0, [r2, #0]
 800cf32:	e7da      	b.n	800ceea <_free_r+0x22>
 800cf34:	d902      	bls.n	800cf3c <_free_r+0x74>
 800cf36:	230c      	movs	r3, #12
 800cf38:	602b      	str	r3, [r5, #0]
 800cf3a:	e7d6      	b.n	800ceea <_free_r+0x22>
 800cf3c:	6820      	ldr	r0, [r4, #0]
 800cf3e:	1821      	adds	r1, r4, r0
 800cf40:	428b      	cmp	r3, r1
 800cf42:	bf04      	itt	eq
 800cf44:	6819      	ldreq	r1, [r3, #0]
 800cf46:	685b      	ldreq	r3, [r3, #4]
 800cf48:	6063      	str	r3, [r4, #4]
 800cf4a:	bf04      	itt	eq
 800cf4c:	1809      	addeq	r1, r1, r0
 800cf4e:	6021      	streq	r1, [r4, #0]
 800cf50:	6054      	str	r4, [r2, #4]
 800cf52:	e7ca      	b.n	800ceea <_free_r+0x22>
 800cf54:	bd38      	pop	{r3, r4, r5, pc}
 800cf56:	bf00      	nop
 800cf58:	20005bfc 	.word	0x20005bfc

0800cf5c <__ssputs_r>:
 800cf5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf60:	688e      	ldr	r6, [r1, #8]
 800cf62:	461f      	mov	r7, r3
 800cf64:	42be      	cmp	r6, r7
 800cf66:	680b      	ldr	r3, [r1, #0]
 800cf68:	4682      	mov	sl, r0
 800cf6a:	460c      	mov	r4, r1
 800cf6c:	4690      	mov	r8, r2
 800cf6e:	d82d      	bhi.n	800cfcc <__ssputs_r+0x70>
 800cf70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cf78:	d026      	beq.n	800cfc8 <__ssputs_r+0x6c>
 800cf7a:	6965      	ldr	r5, [r4, #20]
 800cf7c:	6909      	ldr	r1, [r1, #16]
 800cf7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf82:	eba3 0901 	sub.w	r9, r3, r1
 800cf86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cf8a:	1c7b      	adds	r3, r7, #1
 800cf8c:	444b      	add	r3, r9
 800cf8e:	106d      	asrs	r5, r5, #1
 800cf90:	429d      	cmp	r5, r3
 800cf92:	bf38      	it	cc
 800cf94:	461d      	movcc	r5, r3
 800cf96:	0553      	lsls	r3, r2, #21
 800cf98:	d527      	bpl.n	800cfea <__ssputs_r+0x8e>
 800cf9a:	4629      	mov	r1, r5
 800cf9c:	f7fe fd30 	bl	800ba00 <_malloc_r>
 800cfa0:	4606      	mov	r6, r0
 800cfa2:	b360      	cbz	r0, 800cffe <__ssputs_r+0xa2>
 800cfa4:	6921      	ldr	r1, [r4, #16]
 800cfa6:	464a      	mov	r2, r9
 800cfa8:	f7ff f928 	bl	800c1fc <memcpy>
 800cfac:	89a3      	ldrh	r3, [r4, #12]
 800cfae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cfb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfb6:	81a3      	strh	r3, [r4, #12]
 800cfb8:	6126      	str	r6, [r4, #16]
 800cfba:	6165      	str	r5, [r4, #20]
 800cfbc:	444e      	add	r6, r9
 800cfbe:	eba5 0509 	sub.w	r5, r5, r9
 800cfc2:	6026      	str	r6, [r4, #0]
 800cfc4:	60a5      	str	r5, [r4, #8]
 800cfc6:	463e      	mov	r6, r7
 800cfc8:	42be      	cmp	r6, r7
 800cfca:	d900      	bls.n	800cfce <__ssputs_r+0x72>
 800cfcc:	463e      	mov	r6, r7
 800cfce:	6820      	ldr	r0, [r4, #0]
 800cfd0:	4632      	mov	r2, r6
 800cfd2:	4641      	mov	r1, r8
 800cfd4:	f7ff f8ae 	bl	800c134 <memmove>
 800cfd8:	68a3      	ldr	r3, [r4, #8]
 800cfda:	1b9b      	subs	r3, r3, r6
 800cfdc:	60a3      	str	r3, [r4, #8]
 800cfde:	6823      	ldr	r3, [r4, #0]
 800cfe0:	4433      	add	r3, r6
 800cfe2:	6023      	str	r3, [r4, #0]
 800cfe4:	2000      	movs	r0, #0
 800cfe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfea:	462a      	mov	r2, r5
 800cfec:	f7fe ffe6 	bl	800bfbc <_realloc_r>
 800cff0:	4606      	mov	r6, r0
 800cff2:	2800      	cmp	r0, #0
 800cff4:	d1e0      	bne.n	800cfb8 <__ssputs_r+0x5c>
 800cff6:	6921      	ldr	r1, [r4, #16]
 800cff8:	4650      	mov	r0, sl
 800cffa:	f7ff ff65 	bl	800cec8 <_free_r>
 800cffe:	230c      	movs	r3, #12
 800d000:	f8ca 3000 	str.w	r3, [sl]
 800d004:	89a3      	ldrh	r3, [r4, #12]
 800d006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d00a:	81a3      	strh	r3, [r4, #12]
 800d00c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d010:	e7e9      	b.n	800cfe6 <__ssputs_r+0x8a>
	...

0800d014 <_svfiprintf_r>:
 800d014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d018:	4698      	mov	r8, r3
 800d01a:	898b      	ldrh	r3, [r1, #12]
 800d01c:	061b      	lsls	r3, r3, #24
 800d01e:	b09d      	sub	sp, #116	@ 0x74
 800d020:	4607      	mov	r7, r0
 800d022:	460d      	mov	r5, r1
 800d024:	4614      	mov	r4, r2
 800d026:	d510      	bpl.n	800d04a <_svfiprintf_r+0x36>
 800d028:	690b      	ldr	r3, [r1, #16]
 800d02a:	b973      	cbnz	r3, 800d04a <_svfiprintf_r+0x36>
 800d02c:	2140      	movs	r1, #64	@ 0x40
 800d02e:	f7fe fce7 	bl	800ba00 <_malloc_r>
 800d032:	6028      	str	r0, [r5, #0]
 800d034:	6128      	str	r0, [r5, #16]
 800d036:	b930      	cbnz	r0, 800d046 <_svfiprintf_r+0x32>
 800d038:	230c      	movs	r3, #12
 800d03a:	603b      	str	r3, [r7, #0]
 800d03c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d040:	b01d      	add	sp, #116	@ 0x74
 800d042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d046:	2340      	movs	r3, #64	@ 0x40
 800d048:	616b      	str	r3, [r5, #20]
 800d04a:	2300      	movs	r3, #0
 800d04c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d04e:	2320      	movs	r3, #32
 800d050:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d054:	f8cd 800c 	str.w	r8, [sp, #12]
 800d058:	2330      	movs	r3, #48	@ 0x30
 800d05a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d1f8 <_svfiprintf_r+0x1e4>
 800d05e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d062:	f04f 0901 	mov.w	r9, #1
 800d066:	4623      	mov	r3, r4
 800d068:	469a      	mov	sl, r3
 800d06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d06e:	b10a      	cbz	r2, 800d074 <_svfiprintf_r+0x60>
 800d070:	2a25      	cmp	r2, #37	@ 0x25
 800d072:	d1f9      	bne.n	800d068 <_svfiprintf_r+0x54>
 800d074:	ebba 0b04 	subs.w	fp, sl, r4
 800d078:	d00b      	beq.n	800d092 <_svfiprintf_r+0x7e>
 800d07a:	465b      	mov	r3, fp
 800d07c:	4622      	mov	r2, r4
 800d07e:	4629      	mov	r1, r5
 800d080:	4638      	mov	r0, r7
 800d082:	f7ff ff6b 	bl	800cf5c <__ssputs_r>
 800d086:	3001      	adds	r0, #1
 800d088:	f000 80a7 	beq.w	800d1da <_svfiprintf_r+0x1c6>
 800d08c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d08e:	445a      	add	r2, fp
 800d090:	9209      	str	r2, [sp, #36]	@ 0x24
 800d092:	f89a 3000 	ldrb.w	r3, [sl]
 800d096:	2b00      	cmp	r3, #0
 800d098:	f000 809f 	beq.w	800d1da <_svfiprintf_r+0x1c6>
 800d09c:	2300      	movs	r3, #0
 800d09e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d0a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0a6:	f10a 0a01 	add.w	sl, sl, #1
 800d0aa:	9304      	str	r3, [sp, #16]
 800d0ac:	9307      	str	r3, [sp, #28]
 800d0ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d0b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0b4:	4654      	mov	r4, sl
 800d0b6:	2205      	movs	r2, #5
 800d0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0bc:	484e      	ldr	r0, [pc, #312]	@ (800d1f8 <_svfiprintf_r+0x1e4>)
 800d0be:	f7f3 f887 	bl	80001d0 <memchr>
 800d0c2:	9a04      	ldr	r2, [sp, #16]
 800d0c4:	b9d8      	cbnz	r0, 800d0fe <_svfiprintf_r+0xea>
 800d0c6:	06d0      	lsls	r0, r2, #27
 800d0c8:	bf44      	itt	mi
 800d0ca:	2320      	movmi	r3, #32
 800d0cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0d0:	0711      	lsls	r1, r2, #28
 800d0d2:	bf44      	itt	mi
 800d0d4:	232b      	movmi	r3, #43	@ 0x2b
 800d0d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0da:	f89a 3000 	ldrb.w	r3, [sl]
 800d0de:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0e0:	d015      	beq.n	800d10e <_svfiprintf_r+0xfa>
 800d0e2:	9a07      	ldr	r2, [sp, #28]
 800d0e4:	4654      	mov	r4, sl
 800d0e6:	2000      	movs	r0, #0
 800d0e8:	f04f 0c0a 	mov.w	ip, #10
 800d0ec:	4621      	mov	r1, r4
 800d0ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0f2:	3b30      	subs	r3, #48	@ 0x30
 800d0f4:	2b09      	cmp	r3, #9
 800d0f6:	d94b      	bls.n	800d190 <_svfiprintf_r+0x17c>
 800d0f8:	b1b0      	cbz	r0, 800d128 <_svfiprintf_r+0x114>
 800d0fa:	9207      	str	r2, [sp, #28]
 800d0fc:	e014      	b.n	800d128 <_svfiprintf_r+0x114>
 800d0fe:	eba0 0308 	sub.w	r3, r0, r8
 800d102:	fa09 f303 	lsl.w	r3, r9, r3
 800d106:	4313      	orrs	r3, r2
 800d108:	9304      	str	r3, [sp, #16]
 800d10a:	46a2      	mov	sl, r4
 800d10c:	e7d2      	b.n	800d0b4 <_svfiprintf_r+0xa0>
 800d10e:	9b03      	ldr	r3, [sp, #12]
 800d110:	1d19      	adds	r1, r3, #4
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	9103      	str	r1, [sp, #12]
 800d116:	2b00      	cmp	r3, #0
 800d118:	bfbb      	ittet	lt
 800d11a:	425b      	neglt	r3, r3
 800d11c:	f042 0202 	orrlt.w	r2, r2, #2
 800d120:	9307      	strge	r3, [sp, #28]
 800d122:	9307      	strlt	r3, [sp, #28]
 800d124:	bfb8      	it	lt
 800d126:	9204      	strlt	r2, [sp, #16]
 800d128:	7823      	ldrb	r3, [r4, #0]
 800d12a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d12c:	d10a      	bne.n	800d144 <_svfiprintf_r+0x130>
 800d12e:	7863      	ldrb	r3, [r4, #1]
 800d130:	2b2a      	cmp	r3, #42	@ 0x2a
 800d132:	d132      	bne.n	800d19a <_svfiprintf_r+0x186>
 800d134:	9b03      	ldr	r3, [sp, #12]
 800d136:	1d1a      	adds	r2, r3, #4
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	9203      	str	r2, [sp, #12]
 800d13c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d140:	3402      	adds	r4, #2
 800d142:	9305      	str	r3, [sp, #20]
 800d144:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d208 <_svfiprintf_r+0x1f4>
 800d148:	7821      	ldrb	r1, [r4, #0]
 800d14a:	2203      	movs	r2, #3
 800d14c:	4650      	mov	r0, sl
 800d14e:	f7f3 f83f 	bl	80001d0 <memchr>
 800d152:	b138      	cbz	r0, 800d164 <_svfiprintf_r+0x150>
 800d154:	9b04      	ldr	r3, [sp, #16]
 800d156:	eba0 000a 	sub.w	r0, r0, sl
 800d15a:	2240      	movs	r2, #64	@ 0x40
 800d15c:	4082      	lsls	r2, r0
 800d15e:	4313      	orrs	r3, r2
 800d160:	3401      	adds	r4, #1
 800d162:	9304      	str	r3, [sp, #16]
 800d164:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d168:	4824      	ldr	r0, [pc, #144]	@ (800d1fc <_svfiprintf_r+0x1e8>)
 800d16a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d16e:	2206      	movs	r2, #6
 800d170:	f7f3 f82e 	bl	80001d0 <memchr>
 800d174:	2800      	cmp	r0, #0
 800d176:	d036      	beq.n	800d1e6 <_svfiprintf_r+0x1d2>
 800d178:	4b21      	ldr	r3, [pc, #132]	@ (800d200 <_svfiprintf_r+0x1ec>)
 800d17a:	bb1b      	cbnz	r3, 800d1c4 <_svfiprintf_r+0x1b0>
 800d17c:	9b03      	ldr	r3, [sp, #12]
 800d17e:	3307      	adds	r3, #7
 800d180:	f023 0307 	bic.w	r3, r3, #7
 800d184:	3308      	adds	r3, #8
 800d186:	9303      	str	r3, [sp, #12]
 800d188:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d18a:	4433      	add	r3, r6
 800d18c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d18e:	e76a      	b.n	800d066 <_svfiprintf_r+0x52>
 800d190:	fb0c 3202 	mla	r2, ip, r2, r3
 800d194:	460c      	mov	r4, r1
 800d196:	2001      	movs	r0, #1
 800d198:	e7a8      	b.n	800d0ec <_svfiprintf_r+0xd8>
 800d19a:	2300      	movs	r3, #0
 800d19c:	3401      	adds	r4, #1
 800d19e:	9305      	str	r3, [sp, #20]
 800d1a0:	4619      	mov	r1, r3
 800d1a2:	f04f 0c0a 	mov.w	ip, #10
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1ac:	3a30      	subs	r2, #48	@ 0x30
 800d1ae:	2a09      	cmp	r2, #9
 800d1b0:	d903      	bls.n	800d1ba <_svfiprintf_r+0x1a6>
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d0c6      	beq.n	800d144 <_svfiprintf_r+0x130>
 800d1b6:	9105      	str	r1, [sp, #20]
 800d1b8:	e7c4      	b.n	800d144 <_svfiprintf_r+0x130>
 800d1ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1be:	4604      	mov	r4, r0
 800d1c0:	2301      	movs	r3, #1
 800d1c2:	e7f0      	b.n	800d1a6 <_svfiprintf_r+0x192>
 800d1c4:	ab03      	add	r3, sp, #12
 800d1c6:	9300      	str	r3, [sp, #0]
 800d1c8:	462a      	mov	r2, r5
 800d1ca:	4b0e      	ldr	r3, [pc, #56]	@ (800d204 <_svfiprintf_r+0x1f0>)
 800d1cc:	a904      	add	r1, sp, #16
 800d1ce:	4638      	mov	r0, r7
 800d1d0:	f7fe f9c2 	bl	800b558 <_printf_float>
 800d1d4:	1c42      	adds	r2, r0, #1
 800d1d6:	4606      	mov	r6, r0
 800d1d8:	d1d6      	bne.n	800d188 <_svfiprintf_r+0x174>
 800d1da:	89ab      	ldrh	r3, [r5, #12]
 800d1dc:	065b      	lsls	r3, r3, #25
 800d1de:	f53f af2d 	bmi.w	800d03c <_svfiprintf_r+0x28>
 800d1e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d1e4:	e72c      	b.n	800d040 <_svfiprintf_r+0x2c>
 800d1e6:	ab03      	add	r3, sp, #12
 800d1e8:	9300      	str	r3, [sp, #0]
 800d1ea:	462a      	mov	r2, r5
 800d1ec:	4b05      	ldr	r3, [pc, #20]	@ (800d204 <_svfiprintf_r+0x1f0>)
 800d1ee:	a904      	add	r1, sp, #16
 800d1f0:	4638      	mov	r0, r7
 800d1f2:	f7fe fcf3 	bl	800bbdc <_printf_i>
 800d1f6:	e7ed      	b.n	800d1d4 <_svfiprintf_r+0x1c0>
 800d1f8:	080267c9 	.word	0x080267c9
 800d1fc:	080267d3 	.word	0x080267d3
 800d200:	0800b559 	.word	0x0800b559
 800d204:	0800cf5d 	.word	0x0800cf5d
 800d208:	080267cf 	.word	0x080267cf

0800d20c <__sfputc_r>:
 800d20c:	6893      	ldr	r3, [r2, #8]
 800d20e:	3b01      	subs	r3, #1
 800d210:	2b00      	cmp	r3, #0
 800d212:	b410      	push	{r4}
 800d214:	6093      	str	r3, [r2, #8]
 800d216:	da08      	bge.n	800d22a <__sfputc_r+0x1e>
 800d218:	6994      	ldr	r4, [r2, #24]
 800d21a:	42a3      	cmp	r3, r4
 800d21c:	db01      	blt.n	800d222 <__sfputc_r+0x16>
 800d21e:	290a      	cmp	r1, #10
 800d220:	d103      	bne.n	800d22a <__sfputc_r+0x1e>
 800d222:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d226:	f000 bda4 	b.w	800dd72 <__swbuf_r>
 800d22a:	6813      	ldr	r3, [r2, #0]
 800d22c:	1c58      	adds	r0, r3, #1
 800d22e:	6010      	str	r0, [r2, #0]
 800d230:	7019      	strb	r1, [r3, #0]
 800d232:	4608      	mov	r0, r1
 800d234:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d238:	4770      	bx	lr

0800d23a <__sfputs_r>:
 800d23a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23c:	4606      	mov	r6, r0
 800d23e:	460f      	mov	r7, r1
 800d240:	4614      	mov	r4, r2
 800d242:	18d5      	adds	r5, r2, r3
 800d244:	42ac      	cmp	r4, r5
 800d246:	d101      	bne.n	800d24c <__sfputs_r+0x12>
 800d248:	2000      	movs	r0, #0
 800d24a:	e007      	b.n	800d25c <__sfputs_r+0x22>
 800d24c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d250:	463a      	mov	r2, r7
 800d252:	4630      	mov	r0, r6
 800d254:	f7ff ffda 	bl	800d20c <__sfputc_r>
 800d258:	1c43      	adds	r3, r0, #1
 800d25a:	d1f3      	bne.n	800d244 <__sfputs_r+0xa>
 800d25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d260 <_vfiprintf_r>:
 800d260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d264:	460d      	mov	r5, r1
 800d266:	b09d      	sub	sp, #116	@ 0x74
 800d268:	4614      	mov	r4, r2
 800d26a:	4698      	mov	r8, r3
 800d26c:	4606      	mov	r6, r0
 800d26e:	b118      	cbz	r0, 800d278 <_vfiprintf_r+0x18>
 800d270:	6a03      	ldr	r3, [r0, #32]
 800d272:	b90b      	cbnz	r3, 800d278 <_vfiprintf_r+0x18>
 800d274:	f7fe fe8a 	bl	800bf8c <__sinit>
 800d278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d27a:	07d9      	lsls	r1, r3, #31
 800d27c:	d405      	bmi.n	800d28a <_vfiprintf_r+0x2a>
 800d27e:	89ab      	ldrh	r3, [r5, #12]
 800d280:	059a      	lsls	r2, r3, #22
 800d282:	d402      	bmi.n	800d28a <_vfiprintf_r+0x2a>
 800d284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d286:	f7fe ffb2 	bl	800c1ee <__retarget_lock_acquire_recursive>
 800d28a:	89ab      	ldrh	r3, [r5, #12]
 800d28c:	071b      	lsls	r3, r3, #28
 800d28e:	d501      	bpl.n	800d294 <_vfiprintf_r+0x34>
 800d290:	692b      	ldr	r3, [r5, #16]
 800d292:	b99b      	cbnz	r3, 800d2bc <_vfiprintf_r+0x5c>
 800d294:	4629      	mov	r1, r5
 800d296:	4630      	mov	r0, r6
 800d298:	f000 fdaa 	bl	800ddf0 <__swsetup_r>
 800d29c:	b170      	cbz	r0, 800d2bc <_vfiprintf_r+0x5c>
 800d29e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d2a0:	07dc      	lsls	r4, r3, #31
 800d2a2:	d504      	bpl.n	800d2ae <_vfiprintf_r+0x4e>
 800d2a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d2a8:	b01d      	add	sp, #116	@ 0x74
 800d2aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2ae:	89ab      	ldrh	r3, [r5, #12]
 800d2b0:	0598      	lsls	r0, r3, #22
 800d2b2:	d4f7      	bmi.n	800d2a4 <_vfiprintf_r+0x44>
 800d2b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d2b6:	f7fe ff9b 	bl	800c1f0 <__retarget_lock_release_recursive>
 800d2ba:	e7f3      	b.n	800d2a4 <_vfiprintf_r+0x44>
 800d2bc:	2300      	movs	r3, #0
 800d2be:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2c0:	2320      	movs	r3, #32
 800d2c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d2c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2ca:	2330      	movs	r3, #48	@ 0x30
 800d2cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d47c <_vfiprintf_r+0x21c>
 800d2d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d2d4:	f04f 0901 	mov.w	r9, #1
 800d2d8:	4623      	mov	r3, r4
 800d2da:	469a      	mov	sl, r3
 800d2dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2e0:	b10a      	cbz	r2, 800d2e6 <_vfiprintf_r+0x86>
 800d2e2:	2a25      	cmp	r2, #37	@ 0x25
 800d2e4:	d1f9      	bne.n	800d2da <_vfiprintf_r+0x7a>
 800d2e6:	ebba 0b04 	subs.w	fp, sl, r4
 800d2ea:	d00b      	beq.n	800d304 <_vfiprintf_r+0xa4>
 800d2ec:	465b      	mov	r3, fp
 800d2ee:	4622      	mov	r2, r4
 800d2f0:	4629      	mov	r1, r5
 800d2f2:	4630      	mov	r0, r6
 800d2f4:	f7ff ffa1 	bl	800d23a <__sfputs_r>
 800d2f8:	3001      	adds	r0, #1
 800d2fa:	f000 80a7 	beq.w	800d44c <_vfiprintf_r+0x1ec>
 800d2fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d300:	445a      	add	r2, fp
 800d302:	9209      	str	r2, [sp, #36]	@ 0x24
 800d304:	f89a 3000 	ldrb.w	r3, [sl]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	f000 809f 	beq.w	800d44c <_vfiprintf_r+0x1ec>
 800d30e:	2300      	movs	r3, #0
 800d310:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d318:	f10a 0a01 	add.w	sl, sl, #1
 800d31c:	9304      	str	r3, [sp, #16]
 800d31e:	9307      	str	r3, [sp, #28]
 800d320:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d324:	931a      	str	r3, [sp, #104]	@ 0x68
 800d326:	4654      	mov	r4, sl
 800d328:	2205      	movs	r2, #5
 800d32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d32e:	4853      	ldr	r0, [pc, #332]	@ (800d47c <_vfiprintf_r+0x21c>)
 800d330:	f7f2 ff4e 	bl	80001d0 <memchr>
 800d334:	9a04      	ldr	r2, [sp, #16]
 800d336:	b9d8      	cbnz	r0, 800d370 <_vfiprintf_r+0x110>
 800d338:	06d1      	lsls	r1, r2, #27
 800d33a:	bf44      	itt	mi
 800d33c:	2320      	movmi	r3, #32
 800d33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d342:	0713      	lsls	r3, r2, #28
 800d344:	bf44      	itt	mi
 800d346:	232b      	movmi	r3, #43	@ 0x2b
 800d348:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d34c:	f89a 3000 	ldrb.w	r3, [sl]
 800d350:	2b2a      	cmp	r3, #42	@ 0x2a
 800d352:	d015      	beq.n	800d380 <_vfiprintf_r+0x120>
 800d354:	9a07      	ldr	r2, [sp, #28]
 800d356:	4654      	mov	r4, sl
 800d358:	2000      	movs	r0, #0
 800d35a:	f04f 0c0a 	mov.w	ip, #10
 800d35e:	4621      	mov	r1, r4
 800d360:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d364:	3b30      	subs	r3, #48	@ 0x30
 800d366:	2b09      	cmp	r3, #9
 800d368:	d94b      	bls.n	800d402 <_vfiprintf_r+0x1a2>
 800d36a:	b1b0      	cbz	r0, 800d39a <_vfiprintf_r+0x13a>
 800d36c:	9207      	str	r2, [sp, #28]
 800d36e:	e014      	b.n	800d39a <_vfiprintf_r+0x13a>
 800d370:	eba0 0308 	sub.w	r3, r0, r8
 800d374:	fa09 f303 	lsl.w	r3, r9, r3
 800d378:	4313      	orrs	r3, r2
 800d37a:	9304      	str	r3, [sp, #16]
 800d37c:	46a2      	mov	sl, r4
 800d37e:	e7d2      	b.n	800d326 <_vfiprintf_r+0xc6>
 800d380:	9b03      	ldr	r3, [sp, #12]
 800d382:	1d19      	adds	r1, r3, #4
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	9103      	str	r1, [sp, #12]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	bfbb      	ittet	lt
 800d38c:	425b      	neglt	r3, r3
 800d38e:	f042 0202 	orrlt.w	r2, r2, #2
 800d392:	9307      	strge	r3, [sp, #28]
 800d394:	9307      	strlt	r3, [sp, #28]
 800d396:	bfb8      	it	lt
 800d398:	9204      	strlt	r2, [sp, #16]
 800d39a:	7823      	ldrb	r3, [r4, #0]
 800d39c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d39e:	d10a      	bne.n	800d3b6 <_vfiprintf_r+0x156>
 800d3a0:	7863      	ldrb	r3, [r4, #1]
 800d3a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3a4:	d132      	bne.n	800d40c <_vfiprintf_r+0x1ac>
 800d3a6:	9b03      	ldr	r3, [sp, #12]
 800d3a8:	1d1a      	adds	r2, r3, #4
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	9203      	str	r2, [sp, #12]
 800d3ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d3b2:	3402      	adds	r4, #2
 800d3b4:	9305      	str	r3, [sp, #20]
 800d3b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d48c <_vfiprintf_r+0x22c>
 800d3ba:	7821      	ldrb	r1, [r4, #0]
 800d3bc:	2203      	movs	r2, #3
 800d3be:	4650      	mov	r0, sl
 800d3c0:	f7f2 ff06 	bl	80001d0 <memchr>
 800d3c4:	b138      	cbz	r0, 800d3d6 <_vfiprintf_r+0x176>
 800d3c6:	9b04      	ldr	r3, [sp, #16]
 800d3c8:	eba0 000a 	sub.w	r0, r0, sl
 800d3cc:	2240      	movs	r2, #64	@ 0x40
 800d3ce:	4082      	lsls	r2, r0
 800d3d0:	4313      	orrs	r3, r2
 800d3d2:	3401      	adds	r4, #1
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3da:	4829      	ldr	r0, [pc, #164]	@ (800d480 <_vfiprintf_r+0x220>)
 800d3dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d3e0:	2206      	movs	r2, #6
 800d3e2:	f7f2 fef5 	bl	80001d0 <memchr>
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d03f      	beq.n	800d46a <_vfiprintf_r+0x20a>
 800d3ea:	4b26      	ldr	r3, [pc, #152]	@ (800d484 <_vfiprintf_r+0x224>)
 800d3ec:	bb1b      	cbnz	r3, 800d436 <_vfiprintf_r+0x1d6>
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	3307      	adds	r3, #7
 800d3f2:	f023 0307 	bic.w	r3, r3, #7
 800d3f6:	3308      	adds	r3, #8
 800d3f8:	9303      	str	r3, [sp, #12]
 800d3fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3fc:	443b      	add	r3, r7
 800d3fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800d400:	e76a      	b.n	800d2d8 <_vfiprintf_r+0x78>
 800d402:	fb0c 3202 	mla	r2, ip, r2, r3
 800d406:	460c      	mov	r4, r1
 800d408:	2001      	movs	r0, #1
 800d40a:	e7a8      	b.n	800d35e <_vfiprintf_r+0xfe>
 800d40c:	2300      	movs	r3, #0
 800d40e:	3401      	adds	r4, #1
 800d410:	9305      	str	r3, [sp, #20]
 800d412:	4619      	mov	r1, r3
 800d414:	f04f 0c0a 	mov.w	ip, #10
 800d418:	4620      	mov	r0, r4
 800d41a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d41e:	3a30      	subs	r2, #48	@ 0x30
 800d420:	2a09      	cmp	r2, #9
 800d422:	d903      	bls.n	800d42c <_vfiprintf_r+0x1cc>
 800d424:	2b00      	cmp	r3, #0
 800d426:	d0c6      	beq.n	800d3b6 <_vfiprintf_r+0x156>
 800d428:	9105      	str	r1, [sp, #20]
 800d42a:	e7c4      	b.n	800d3b6 <_vfiprintf_r+0x156>
 800d42c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d430:	4604      	mov	r4, r0
 800d432:	2301      	movs	r3, #1
 800d434:	e7f0      	b.n	800d418 <_vfiprintf_r+0x1b8>
 800d436:	ab03      	add	r3, sp, #12
 800d438:	9300      	str	r3, [sp, #0]
 800d43a:	462a      	mov	r2, r5
 800d43c:	4b12      	ldr	r3, [pc, #72]	@ (800d488 <_vfiprintf_r+0x228>)
 800d43e:	a904      	add	r1, sp, #16
 800d440:	4630      	mov	r0, r6
 800d442:	f7fe f889 	bl	800b558 <_printf_float>
 800d446:	4607      	mov	r7, r0
 800d448:	1c78      	adds	r0, r7, #1
 800d44a:	d1d6      	bne.n	800d3fa <_vfiprintf_r+0x19a>
 800d44c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d44e:	07d9      	lsls	r1, r3, #31
 800d450:	d405      	bmi.n	800d45e <_vfiprintf_r+0x1fe>
 800d452:	89ab      	ldrh	r3, [r5, #12]
 800d454:	059a      	lsls	r2, r3, #22
 800d456:	d402      	bmi.n	800d45e <_vfiprintf_r+0x1fe>
 800d458:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d45a:	f7fe fec9 	bl	800c1f0 <__retarget_lock_release_recursive>
 800d45e:	89ab      	ldrh	r3, [r5, #12]
 800d460:	065b      	lsls	r3, r3, #25
 800d462:	f53f af1f 	bmi.w	800d2a4 <_vfiprintf_r+0x44>
 800d466:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d468:	e71e      	b.n	800d2a8 <_vfiprintf_r+0x48>
 800d46a:	ab03      	add	r3, sp, #12
 800d46c:	9300      	str	r3, [sp, #0]
 800d46e:	462a      	mov	r2, r5
 800d470:	4b05      	ldr	r3, [pc, #20]	@ (800d488 <_vfiprintf_r+0x228>)
 800d472:	a904      	add	r1, sp, #16
 800d474:	4630      	mov	r0, r6
 800d476:	f7fe fbb1 	bl	800bbdc <_printf_i>
 800d47a:	e7e4      	b.n	800d446 <_vfiprintf_r+0x1e6>
 800d47c:	080267c9 	.word	0x080267c9
 800d480:	080267d3 	.word	0x080267d3
 800d484:	0800b559 	.word	0x0800b559
 800d488:	0800d23b 	.word	0x0800d23b
 800d48c:	080267cf 	.word	0x080267cf

0800d490 <__sflush_r>:
 800d490:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d498:	0716      	lsls	r6, r2, #28
 800d49a:	4605      	mov	r5, r0
 800d49c:	460c      	mov	r4, r1
 800d49e:	d454      	bmi.n	800d54a <__sflush_r+0xba>
 800d4a0:	684b      	ldr	r3, [r1, #4]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	dc02      	bgt.n	800d4ac <__sflush_r+0x1c>
 800d4a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	dd48      	ble.n	800d53e <__sflush_r+0xae>
 800d4ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4ae:	2e00      	cmp	r6, #0
 800d4b0:	d045      	beq.n	800d53e <__sflush_r+0xae>
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d4b8:	682f      	ldr	r7, [r5, #0]
 800d4ba:	6a21      	ldr	r1, [r4, #32]
 800d4bc:	602b      	str	r3, [r5, #0]
 800d4be:	d030      	beq.n	800d522 <__sflush_r+0x92>
 800d4c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d4c2:	89a3      	ldrh	r3, [r4, #12]
 800d4c4:	0759      	lsls	r1, r3, #29
 800d4c6:	d505      	bpl.n	800d4d4 <__sflush_r+0x44>
 800d4c8:	6863      	ldr	r3, [r4, #4]
 800d4ca:	1ad2      	subs	r2, r2, r3
 800d4cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d4ce:	b10b      	cbz	r3, 800d4d4 <__sflush_r+0x44>
 800d4d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d4d2:	1ad2      	subs	r2, r2, r3
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4d8:	6a21      	ldr	r1, [r4, #32]
 800d4da:	4628      	mov	r0, r5
 800d4dc:	47b0      	blx	r6
 800d4de:	1c43      	adds	r3, r0, #1
 800d4e0:	89a3      	ldrh	r3, [r4, #12]
 800d4e2:	d106      	bne.n	800d4f2 <__sflush_r+0x62>
 800d4e4:	6829      	ldr	r1, [r5, #0]
 800d4e6:	291d      	cmp	r1, #29
 800d4e8:	d82b      	bhi.n	800d542 <__sflush_r+0xb2>
 800d4ea:	4a2a      	ldr	r2, [pc, #168]	@ (800d594 <__sflush_r+0x104>)
 800d4ec:	40ca      	lsrs	r2, r1
 800d4ee:	07d6      	lsls	r6, r2, #31
 800d4f0:	d527      	bpl.n	800d542 <__sflush_r+0xb2>
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	6062      	str	r2, [r4, #4]
 800d4f6:	04d9      	lsls	r1, r3, #19
 800d4f8:	6922      	ldr	r2, [r4, #16]
 800d4fa:	6022      	str	r2, [r4, #0]
 800d4fc:	d504      	bpl.n	800d508 <__sflush_r+0x78>
 800d4fe:	1c42      	adds	r2, r0, #1
 800d500:	d101      	bne.n	800d506 <__sflush_r+0x76>
 800d502:	682b      	ldr	r3, [r5, #0]
 800d504:	b903      	cbnz	r3, 800d508 <__sflush_r+0x78>
 800d506:	6560      	str	r0, [r4, #84]	@ 0x54
 800d508:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d50a:	602f      	str	r7, [r5, #0]
 800d50c:	b1b9      	cbz	r1, 800d53e <__sflush_r+0xae>
 800d50e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d512:	4299      	cmp	r1, r3
 800d514:	d002      	beq.n	800d51c <__sflush_r+0x8c>
 800d516:	4628      	mov	r0, r5
 800d518:	f7ff fcd6 	bl	800cec8 <_free_r>
 800d51c:	2300      	movs	r3, #0
 800d51e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d520:	e00d      	b.n	800d53e <__sflush_r+0xae>
 800d522:	2301      	movs	r3, #1
 800d524:	4628      	mov	r0, r5
 800d526:	47b0      	blx	r6
 800d528:	4602      	mov	r2, r0
 800d52a:	1c50      	adds	r0, r2, #1
 800d52c:	d1c9      	bne.n	800d4c2 <__sflush_r+0x32>
 800d52e:	682b      	ldr	r3, [r5, #0]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d0c6      	beq.n	800d4c2 <__sflush_r+0x32>
 800d534:	2b1d      	cmp	r3, #29
 800d536:	d001      	beq.n	800d53c <__sflush_r+0xac>
 800d538:	2b16      	cmp	r3, #22
 800d53a:	d11e      	bne.n	800d57a <__sflush_r+0xea>
 800d53c:	602f      	str	r7, [r5, #0]
 800d53e:	2000      	movs	r0, #0
 800d540:	e022      	b.n	800d588 <__sflush_r+0xf8>
 800d542:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d546:	b21b      	sxth	r3, r3
 800d548:	e01b      	b.n	800d582 <__sflush_r+0xf2>
 800d54a:	690f      	ldr	r7, [r1, #16]
 800d54c:	2f00      	cmp	r7, #0
 800d54e:	d0f6      	beq.n	800d53e <__sflush_r+0xae>
 800d550:	0793      	lsls	r3, r2, #30
 800d552:	680e      	ldr	r6, [r1, #0]
 800d554:	bf08      	it	eq
 800d556:	694b      	ldreq	r3, [r1, #20]
 800d558:	600f      	str	r7, [r1, #0]
 800d55a:	bf18      	it	ne
 800d55c:	2300      	movne	r3, #0
 800d55e:	eba6 0807 	sub.w	r8, r6, r7
 800d562:	608b      	str	r3, [r1, #8]
 800d564:	f1b8 0f00 	cmp.w	r8, #0
 800d568:	dde9      	ble.n	800d53e <__sflush_r+0xae>
 800d56a:	6a21      	ldr	r1, [r4, #32]
 800d56c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d56e:	4643      	mov	r3, r8
 800d570:	463a      	mov	r2, r7
 800d572:	4628      	mov	r0, r5
 800d574:	47b0      	blx	r6
 800d576:	2800      	cmp	r0, #0
 800d578:	dc08      	bgt.n	800d58c <__sflush_r+0xfc>
 800d57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d582:	81a3      	strh	r3, [r4, #12]
 800d584:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d58c:	4407      	add	r7, r0
 800d58e:	eba8 0800 	sub.w	r8, r8, r0
 800d592:	e7e7      	b.n	800d564 <__sflush_r+0xd4>
 800d594:	20400001 	.word	0x20400001

0800d598 <_fflush_r>:
 800d598:	b538      	push	{r3, r4, r5, lr}
 800d59a:	690b      	ldr	r3, [r1, #16]
 800d59c:	4605      	mov	r5, r0
 800d59e:	460c      	mov	r4, r1
 800d5a0:	b913      	cbnz	r3, 800d5a8 <_fflush_r+0x10>
 800d5a2:	2500      	movs	r5, #0
 800d5a4:	4628      	mov	r0, r5
 800d5a6:	bd38      	pop	{r3, r4, r5, pc}
 800d5a8:	b118      	cbz	r0, 800d5b2 <_fflush_r+0x1a>
 800d5aa:	6a03      	ldr	r3, [r0, #32]
 800d5ac:	b90b      	cbnz	r3, 800d5b2 <_fflush_r+0x1a>
 800d5ae:	f7fe fced 	bl	800bf8c <__sinit>
 800d5b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d0f3      	beq.n	800d5a2 <_fflush_r+0xa>
 800d5ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d5bc:	07d0      	lsls	r0, r2, #31
 800d5be:	d404      	bmi.n	800d5ca <_fflush_r+0x32>
 800d5c0:	0599      	lsls	r1, r3, #22
 800d5c2:	d402      	bmi.n	800d5ca <_fflush_r+0x32>
 800d5c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5c6:	f7fe fe12 	bl	800c1ee <__retarget_lock_acquire_recursive>
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	4621      	mov	r1, r4
 800d5ce:	f7ff ff5f 	bl	800d490 <__sflush_r>
 800d5d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d5d4:	07da      	lsls	r2, r3, #31
 800d5d6:	4605      	mov	r5, r0
 800d5d8:	d4e4      	bmi.n	800d5a4 <_fflush_r+0xc>
 800d5da:	89a3      	ldrh	r3, [r4, #12]
 800d5dc:	059b      	lsls	r3, r3, #22
 800d5de:	d4e1      	bmi.n	800d5a4 <_fflush_r+0xc>
 800d5e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5e2:	f7fe fe05 	bl	800c1f0 <__retarget_lock_release_recursive>
 800d5e6:	e7dd      	b.n	800d5a4 <_fflush_r+0xc>

0800d5e8 <_Balloc>:
 800d5e8:	b570      	push	{r4, r5, r6, lr}
 800d5ea:	69c6      	ldr	r6, [r0, #28]
 800d5ec:	4604      	mov	r4, r0
 800d5ee:	460d      	mov	r5, r1
 800d5f0:	b976      	cbnz	r6, 800d610 <_Balloc+0x28>
 800d5f2:	2010      	movs	r0, #16
 800d5f4:	f7fe f9da 	bl	800b9ac <malloc>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	61e0      	str	r0, [r4, #28]
 800d5fc:	b920      	cbnz	r0, 800d608 <_Balloc+0x20>
 800d5fe:	4b18      	ldr	r3, [pc, #96]	@ (800d660 <_Balloc+0x78>)
 800d600:	4818      	ldr	r0, [pc, #96]	@ (800d664 <_Balloc+0x7c>)
 800d602:	216b      	movs	r1, #107	@ 0x6b
 800d604:	f000 fd14 	bl	800e030 <__assert_func>
 800d608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d60c:	6006      	str	r6, [r0, #0]
 800d60e:	60c6      	str	r6, [r0, #12]
 800d610:	69e6      	ldr	r6, [r4, #28]
 800d612:	68f3      	ldr	r3, [r6, #12]
 800d614:	b183      	cbz	r3, 800d638 <_Balloc+0x50>
 800d616:	69e3      	ldr	r3, [r4, #28]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d61e:	b9b8      	cbnz	r0, 800d650 <_Balloc+0x68>
 800d620:	2101      	movs	r1, #1
 800d622:	fa01 f605 	lsl.w	r6, r1, r5
 800d626:	1d72      	adds	r2, r6, #5
 800d628:	0092      	lsls	r2, r2, #2
 800d62a:	4620      	mov	r0, r4
 800d62c:	f000 fd1e 	bl	800e06c <_calloc_r>
 800d630:	b160      	cbz	r0, 800d64c <_Balloc+0x64>
 800d632:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d636:	e00e      	b.n	800d656 <_Balloc+0x6e>
 800d638:	2221      	movs	r2, #33	@ 0x21
 800d63a:	2104      	movs	r1, #4
 800d63c:	4620      	mov	r0, r4
 800d63e:	f000 fd15 	bl	800e06c <_calloc_r>
 800d642:	69e3      	ldr	r3, [r4, #28]
 800d644:	60f0      	str	r0, [r6, #12]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1e4      	bne.n	800d616 <_Balloc+0x2e>
 800d64c:	2000      	movs	r0, #0
 800d64e:	bd70      	pop	{r4, r5, r6, pc}
 800d650:	6802      	ldr	r2, [r0, #0]
 800d652:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d656:	2300      	movs	r3, #0
 800d658:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d65c:	e7f7      	b.n	800d64e <_Balloc+0x66>
 800d65e:	bf00      	nop
 800d660:	08026749 	.word	0x08026749
 800d664:	080267da 	.word	0x080267da

0800d668 <_Bfree>:
 800d668:	b570      	push	{r4, r5, r6, lr}
 800d66a:	69c6      	ldr	r6, [r0, #28]
 800d66c:	4605      	mov	r5, r0
 800d66e:	460c      	mov	r4, r1
 800d670:	b976      	cbnz	r6, 800d690 <_Bfree+0x28>
 800d672:	2010      	movs	r0, #16
 800d674:	f7fe f99a 	bl	800b9ac <malloc>
 800d678:	4602      	mov	r2, r0
 800d67a:	61e8      	str	r0, [r5, #28]
 800d67c:	b920      	cbnz	r0, 800d688 <_Bfree+0x20>
 800d67e:	4b09      	ldr	r3, [pc, #36]	@ (800d6a4 <_Bfree+0x3c>)
 800d680:	4809      	ldr	r0, [pc, #36]	@ (800d6a8 <_Bfree+0x40>)
 800d682:	218f      	movs	r1, #143	@ 0x8f
 800d684:	f000 fcd4 	bl	800e030 <__assert_func>
 800d688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d68c:	6006      	str	r6, [r0, #0]
 800d68e:	60c6      	str	r6, [r0, #12]
 800d690:	b13c      	cbz	r4, 800d6a2 <_Bfree+0x3a>
 800d692:	69eb      	ldr	r3, [r5, #28]
 800d694:	6862      	ldr	r2, [r4, #4]
 800d696:	68db      	ldr	r3, [r3, #12]
 800d698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d69c:	6021      	str	r1, [r4, #0]
 800d69e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6a2:	bd70      	pop	{r4, r5, r6, pc}
 800d6a4:	08026749 	.word	0x08026749
 800d6a8:	080267da 	.word	0x080267da

0800d6ac <__multadd>:
 800d6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6b0:	690d      	ldr	r5, [r1, #16]
 800d6b2:	4607      	mov	r7, r0
 800d6b4:	460c      	mov	r4, r1
 800d6b6:	461e      	mov	r6, r3
 800d6b8:	f101 0c14 	add.w	ip, r1, #20
 800d6bc:	2000      	movs	r0, #0
 800d6be:	f8dc 3000 	ldr.w	r3, [ip]
 800d6c2:	b299      	uxth	r1, r3
 800d6c4:	fb02 6101 	mla	r1, r2, r1, r6
 800d6c8:	0c1e      	lsrs	r6, r3, #16
 800d6ca:	0c0b      	lsrs	r3, r1, #16
 800d6cc:	fb02 3306 	mla	r3, r2, r6, r3
 800d6d0:	b289      	uxth	r1, r1
 800d6d2:	3001      	adds	r0, #1
 800d6d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d6d8:	4285      	cmp	r5, r0
 800d6da:	f84c 1b04 	str.w	r1, [ip], #4
 800d6de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d6e2:	dcec      	bgt.n	800d6be <__multadd+0x12>
 800d6e4:	b30e      	cbz	r6, 800d72a <__multadd+0x7e>
 800d6e6:	68a3      	ldr	r3, [r4, #8]
 800d6e8:	42ab      	cmp	r3, r5
 800d6ea:	dc19      	bgt.n	800d720 <__multadd+0x74>
 800d6ec:	6861      	ldr	r1, [r4, #4]
 800d6ee:	4638      	mov	r0, r7
 800d6f0:	3101      	adds	r1, #1
 800d6f2:	f7ff ff79 	bl	800d5e8 <_Balloc>
 800d6f6:	4680      	mov	r8, r0
 800d6f8:	b928      	cbnz	r0, 800d706 <__multadd+0x5a>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	4b0c      	ldr	r3, [pc, #48]	@ (800d730 <__multadd+0x84>)
 800d6fe:	480d      	ldr	r0, [pc, #52]	@ (800d734 <__multadd+0x88>)
 800d700:	21ba      	movs	r1, #186	@ 0xba
 800d702:	f000 fc95 	bl	800e030 <__assert_func>
 800d706:	6922      	ldr	r2, [r4, #16]
 800d708:	3202      	adds	r2, #2
 800d70a:	f104 010c 	add.w	r1, r4, #12
 800d70e:	0092      	lsls	r2, r2, #2
 800d710:	300c      	adds	r0, #12
 800d712:	f7fe fd73 	bl	800c1fc <memcpy>
 800d716:	4621      	mov	r1, r4
 800d718:	4638      	mov	r0, r7
 800d71a:	f7ff ffa5 	bl	800d668 <_Bfree>
 800d71e:	4644      	mov	r4, r8
 800d720:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d724:	3501      	adds	r5, #1
 800d726:	615e      	str	r6, [r3, #20]
 800d728:	6125      	str	r5, [r4, #16]
 800d72a:	4620      	mov	r0, r4
 800d72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d730:	080267b8 	.word	0x080267b8
 800d734:	080267da 	.word	0x080267da

0800d738 <__hi0bits>:
 800d738:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d73c:	4603      	mov	r3, r0
 800d73e:	bf36      	itet	cc
 800d740:	0403      	lslcc	r3, r0, #16
 800d742:	2000      	movcs	r0, #0
 800d744:	2010      	movcc	r0, #16
 800d746:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d74a:	bf3c      	itt	cc
 800d74c:	021b      	lslcc	r3, r3, #8
 800d74e:	3008      	addcc	r0, #8
 800d750:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d754:	bf3c      	itt	cc
 800d756:	011b      	lslcc	r3, r3, #4
 800d758:	3004      	addcc	r0, #4
 800d75a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d75e:	bf3c      	itt	cc
 800d760:	009b      	lslcc	r3, r3, #2
 800d762:	3002      	addcc	r0, #2
 800d764:	2b00      	cmp	r3, #0
 800d766:	db05      	blt.n	800d774 <__hi0bits+0x3c>
 800d768:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d76c:	f100 0001 	add.w	r0, r0, #1
 800d770:	bf08      	it	eq
 800d772:	2020      	moveq	r0, #32
 800d774:	4770      	bx	lr

0800d776 <__lo0bits>:
 800d776:	6803      	ldr	r3, [r0, #0]
 800d778:	4602      	mov	r2, r0
 800d77a:	f013 0007 	ands.w	r0, r3, #7
 800d77e:	d00b      	beq.n	800d798 <__lo0bits+0x22>
 800d780:	07d9      	lsls	r1, r3, #31
 800d782:	d421      	bmi.n	800d7c8 <__lo0bits+0x52>
 800d784:	0798      	lsls	r0, r3, #30
 800d786:	bf49      	itett	mi
 800d788:	085b      	lsrmi	r3, r3, #1
 800d78a:	089b      	lsrpl	r3, r3, #2
 800d78c:	2001      	movmi	r0, #1
 800d78e:	6013      	strmi	r3, [r2, #0]
 800d790:	bf5c      	itt	pl
 800d792:	6013      	strpl	r3, [r2, #0]
 800d794:	2002      	movpl	r0, #2
 800d796:	4770      	bx	lr
 800d798:	b299      	uxth	r1, r3
 800d79a:	b909      	cbnz	r1, 800d7a0 <__lo0bits+0x2a>
 800d79c:	0c1b      	lsrs	r3, r3, #16
 800d79e:	2010      	movs	r0, #16
 800d7a0:	b2d9      	uxtb	r1, r3
 800d7a2:	b909      	cbnz	r1, 800d7a8 <__lo0bits+0x32>
 800d7a4:	3008      	adds	r0, #8
 800d7a6:	0a1b      	lsrs	r3, r3, #8
 800d7a8:	0719      	lsls	r1, r3, #28
 800d7aa:	bf04      	itt	eq
 800d7ac:	091b      	lsreq	r3, r3, #4
 800d7ae:	3004      	addeq	r0, #4
 800d7b0:	0799      	lsls	r1, r3, #30
 800d7b2:	bf04      	itt	eq
 800d7b4:	089b      	lsreq	r3, r3, #2
 800d7b6:	3002      	addeq	r0, #2
 800d7b8:	07d9      	lsls	r1, r3, #31
 800d7ba:	d403      	bmi.n	800d7c4 <__lo0bits+0x4e>
 800d7bc:	085b      	lsrs	r3, r3, #1
 800d7be:	f100 0001 	add.w	r0, r0, #1
 800d7c2:	d003      	beq.n	800d7cc <__lo0bits+0x56>
 800d7c4:	6013      	str	r3, [r2, #0]
 800d7c6:	4770      	bx	lr
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	4770      	bx	lr
 800d7cc:	2020      	movs	r0, #32
 800d7ce:	4770      	bx	lr

0800d7d0 <__i2b>:
 800d7d0:	b510      	push	{r4, lr}
 800d7d2:	460c      	mov	r4, r1
 800d7d4:	2101      	movs	r1, #1
 800d7d6:	f7ff ff07 	bl	800d5e8 <_Balloc>
 800d7da:	4602      	mov	r2, r0
 800d7dc:	b928      	cbnz	r0, 800d7ea <__i2b+0x1a>
 800d7de:	4b05      	ldr	r3, [pc, #20]	@ (800d7f4 <__i2b+0x24>)
 800d7e0:	4805      	ldr	r0, [pc, #20]	@ (800d7f8 <__i2b+0x28>)
 800d7e2:	f240 1145 	movw	r1, #325	@ 0x145
 800d7e6:	f000 fc23 	bl	800e030 <__assert_func>
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	6144      	str	r4, [r0, #20]
 800d7ee:	6103      	str	r3, [r0, #16]
 800d7f0:	bd10      	pop	{r4, pc}
 800d7f2:	bf00      	nop
 800d7f4:	080267b8 	.word	0x080267b8
 800d7f8:	080267da 	.word	0x080267da

0800d7fc <__multiply>:
 800d7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d800:	4617      	mov	r7, r2
 800d802:	690a      	ldr	r2, [r1, #16]
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	429a      	cmp	r2, r3
 800d808:	bfa8      	it	ge
 800d80a:	463b      	movge	r3, r7
 800d80c:	4689      	mov	r9, r1
 800d80e:	bfa4      	itt	ge
 800d810:	460f      	movge	r7, r1
 800d812:	4699      	movge	r9, r3
 800d814:	693d      	ldr	r5, [r7, #16]
 800d816:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	6879      	ldr	r1, [r7, #4]
 800d81e:	eb05 060a 	add.w	r6, r5, sl
 800d822:	42b3      	cmp	r3, r6
 800d824:	b085      	sub	sp, #20
 800d826:	bfb8      	it	lt
 800d828:	3101      	addlt	r1, #1
 800d82a:	f7ff fedd 	bl	800d5e8 <_Balloc>
 800d82e:	b930      	cbnz	r0, 800d83e <__multiply+0x42>
 800d830:	4602      	mov	r2, r0
 800d832:	4b41      	ldr	r3, [pc, #260]	@ (800d938 <__multiply+0x13c>)
 800d834:	4841      	ldr	r0, [pc, #260]	@ (800d93c <__multiply+0x140>)
 800d836:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d83a:	f000 fbf9 	bl	800e030 <__assert_func>
 800d83e:	f100 0414 	add.w	r4, r0, #20
 800d842:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d846:	4623      	mov	r3, r4
 800d848:	2200      	movs	r2, #0
 800d84a:	4573      	cmp	r3, lr
 800d84c:	d320      	bcc.n	800d890 <__multiply+0x94>
 800d84e:	f107 0814 	add.w	r8, r7, #20
 800d852:	f109 0114 	add.w	r1, r9, #20
 800d856:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d85a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d85e:	9302      	str	r3, [sp, #8]
 800d860:	1beb      	subs	r3, r5, r7
 800d862:	3b15      	subs	r3, #21
 800d864:	f023 0303 	bic.w	r3, r3, #3
 800d868:	3304      	adds	r3, #4
 800d86a:	3715      	adds	r7, #21
 800d86c:	42bd      	cmp	r5, r7
 800d86e:	bf38      	it	cc
 800d870:	2304      	movcc	r3, #4
 800d872:	9301      	str	r3, [sp, #4]
 800d874:	9b02      	ldr	r3, [sp, #8]
 800d876:	9103      	str	r1, [sp, #12]
 800d878:	428b      	cmp	r3, r1
 800d87a:	d80c      	bhi.n	800d896 <__multiply+0x9a>
 800d87c:	2e00      	cmp	r6, #0
 800d87e:	dd03      	ble.n	800d888 <__multiply+0x8c>
 800d880:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d884:	2b00      	cmp	r3, #0
 800d886:	d055      	beq.n	800d934 <__multiply+0x138>
 800d888:	6106      	str	r6, [r0, #16]
 800d88a:	b005      	add	sp, #20
 800d88c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d890:	f843 2b04 	str.w	r2, [r3], #4
 800d894:	e7d9      	b.n	800d84a <__multiply+0x4e>
 800d896:	f8b1 a000 	ldrh.w	sl, [r1]
 800d89a:	f1ba 0f00 	cmp.w	sl, #0
 800d89e:	d01f      	beq.n	800d8e0 <__multiply+0xe4>
 800d8a0:	46c4      	mov	ip, r8
 800d8a2:	46a1      	mov	r9, r4
 800d8a4:	2700      	movs	r7, #0
 800d8a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d8aa:	f8d9 3000 	ldr.w	r3, [r9]
 800d8ae:	fa1f fb82 	uxth.w	fp, r2
 800d8b2:	b29b      	uxth	r3, r3
 800d8b4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d8b8:	443b      	add	r3, r7
 800d8ba:	f8d9 7000 	ldr.w	r7, [r9]
 800d8be:	0c12      	lsrs	r2, r2, #16
 800d8c0:	0c3f      	lsrs	r7, r7, #16
 800d8c2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d8c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d8ca:	b29b      	uxth	r3, r3
 800d8cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8d0:	4565      	cmp	r5, ip
 800d8d2:	f849 3b04 	str.w	r3, [r9], #4
 800d8d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d8da:	d8e4      	bhi.n	800d8a6 <__multiply+0xaa>
 800d8dc:	9b01      	ldr	r3, [sp, #4]
 800d8de:	50e7      	str	r7, [r4, r3]
 800d8e0:	9b03      	ldr	r3, [sp, #12]
 800d8e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d8e6:	3104      	adds	r1, #4
 800d8e8:	f1b9 0f00 	cmp.w	r9, #0
 800d8ec:	d020      	beq.n	800d930 <__multiply+0x134>
 800d8ee:	6823      	ldr	r3, [r4, #0]
 800d8f0:	4647      	mov	r7, r8
 800d8f2:	46a4      	mov	ip, r4
 800d8f4:	f04f 0a00 	mov.w	sl, #0
 800d8f8:	f8b7 b000 	ldrh.w	fp, [r7]
 800d8fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d900:	fb09 220b 	mla	r2, r9, fp, r2
 800d904:	4452      	add	r2, sl
 800d906:	b29b      	uxth	r3, r3
 800d908:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d90c:	f84c 3b04 	str.w	r3, [ip], #4
 800d910:	f857 3b04 	ldr.w	r3, [r7], #4
 800d914:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d918:	f8bc 3000 	ldrh.w	r3, [ip]
 800d91c:	fb09 330a 	mla	r3, r9, sl, r3
 800d920:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d924:	42bd      	cmp	r5, r7
 800d926:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d92a:	d8e5      	bhi.n	800d8f8 <__multiply+0xfc>
 800d92c:	9a01      	ldr	r2, [sp, #4]
 800d92e:	50a3      	str	r3, [r4, r2]
 800d930:	3404      	adds	r4, #4
 800d932:	e79f      	b.n	800d874 <__multiply+0x78>
 800d934:	3e01      	subs	r6, #1
 800d936:	e7a1      	b.n	800d87c <__multiply+0x80>
 800d938:	080267b8 	.word	0x080267b8
 800d93c:	080267da 	.word	0x080267da

0800d940 <__pow5mult>:
 800d940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d944:	4615      	mov	r5, r2
 800d946:	f012 0203 	ands.w	r2, r2, #3
 800d94a:	4607      	mov	r7, r0
 800d94c:	460e      	mov	r6, r1
 800d94e:	d007      	beq.n	800d960 <__pow5mult+0x20>
 800d950:	4c25      	ldr	r4, [pc, #148]	@ (800d9e8 <__pow5mult+0xa8>)
 800d952:	3a01      	subs	r2, #1
 800d954:	2300      	movs	r3, #0
 800d956:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d95a:	f7ff fea7 	bl	800d6ac <__multadd>
 800d95e:	4606      	mov	r6, r0
 800d960:	10ad      	asrs	r5, r5, #2
 800d962:	d03d      	beq.n	800d9e0 <__pow5mult+0xa0>
 800d964:	69fc      	ldr	r4, [r7, #28]
 800d966:	b97c      	cbnz	r4, 800d988 <__pow5mult+0x48>
 800d968:	2010      	movs	r0, #16
 800d96a:	f7fe f81f 	bl	800b9ac <malloc>
 800d96e:	4602      	mov	r2, r0
 800d970:	61f8      	str	r0, [r7, #28]
 800d972:	b928      	cbnz	r0, 800d980 <__pow5mult+0x40>
 800d974:	4b1d      	ldr	r3, [pc, #116]	@ (800d9ec <__pow5mult+0xac>)
 800d976:	481e      	ldr	r0, [pc, #120]	@ (800d9f0 <__pow5mult+0xb0>)
 800d978:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d97c:	f000 fb58 	bl	800e030 <__assert_func>
 800d980:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d984:	6004      	str	r4, [r0, #0]
 800d986:	60c4      	str	r4, [r0, #12]
 800d988:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d98c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d990:	b94c      	cbnz	r4, 800d9a6 <__pow5mult+0x66>
 800d992:	f240 2171 	movw	r1, #625	@ 0x271
 800d996:	4638      	mov	r0, r7
 800d998:	f7ff ff1a 	bl	800d7d0 <__i2b>
 800d99c:	2300      	movs	r3, #0
 800d99e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9a2:	4604      	mov	r4, r0
 800d9a4:	6003      	str	r3, [r0, #0]
 800d9a6:	f04f 0900 	mov.w	r9, #0
 800d9aa:	07eb      	lsls	r3, r5, #31
 800d9ac:	d50a      	bpl.n	800d9c4 <__pow5mult+0x84>
 800d9ae:	4631      	mov	r1, r6
 800d9b0:	4622      	mov	r2, r4
 800d9b2:	4638      	mov	r0, r7
 800d9b4:	f7ff ff22 	bl	800d7fc <__multiply>
 800d9b8:	4631      	mov	r1, r6
 800d9ba:	4680      	mov	r8, r0
 800d9bc:	4638      	mov	r0, r7
 800d9be:	f7ff fe53 	bl	800d668 <_Bfree>
 800d9c2:	4646      	mov	r6, r8
 800d9c4:	106d      	asrs	r5, r5, #1
 800d9c6:	d00b      	beq.n	800d9e0 <__pow5mult+0xa0>
 800d9c8:	6820      	ldr	r0, [r4, #0]
 800d9ca:	b938      	cbnz	r0, 800d9dc <__pow5mult+0x9c>
 800d9cc:	4622      	mov	r2, r4
 800d9ce:	4621      	mov	r1, r4
 800d9d0:	4638      	mov	r0, r7
 800d9d2:	f7ff ff13 	bl	800d7fc <__multiply>
 800d9d6:	6020      	str	r0, [r4, #0]
 800d9d8:	f8c0 9000 	str.w	r9, [r0]
 800d9dc:	4604      	mov	r4, r0
 800d9de:	e7e4      	b.n	800d9aa <__pow5mult+0x6a>
 800d9e0:	4630      	mov	r0, r6
 800d9e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9e6:	bf00      	nop
 800d9e8:	0802687c 	.word	0x0802687c
 800d9ec:	08026749 	.word	0x08026749
 800d9f0:	080267da 	.word	0x080267da

0800d9f4 <__lshift>:
 800d9f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9f8:	460c      	mov	r4, r1
 800d9fa:	6849      	ldr	r1, [r1, #4]
 800d9fc:	6923      	ldr	r3, [r4, #16]
 800d9fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da02:	68a3      	ldr	r3, [r4, #8]
 800da04:	4607      	mov	r7, r0
 800da06:	4691      	mov	r9, r2
 800da08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da0c:	f108 0601 	add.w	r6, r8, #1
 800da10:	42b3      	cmp	r3, r6
 800da12:	db0b      	blt.n	800da2c <__lshift+0x38>
 800da14:	4638      	mov	r0, r7
 800da16:	f7ff fde7 	bl	800d5e8 <_Balloc>
 800da1a:	4605      	mov	r5, r0
 800da1c:	b948      	cbnz	r0, 800da32 <__lshift+0x3e>
 800da1e:	4602      	mov	r2, r0
 800da20:	4b28      	ldr	r3, [pc, #160]	@ (800dac4 <__lshift+0xd0>)
 800da22:	4829      	ldr	r0, [pc, #164]	@ (800dac8 <__lshift+0xd4>)
 800da24:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da28:	f000 fb02 	bl	800e030 <__assert_func>
 800da2c:	3101      	adds	r1, #1
 800da2e:	005b      	lsls	r3, r3, #1
 800da30:	e7ee      	b.n	800da10 <__lshift+0x1c>
 800da32:	2300      	movs	r3, #0
 800da34:	f100 0114 	add.w	r1, r0, #20
 800da38:	f100 0210 	add.w	r2, r0, #16
 800da3c:	4618      	mov	r0, r3
 800da3e:	4553      	cmp	r3, sl
 800da40:	db33      	blt.n	800daaa <__lshift+0xb6>
 800da42:	6920      	ldr	r0, [r4, #16]
 800da44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da48:	f104 0314 	add.w	r3, r4, #20
 800da4c:	f019 091f 	ands.w	r9, r9, #31
 800da50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da58:	d02b      	beq.n	800dab2 <__lshift+0xbe>
 800da5a:	f1c9 0e20 	rsb	lr, r9, #32
 800da5e:	468a      	mov	sl, r1
 800da60:	2200      	movs	r2, #0
 800da62:	6818      	ldr	r0, [r3, #0]
 800da64:	fa00 f009 	lsl.w	r0, r0, r9
 800da68:	4310      	orrs	r0, r2
 800da6a:	f84a 0b04 	str.w	r0, [sl], #4
 800da6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800da72:	459c      	cmp	ip, r3
 800da74:	fa22 f20e 	lsr.w	r2, r2, lr
 800da78:	d8f3      	bhi.n	800da62 <__lshift+0x6e>
 800da7a:	ebac 0304 	sub.w	r3, ip, r4
 800da7e:	3b15      	subs	r3, #21
 800da80:	f023 0303 	bic.w	r3, r3, #3
 800da84:	3304      	adds	r3, #4
 800da86:	f104 0015 	add.w	r0, r4, #21
 800da8a:	4560      	cmp	r0, ip
 800da8c:	bf88      	it	hi
 800da8e:	2304      	movhi	r3, #4
 800da90:	50ca      	str	r2, [r1, r3]
 800da92:	b10a      	cbz	r2, 800da98 <__lshift+0xa4>
 800da94:	f108 0602 	add.w	r6, r8, #2
 800da98:	3e01      	subs	r6, #1
 800da9a:	4638      	mov	r0, r7
 800da9c:	612e      	str	r6, [r5, #16]
 800da9e:	4621      	mov	r1, r4
 800daa0:	f7ff fde2 	bl	800d668 <_Bfree>
 800daa4:	4628      	mov	r0, r5
 800daa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daaa:	f842 0f04 	str.w	r0, [r2, #4]!
 800daae:	3301      	adds	r3, #1
 800dab0:	e7c5      	b.n	800da3e <__lshift+0x4a>
 800dab2:	3904      	subs	r1, #4
 800dab4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dab8:	f841 2f04 	str.w	r2, [r1, #4]!
 800dabc:	459c      	cmp	ip, r3
 800dabe:	d8f9      	bhi.n	800dab4 <__lshift+0xc0>
 800dac0:	e7ea      	b.n	800da98 <__lshift+0xa4>
 800dac2:	bf00      	nop
 800dac4:	080267b8 	.word	0x080267b8
 800dac8:	080267da 	.word	0x080267da

0800dacc <__mcmp>:
 800dacc:	690a      	ldr	r2, [r1, #16]
 800dace:	4603      	mov	r3, r0
 800dad0:	6900      	ldr	r0, [r0, #16]
 800dad2:	1a80      	subs	r0, r0, r2
 800dad4:	b530      	push	{r4, r5, lr}
 800dad6:	d10e      	bne.n	800daf6 <__mcmp+0x2a>
 800dad8:	3314      	adds	r3, #20
 800dada:	3114      	adds	r1, #20
 800dadc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dae0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dae4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dae8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800daec:	4295      	cmp	r5, r2
 800daee:	d003      	beq.n	800daf8 <__mcmp+0x2c>
 800daf0:	d205      	bcs.n	800dafe <__mcmp+0x32>
 800daf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800daf6:	bd30      	pop	{r4, r5, pc}
 800daf8:	42a3      	cmp	r3, r4
 800dafa:	d3f3      	bcc.n	800dae4 <__mcmp+0x18>
 800dafc:	e7fb      	b.n	800daf6 <__mcmp+0x2a>
 800dafe:	2001      	movs	r0, #1
 800db00:	e7f9      	b.n	800daf6 <__mcmp+0x2a>
	...

0800db04 <__mdiff>:
 800db04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db08:	4689      	mov	r9, r1
 800db0a:	4606      	mov	r6, r0
 800db0c:	4611      	mov	r1, r2
 800db0e:	4648      	mov	r0, r9
 800db10:	4614      	mov	r4, r2
 800db12:	f7ff ffdb 	bl	800dacc <__mcmp>
 800db16:	1e05      	subs	r5, r0, #0
 800db18:	d112      	bne.n	800db40 <__mdiff+0x3c>
 800db1a:	4629      	mov	r1, r5
 800db1c:	4630      	mov	r0, r6
 800db1e:	f7ff fd63 	bl	800d5e8 <_Balloc>
 800db22:	4602      	mov	r2, r0
 800db24:	b928      	cbnz	r0, 800db32 <__mdiff+0x2e>
 800db26:	4b3f      	ldr	r3, [pc, #252]	@ (800dc24 <__mdiff+0x120>)
 800db28:	f240 2137 	movw	r1, #567	@ 0x237
 800db2c:	483e      	ldr	r0, [pc, #248]	@ (800dc28 <__mdiff+0x124>)
 800db2e:	f000 fa7f 	bl	800e030 <__assert_func>
 800db32:	2301      	movs	r3, #1
 800db34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db38:	4610      	mov	r0, r2
 800db3a:	b003      	add	sp, #12
 800db3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db40:	bfbc      	itt	lt
 800db42:	464b      	movlt	r3, r9
 800db44:	46a1      	movlt	r9, r4
 800db46:	4630      	mov	r0, r6
 800db48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db4c:	bfba      	itte	lt
 800db4e:	461c      	movlt	r4, r3
 800db50:	2501      	movlt	r5, #1
 800db52:	2500      	movge	r5, #0
 800db54:	f7ff fd48 	bl	800d5e8 <_Balloc>
 800db58:	4602      	mov	r2, r0
 800db5a:	b918      	cbnz	r0, 800db64 <__mdiff+0x60>
 800db5c:	4b31      	ldr	r3, [pc, #196]	@ (800dc24 <__mdiff+0x120>)
 800db5e:	f240 2145 	movw	r1, #581	@ 0x245
 800db62:	e7e3      	b.n	800db2c <__mdiff+0x28>
 800db64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800db68:	6926      	ldr	r6, [r4, #16]
 800db6a:	60c5      	str	r5, [r0, #12]
 800db6c:	f109 0310 	add.w	r3, r9, #16
 800db70:	f109 0514 	add.w	r5, r9, #20
 800db74:	f104 0e14 	add.w	lr, r4, #20
 800db78:	f100 0b14 	add.w	fp, r0, #20
 800db7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800db80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800db84:	9301      	str	r3, [sp, #4]
 800db86:	46d9      	mov	r9, fp
 800db88:	f04f 0c00 	mov.w	ip, #0
 800db8c:	9b01      	ldr	r3, [sp, #4]
 800db8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800db92:	f853 af04 	ldr.w	sl, [r3, #4]!
 800db96:	9301      	str	r3, [sp, #4]
 800db98:	fa1f f38a 	uxth.w	r3, sl
 800db9c:	4619      	mov	r1, r3
 800db9e:	b283      	uxth	r3, r0
 800dba0:	1acb      	subs	r3, r1, r3
 800dba2:	0c00      	lsrs	r0, r0, #16
 800dba4:	4463      	add	r3, ip
 800dba6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dbaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dbae:	b29b      	uxth	r3, r3
 800dbb0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dbb4:	4576      	cmp	r6, lr
 800dbb6:	f849 3b04 	str.w	r3, [r9], #4
 800dbba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dbbe:	d8e5      	bhi.n	800db8c <__mdiff+0x88>
 800dbc0:	1b33      	subs	r3, r6, r4
 800dbc2:	3b15      	subs	r3, #21
 800dbc4:	f023 0303 	bic.w	r3, r3, #3
 800dbc8:	3415      	adds	r4, #21
 800dbca:	3304      	adds	r3, #4
 800dbcc:	42a6      	cmp	r6, r4
 800dbce:	bf38      	it	cc
 800dbd0:	2304      	movcc	r3, #4
 800dbd2:	441d      	add	r5, r3
 800dbd4:	445b      	add	r3, fp
 800dbd6:	461e      	mov	r6, r3
 800dbd8:	462c      	mov	r4, r5
 800dbda:	4544      	cmp	r4, r8
 800dbdc:	d30e      	bcc.n	800dbfc <__mdiff+0xf8>
 800dbde:	f108 0103 	add.w	r1, r8, #3
 800dbe2:	1b49      	subs	r1, r1, r5
 800dbe4:	f021 0103 	bic.w	r1, r1, #3
 800dbe8:	3d03      	subs	r5, #3
 800dbea:	45a8      	cmp	r8, r5
 800dbec:	bf38      	it	cc
 800dbee:	2100      	movcc	r1, #0
 800dbf0:	440b      	add	r3, r1
 800dbf2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dbf6:	b191      	cbz	r1, 800dc1e <__mdiff+0x11a>
 800dbf8:	6117      	str	r7, [r2, #16]
 800dbfa:	e79d      	b.n	800db38 <__mdiff+0x34>
 800dbfc:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc00:	46e6      	mov	lr, ip
 800dc02:	0c08      	lsrs	r0, r1, #16
 800dc04:	fa1c fc81 	uxtah	ip, ip, r1
 800dc08:	4471      	add	r1, lr
 800dc0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc0e:	b289      	uxth	r1, r1
 800dc10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc14:	f846 1b04 	str.w	r1, [r6], #4
 800dc18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc1c:	e7dd      	b.n	800dbda <__mdiff+0xd6>
 800dc1e:	3f01      	subs	r7, #1
 800dc20:	e7e7      	b.n	800dbf2 <__mdiff+0xee>
 800dc22:	bf00      	nop
 800dc24:	080267b8 	.word	0x080267b8
 800dc28:	080267da 	.word	0x080267da

0800dc2c <__d2b>:
 800dc2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dc30:	460f      	mov	r7, r1
 800dc32:	2101      	movs	r1, #1
 800dc34:	ec59 8b10 	vmov	r8, r9, d0
 800dc38:	4616      	mov	r6, r2
 800dc3a:	f7ff fcd5 	bl	800d5e8 <_Balloc>
 800dc3e:	4604      	mov	r4, r0
 800dc40:	b930      	cbnz	r0, 800dc50 <__d2b+0x24>
 800dc42:	4602      	mov	r2, r0
 800dc44:	4b23      	ldr	r3, [pc, #140]	@ (800dcd4 <__d2b+0xa8>)
 800dc46:	4824      	ldr	r0, [pc, #144]	@ (800dcd8 <__d2b+0xac>)
 800dc48:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc4c:	f000 f9f0 	bl	800e030 <__assert_func>
 800dc50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc58:	b10d      	cbz	r5, 800dc5e <__d2b+0x32>
 800dc5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc5e:	9301      	str	r3, [sp, #4]
 800dc60:	f1b8 0300 	subs.w	r3, r8, #0
 800dc64:	d023      	beq.n	800dcae <__d2b+0x82>
 800dc66:	4668      	mov	r0, sp
 800dc68:	9300      	str	r3, [sp, #0]
 800dc6a:	f7ff fd84 	bl	800d776 <__lo0bits>
 800dc6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc72:	b1d0      	cbz	r0, 800dcaa <__d2b+0x7e>
 800dc74:	f1c0 0320 	rsb	r3, r0, #32
 800dc78:	fa02 f303 	lsl.w	r3, r2, r3
 800dc7c:	430b      	orrs	r3, r1
 800dc7e:	40c2      	lsrs	r2, r0
 800dc80:	6163      	str	r3, [r4, #20]
 800dc82:	9201      	str	r2, [sp, #4]
 800dc84:	9b01      	ldr	r3, [sp, #4]
 800dc86:	61a3      	str	r3, [r4, #24]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	bf0c      	ite	eq
 800dc8c:	2201      	moveq	r2, #1
 800dc8e:	2202      	movne	r2, #2
 800dc90:	6122      	str	r2, [r4, #16]
 800dc92:	b1a5      	cbz	r5, 800dcbe <__d2b+0x92>
 800dc94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dc98:	4405      	add	r5, r0
 800dc9a:	603d      	str	r5, [r7, #0]
 800dc9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dca0:	6030      	str	r0, [r6, #0]
 800dca2:	4620      	mov	r0, r4
 800dca4:	b003      	add	sp, #12
 800dca6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcaa:	6161      	str	r1, [r4, #20]
 800dcac:	e7ea      	b.n	800dc84 <__d2b+0x58>
 800dcae:	a801      	add	r0, sp, #4
 800dcb0:	f7ff fd61 	bl	800d776 <__lo0bits>
 800dcb4:	9b01      	ldr	r3, [sp, #4]
 800dcb6:	6163      	str	r3, [r4, #20]
 800dcb8:	3020      	adds	r0, #32
 800dcba:	2201      	movs	r2, #1
 800dcbc:	e7e8      	b.n	800dc90 <__d2b+0x64>
 800dcbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dcc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dcc6:	6038      	str	r0, [r7, #0]
 800dcc8:	6918      	ldr	r0, [r3, #16]
 800dcca:	f7ff fd35 	bl	800d738 <__hi0bits>
 800dcce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dcd2:	e7e5      	b.n	800dca0 <__d2b+0x74>
 800dcd4:	080267b8 	.word	0x080267b8
 800dcd8:	080267da 	.word	0x080267da

0800dcdc <_malloc_usable_size_r>:
 800dcdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dce0:	1f18      	subs	r0, r3, #4
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	bfbc      	itt	lt
 800dce6:	580b      	ldrlt	r3, [r1, r0]
 800dce8:	18c0      	addlt	r0, r0, r3
 800dcea:	4770      	bx	lr

0800dcec <__sread>:
 800dcec:	b510      	push	{r4, lr}
 800dcee:	460c      	mov	r4, r1
 800dcf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcf4:	f000 f956 	bl	800dfa4 <_read_r>
 800dcf8:	2800      	cmp	r0, #0
 800dcfa:	bfab      	itete	ge
 800dcfc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dcfe:	89a3      	ldrhlt	r3, [r4, #12]
 800dd00:	181b      	addge	r3, r3, r0
 800dd02:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dd06:	bfac      	ite	ge
 800dd08:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dd0a:	81a3      	strhlt	r3, [r4, #12]
 800dd0c:	bd10      	pop	{r4, pc}

0800dd0e <__swrite>:
 800dd0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd12:	461f      	mov	r7, r3
 800dd14:	898b      	ldrh	r3, [r1, #12]
 800dd16:	05db      	lsls	r3, r3, #23
 800dd18:	4605      	mov	r5, r0
 800dd1a:	460c      	mov	r4, r1
 800dd1c:	4616      	mov	r6, r2
 800dd1e:	d505      	bpl.n	800dd2c <__swrite+0x1e>
 800dd20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd24:	2302      	movs	r3, #2
 800dd26:	2200      	movs	r2, #0
 800dd28:	f000 f92a 	bl	800df80 <_lseek_r>
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd36:	81a3      	strh	r3, [r4, #12]
 800dd38:	4632      	mov	r2, r6
 800dd3a:	463b      	mov	r3, r7
 800dd3c:	4628      	mov	r0, r5
 800dd3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd42:	f000 b941 	b.w	800dfc8 <_write_r>

0800dd46 <__sseek>:
 800dd46:	b510      	push	{r4, lr}
 800dd48:	460c      	mov	r4, r1
 800dd4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd4e:	f000 f917 	bl	800df80 <_lseek_r>
 800dd52:	1c43      	adds	r3, r0, #1
 800dd54:	89a3      	ldrh	r3, [r4, #12]
 800dd56:	bf15      	itete	ne
 800dd58:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dd5a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dd5e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dd62:	81a3      	strheq	r3, [r4, #12]
 800dd64:	bf18      	it	ne
 800dd66:	81a3      	strhne	r3, [r4, #12]
 800dd68:	bd10      	pop	{r4, pc}

0800dd6a <__sclose>:
 800dd6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd6e:	f000 b93d 	b.w	800dfec <_close_r>

0800dd72 <__swbuf_r>:
 800dd72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd74:	460e      	mov	r6, r1
 800dd76:	4614      	mov	r4, r2
 800dd78:	4605      	mov	r5, r0
 800dd7a:	b118      	cbz	r0, 800dd84 <__swbuf_r+0x12>
 800dd7c:	6a03      	ldr	r3, [r0, #32]
 800dd7e:	b90b      	cbnz	r3, 800dd84 <__swbuf_r+0x12>
 800dd80:	f7fe f904 	bl	800bf8c <__sinit>
 800dd84:	69a3      	ldr	r3, [r4, #24]
 800dd86:	60a3      	str	r3, [r4, #8]
 800dd88:	89a3      	ldrh	r3, [r4, #12]
 800dd8a:	071a      	lsls	r2, r3, #28
 800dd8c:	d501      	bpl.n	800dd92 <__swbuf_r+0x20>
 800dd8e:	6923      	ldr	r3, [r4, #16]
 800dd90:	b943      	cbnz	r3, 800dda4 <__swbuf_r+0x32>
 800dd92:	4621      	mov	r1, r4
 800dd94:	4628      	mov	r0, r5
 800dd96:	f000 f82b 	bl	800ddf0 <__swsetup_r>
 800dd9a:	b118      	cbz	r0, 800dda4 <__swbuf_r+0x32>
 800dd9c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800dda0:	4638      	mov	r0, r7
 800dda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dda4:	6823      	ldr	r3, [r4, #0]
 800dda6:	6922      	ldr	r2, [r4, #16]
 800dda8:	1a98      	subs	r0, r3, r2
 800ddaa:	6963      	ldr	r3, [r4, #20]
 800ddac:	b2f6      	uxtb	r6, r6
 800ddae:	4283      	cmp	r3, r0
 800ddb0:	4637      	mov	r7, r6
 800ddb2:	dc05      	bgt.n	800ddc0 <__swbuf_r+0x4e>
 800ddb4:	4621      	mov	r1, r4
 800ddb6:	4628      	mov	r0, r5
 800ddb8:	f7ff fbee 	bl	800d598 <_fflush_r>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d1ed      	bne.n	800dd9c <__swbuf_r+0x2a>
 800ddc0:	68a3      	ldr	r3, [r4, #8]
 800ddc2:	3b01      	subs	r3, #1
 800ddc4:	60a3      	str	r3, [r4, #8]
 800ddc6:	6823      	ldr	r3, [r4, #0]
 800ddc8:	1c5a      	adds	r2, r3, #1
 800ddca:	6022      	str	r2, [r4, #0]
 800ddcc:	701e      	strb	r6, [r3, #0]
 800ddce:	6962      	ldr	r2, [r4, #20]
 800ddd0:	1c43      	adds	r3, r0, #1
 800ddd2:	429a      	cmp	r2, r3
 800ddd4:	d004      	beq.n	800dde0 <__swbuf_r+0x6e>
 800ddd6:	89a3      	ldrh	r3, [r4, #12]
 800ddd8:	07db      	lsls	r3, r3, #31
 800ddda:	d5e1      	bpl.n	800dda0 <__swbuf_r+0x2e>
 800dddc:	2e0a      	cmp	r6, #10
 800ddde:	d1df      	bne.n	800dda0 <__swbuf_r+0x2e>
 800dde0:	4621      	mov	r1, r4
 800dde2:	4628      	mov	r0, r5
 800dde4:	f7ff fbd8 	bl	800d598 <_fflush_r>
 800dde8:	2800      	cmp	r0, #0
 800ddea:	d0d9      	beq.n	800dda0 <__swbuf_r+0x2e>
 800ddec:	e7d6      	b.n	800dd9c <__swbuf_r+0x2a>
	...

0800ddf0 <__swsetup_r>:
 800ddf0:	b538      	push	{r3, r4, r5, lr}
 800ddf2:	4b29      	ldr	r3, [pc, #164]	@ (800de98 <__swsetup_r+0xa8>)
 800ddf4:	4605      	mov	r5, r0
 800ddf6:	6818      	ldr	r0, [r3, #0]
 800ddf8:	460c      	mov	r4, r1
 800ddfa:	b118      	cbz	r0, 800de04 <__swsetup_r+0x14>
 800ddfc:	6a03      	ldr	r3, [r0, #32]
 800ddfe:	b90b      	cbnz	r3, 800de04 <__swsetup_r+0x14>
 800de00:	f7fe f8c4 	bl	800bf8c <__sinit>
 800de04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de08:	0719      	lsls	r1, r3, #28
 800de0a:	d422      	bmi.n	800de52 <__swsetup_r+0x62>
 800de0c:	06da      	lsls	r2, r3, #27
 800de0e:	d407      	bmi.n	800de20 <__swsetup_r+0x30>
 800de10:	2209      	movs	r2, #9
 800de12:	602a      	str	r2, [r5, #0]
 800de14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de18:	81a3      	strh	r3, [r4, #12]
 800de1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de1e:	e033      	b.n	800de88 <__swsetup_r+0x98>
 800de20:	0758      	lsls	r0, r3, #29
 800de22:	d512      	bpl.n	800de4a <__swsetup_r+0x5a>
 800de24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de26:	b141      	cbz	r1, 800de3a <__swsetup_r+0x4a>
 800de28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de2c:	4299      	cmp	r1, r3
 800de2e:	d002      	beq.n	800de36 <__swsetup_r+0x46>
 800de30:	4628      	mov	r0, r5
 800de32:	f7ff f849 	bl	800cec8 <_free_r>
 800de36:	2300      	movs	r3, #0
 800de38:	6363      	str	r3, [r4, #52]	@ 0x34
 800de3a:	89a3      	ldrh	r3, [r4, #12]
 800de3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de40:	81a3      	strh	r3, [r4, #12]
 800de42:	2300      	movs	r3, #0
 800de44:	6063      	str	r3, [r4, #4]
 800de46:	6923      	ldr	r3, [r4, #16]
 800de48:	6023      	str	r3, [r4, #0]
 800de4a:	89a3      	ldrh	r3, [r4, #12]
 800de4c:	f043 0308 	orr.w	r3, r3, #8
 800de50:	81a3      	strh	r3, [r4, #12]
 800de52:	6923      	ldr	r3, [r4, #16]
 800de54:	b94b      	cbnz	r3, 800de6a <__swsetup_r+0x7a>
 800de56:	89a3      	ldrh	r3, [r4, #12]
 800de58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de60:	d003      	beq.n	800de6a <__swsetup_r+0x7a>
 800de62:	4621      	mov	r1, r4
 800de64:	4628      	mov	r0, r5
 800de66:	f000 f83f 	bl	800dee8 <__smakebuf_r>
 800de6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de6e:	f013 0201 	ands.w	r2, r3, #1
 800de72:	d00a      	beq.n	800de8a <__swsetup_r+0x9a>
 800de74:	2200      	movs	r2, #0
 800de76:	60a2      	str	r2, [r4, #8]
 800de78:	6962      	ldr	r2, [r4, #20]
 800de7a:	4252      	negs	r2, r2
 800de7c:	61a2      	str	r2, [r4, #24]
 800de7e:	6922      	ldr	r2, [r4, #16]
 800de80:	b942      	cbnz	r2, 800de94 <__swsetup_r+0xa4>
 800de82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de86:	d1c5      	bne.n	800de14 <__swsetup_r+0x24>
 800de88:	bd38      	pop	{r3, r4, r5, pc}
 800de8a:	0799      	lsls	r1, r3, #30
 800de8c:	bf58      	it	pl
 800de8e:	6962      	ldrpl	r2, [r4, #20]
 800de90:	60a2      	str	r2, [r4, #8]
 800de92:	e7f4      	b.n	800de7e <__swsetup_r+0x8e>
 800de94:	2000      	movs	r0, #0
 800de96:	e7f7      	b.n	800de88 <__swsetup_r+0x98>
 800de98:	20000ccc 	.word	0x20000ccc

0800de9c <__swhatbuf_r>:
 800de9c:	b570      	push	{r4, r5, r6, lr}
 800de9e:	460c      	mov	r4, r1
 800dea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dea4:	2900      	cmp	r1, #0
 800dea6:	b096      	sub	sp, #88	@ 0x58
 800dea8:	4615      	mov	r5, r2
 800deaa:	461e      	mov	r6, r3
 800deac:	da0d      	bge.n	800deca <__swhatbuf_r+0x2e>
 800deae:	89a3      	ldrh	r3, [r4, #12]
 800deb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800deb4:	f04f 0100 	mov.w	r1, #0
 800deb8:	bf14      	ite	ne
 800deba:	2340      	movne	r3, #64	@ 0x40
 800debc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dec0:	2000      	movs	r0, #0
 800dec2:	6031      	str	r1, [r6, #0]
 800dec4:	602b      	str	r3, [r5, #0]
 800dec6:	b016      	add	sp, #88	@ 0x58
 800dec8:	bd70      	pop	{r4, r5, r6, pc}
 800deca:	466a      	mov	r2, sp
 800decc:	f000 f89e 	bl	800e00c <_fstat_r>
 800ded0:	2800      	cmp	r0, #0
 800ded2:	dbec      	blt.n	800deae <__swhatbuf_r+0x12>
 800ded4:	9901      	ldr	r1, [sp, #4]
 800ded6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800deda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dede:	4259      	negs	r1, r3
 800dee0:	4159      	adcs	r1, r3
 800dee2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dee6:	e7eb      	b.n	800dec0 <__swhatbuf_r+0x24>

0800dee8 <__smakebuf_r>:
 800dee8:	898b      	ldrh	r3, [r1, #12]
 800deea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800deec:	079d      	lsls	r5, r3, #30
 800deee:	4606      	mov	r6, r0
 800def0:	460c      	mov	r4, r1
 800def2:	d507      	bpl.n	800df04 <__smakebuf_r+0x1c>
 800def4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800def8:	6023      	str	r3, [r4, #0]
 800defa:	6123      	str	r3, [r4, #16]
 800defc:	2301      	movs	r3, #1
 800defe:	6163      	str	r3, [r4, #20]
 800df00:	b003      	add	sp, #12
 800df02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df04:	ab01      	add	r3, sp, #4
 800df06:	466a      	mov	r2, sp
 800df08:	f7ff ffc8 	bl	800de9c <__swhatbuf_r>
 800df0c:	9f00      	ldr	r7, [sp, #0]
 800df0e:	4605      	mov	r5, r0
 800df10:	4639      	mov	r1, r7
 800df12:	4630      	mov	r0, r6
 800df14:	f7fd fd74 	bl	800ba00 <_malloc_r>
 800df18:	b948      	cbnz	r0, 800df2e <__smakebuf_r+0x46>
 800df1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df1e:	059a      	lsls	r2, r3, #22
 800df20:	d4ee      	bmi.n	800df00 <__smakebuf_r+0x18>
 800df22:	f023 0303 	bic.w	r3, r3, #3
 800df26:	f043 0302 	orr.w	r3, r3, #2
 800df2a:	81a3      	strh	r3, [r4, #12]
 800df2c:	e7e2      	b.n	800def4 <__smakebuf_r+0xc>
 800df2e:	89a3      	ldrh	r3, [r4, #12]
 800df30:	6020      	str	r0, [r4, #0]
 800df32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df36:	81a3      	strh	r3, [r4, #12]
 800df38:	9b01      	ldr	r3, [sp, #4]
 800df3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df3e:	b15b      	cbz	r3, 800df58 <__smakebuf_r+0x70>
 800df40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df44:	4630      	mov	r0, r6
 800df46:	f000 f80b 	bl	800df60 <_isatty_r>
 800df4a:	b128      	cbz	r0, 800df58 <__smakebuf_r+0x70>
 800df4c:	89a3      	ldrh	r3, [r4, #12]
 800df4e:	f023 0303 	bic.w	r3, r3, #3
 800df52:	f043 0301 	orr.w	r3, r3, #1
 800df56:	81a3      	strh	r3, [r4, #12]
 800df58:	89a3      	ldrh	r3, [r4, #12]
 800df5a:	431d      	orrs	r5, r3
 800df5c:	81a5      	strh	r5, [r4, #12]
 800df5e:	e7cf      	b.n	800df00 <__smakebuf_r+0x18>

0800df60 <_isatty_r>:
 800df60:	b538      	push	{r3, r4, r5, lr}
 800df62:	4d06      	ldr	r5, [pc, #24]	@ (800df7c <_isatty_r+0x1c>)
 800df64:	2300      	movs	r3, #0
 800df66:	4604      	mov	r4, r0
 800df68:	4608      	mov	r0, r1
 800df6a:	602b      	str	r3, [r5, #0]
 800df6c:	f000 fa5a 	bl	800e424 <_isatty>
 800df70:	1c43      	adds	r3, r0, #1
 800df72:	d102      	bne.n	800df7a <_isatty_r+0x1a>
 800df74:	682b      	ldr	r3, [r5, #0]
 800df76:	b103      	cbz	r3, 800df7a <_isatty_r+0x1a>
 800df78:	6023      	str	r3, [r4, #0]
 800df7a:	bd38      	pop	{r3, r4, r5, pc}
 800df7c:	20005d40 	.word	0x20005d40

0800df80 <_lseek_r>:
 800df80:	b538      	push	{r3, r4, r5, lr}
 800df82:	4d07      	ldr	r5, [pc, #28]	@ (800dfa0 <_lseek_r+0x20>)
 800df84:	4604      	mov	r4, r0
 800df86:	4608      	mov	r0, r1
 800df88:	4611      	mov	r1, r2
 800df8a:	2200      	movs	r2, #0
 800df8c:	602a      	str	r2, [r5, #0]
 800df8e:	461a      	mov	r2, r3
 800df90:	f000 fa58 	bl	800e444 <_lseek>
 800df94:	1c43      	adds	r3, r0, #1
 800df96:	d102      	bne.n	800df9e <_lseek_r+0x1e>
 800df98:	682b      	ldr	r3, [r5, #0]
 800df9a:	b103      	cbz	r3, 800df9e <_lseek_r+0x1e>
 800df9c:	6023      	str	r3, [r4, #0]
 800df9e:	bd38      	pop	{r3, r4, r5, pc}
 800dfa0:	20005d40 	.word	0x20005d40

0800dfa4 <_read_r>:
 800dfa4:	b538      	push	{r3, r4, r5, lr}
 800dfa6:	4d07      	ldr	r5, [pc, #28]	@ (800dfc4 <_read_r+0x20>)
 800dfa8:	4604      	mov	r4, r0
 800dfaa:	4608      	mov	r0, r1
 800dfac:	4611      	mov	r1, r2
 800dfae:	2200      	movs	r2, #0
 800dfb0:	602a      	str	r2, [r5, #0]
 800dfb2:	461a      	mov	r2, r3
 800dfb4:	f000 fa4e 	bl	800e454 <_read>
 800dfb8:	1c43      	adds	r3, r0, #1
 800dfba:	d102      	bne.n	800dfc2 <_read_r+0x1e>
 800dfbc:	682b      	ldr	r3, [r5, #0]
 800dfbe:	b103      	cbz	r3, 800dfc2 <_read_r+0x1e>
 800dfc0:	6023      	str	r3, [r4, #0]
 800dfc2:	bd38      	pop	{r3, r4, r5, pc}
 800dfc4:	20005d40 	.word	0x20005d40

0800dfc8 <_write_r>:
 800dfc8:	b538      	push	{r3, r4, r5, lr}
 800dfca:	4d07      	ldr	r5, [pc, #28]	@ (800dfe8 <_write_r+0x20>)
 800dfcc:	4604      	mov	r4, r0
 800dfce:	4608      	mov	r0, r1
 800dfd0:	4611      	mov	r1, r2
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	602a      	str	r2, [r5, #0]
 800dfd6:	461a      	mov	r2, r3
 800dfd8:	f000 fa44 	bl	800e464 <_write>
 800dfdc:	1c43      	adds	r3, r0, #1
 800dfde:	d102      	bne.n	800dfe6 <_write_r+0x1e>
 800dfe0:	682b      	ldr	r3, [r5, #0]
 800dfe2:	b103      	cbz	r3, 800dfe6 <_write_r+0x1e>
 800dfe4:	6023      	str	r3, [r4, #0]
 800dfe6:	bd38      	pop	{r3, r4, r5, pc}
 800dfe8:	20005d40 	.word	0x20005d40

0800dfec <_close_r>:
 800dfec:	b538      	push	{r3, r4, r5, lr}
 800dfee:	4d06      	ldr	r5, [pc, #24]	@ (800e008 <_close_r+0x1c>)
 800dff0:	2300      	movs	r3, #0
 800dff2:	4604      	mov	r4, r0
 800dff4:	4608      	mov	r0, r1
 800dff6:	602b      	str	r3, [r5, #0]
 800dff8:	f000 f9fc 	bl	800e3f4 <_close>
 800dffc:	1c43      	adds	r3, r0, #1
 800dffe:	d102      	bne.n	800e006 <_close_r+0x1a>
 800e000:	682b      	ldr	r3, [r5, #0]
 800e002:	b103      	cbz	r3, 800e006 <_close_r+0x1a>
 800e004:	6023      	str	r3, [r4, #0]
 800e006:	bd38      	pop	{r3, r4, r5, pc}
 800e008:	20005d40 	.word	0x20005d40

0800e00c <_fstat_r>:
 800e00c:	b538      	push	{r3, r4, r5, lr}
 800e00e:	4d07      	ldr	r5, [pc, #28]	@ (800e02c <_fstat_r+0x20>)
 800e010:	2300      	movs	r3, #0
 800e012:	4604      	mov	r4, r0
 800e014:	4608      	mov	r0, r1
 800e016:	4611      	mov	r1, r2
 800e018:	602b      	str	r3, [r5, #0]
 800e01a:	f000 f9f3 	bl	800e404 <_fstat>
 800e01e:	1c43      	adds	r3, r0, #1
 800e020:	d102      	bne.n	800e028 <_fstat_r+0x1c>
 800e022:	682b      	ldr	r3, [r5, #0]
 800e024:	b103      	cbz	r3, 800e028 <_fstat_r+0x1c>
 800e026:	6023      	str	r3, [r4, #0]
 800e028:	bd38      	pop	{r3, r4, r5, pc}
 800e02a:	bf00      	nop
 800e02c:	20005d40 	.word	0x20005d40

0800e030 <__assert_func>:
 800e030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e032:	4614      	mov	r4, r2
 800e034:	461a      	mov	r2, r3
 800e036:	4b09      	ldr	r3, [pc, #36]	@ (800e05c <__assert_func+0x2c>)
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4605      	mov	r5, r0
 800e03c:	68d8      	ldr	r0, [r3, #12]
 800e03e:	b14c      	cbz	r4, 800e054 <__assert_func+0x24>
 800e040:	4b07      	ldr	r3, [pc, #28]	@ (800e060 <__assert_func+0x30>)
 800e042:	9100      	str	r1, [sp, #0]
 800e044:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e048:	4906      	ldr	r1, [pc, #24]	@ (800e064 <__assert_func+0x34>)
 800e04a:	462b      	mov	r3, r5
 800e04c:	f000 f834 	bl	800e0b8 <fiprintf>
 800e050:	f000 f851 	bl	800e0f6 <abort>
 800e054:	4b04      	ldr	r3, [pc, #16]	@ (800e068 <__assert_func+0x38>)
 800e056:	461c      	mov	r4, r3
 800e058:	e7f3      	b.n	800e042 <__assert_func+0x12>
 800e05a:	bf00      	nop
 800e05c:	20000ccc 	.word	0x20000ccc
 800e060:	0802683d 	.word	0x0802683d
 800e064:	0802684a 	.word	0x0802684a
 800e068:	08026878 	.word	0x08026878

0800e06c <_calloc_r>:
 800e06c:	b570      	push	{r4, r5, r6, lr}
 800e06e:	fba1 5402 	umull	r5, r4, r1, r2
 800e072:	b934      	cbnz	r4, 800e082 <_calloc_r+0x16>
 800e074:	4629      	mov	r1, r5
 800e076:	f7fd fcc3 	bl	800ba00 <_malloc_r>
 800e07a:	4606      	mov	r6, r0
 800e07c:	b928      	cbnz	r0, 800e08a <_calloc_r+0x1e>
 800e07e:	4630      	mov	r0, r6
 800e080:	bd70      	pop	{r4, r5, r6, pc}
 800e082:	220c      	movs	r2, #12
 800e084:	6002      	str	r2, [r0, #0]
 800e086:	2600      	movs	r6, #0
 800e088:	e7f9      	b.n	800e07e <_calloc_r+0x12>
 800e08a:	462a      	mov	r2, r5
 800e08c:	4621      	mov	r1, r4
 800e08e:	f7fe f86b 	bl	800c168 <memset>
 800e092:	e7f4      	b.n	800e07e <_calloc_r+0x12>

0800e094 <__ascii_mbtowc>:
 800e094:	b082      	sub	sp, #8
 800e096:	b901      	cbnz	r1, 800e09a <__ascii_mbtowc+0x6>
 800e098:	a901      	add	r1, sp, #4
 800e09a:	b142      	cbz	r2, 800e0ae <__ascii_mbtowc+0x1a>
 800e09c:	b14b      	cbz	r3, 800e0b2 <__ascii_mbtowc+0x1e>
 800e09e:	7813      	ldrb	r3, [r2, #0]
 800e0a0:	600b      	str	r3, [r1, #0]
 800e0a2:	7812      	ldrb	r2, [r2, #0]
 800e0a4:	1e10      	subs	r0, r2, #0
 800e0a6:	bf18      	it	ne
 800e0a8:	2001      	movne	r0, #1
 800e0aa:	b002      	add	sp, #8
 800e0ac:	4770      	bx	lr
 800e0ae:	4610      	mov	r0, r2
 800e0b0:	e7fb      	b.n	800e0aa <__ascii_mbtowc+0x16>
 800e0b2:	f06f 0001 	mvn.w	r0, #1
 800e0b6:	e7f8      	b.n	800e0aa <__ascii_mbtowc+0x16>

0800e0b8 <fiprintf>:
 800e0b8:	b40e      	push	{r1, r2, r3}
 800e0ba:	b503      	push	{r0, r1, lr}
 800e0bc:	4601      	mov	r1, r0
 800e0be:	ab03      	add	r3, sp, #12
 800e0c0:	4805      	ldr	r0, [pc, #20]	@ (800e0d8 <fiprintf+0x20>)
 800e0c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0c6:	6800      	ldr	r0, [r0, #0]
 800e0c8:	9301      	str	r3, [sp, #4]
 800e0ca:	f7ff f8c9 	bl	800d260 <_vfiprintf_r>
 800e0ce:	b002      	add	sp, #8
 800e0d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0d4:	b003      	add	sp, #12
 800e0d6:	4770      	bx	lr
 800e0d8:	20000ccc 	.word	0x20000ccc

0800e0dc <__ascii_wctomb>:
 800e0dc:	4603      	mov	r3, r0
 800e0de:	4608      	mov	r0, r1
 800e0e0:	b141      	cbz	r1, 800e0f4 <__ascii_wctomb+0x18>
 800e0e2:	2aff      	cmp	r2, #255	@ 0xff
 800e0e4:	d904      	bls.n	800e0f0 <__ascii_wctomb+0x14>
 800e0e6:	228a      	movs	r2, #138	@ 0x8a
 800e0e8:	601a      	str	r2, [r3, #0]
 800e0ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e0ee:	4770      	bx	lr
 800e0f0:	700a      	strb	r2, [r1, #0]
 800e0f2:	2001      	movs	r0, #1
 800e0f4:	4770      	bx	lr

0800e0f6 <abort>:
 800e0f6:	b508      	push	{r3, lr}
 800e0f8:	2006      	movs	r0, #6
 800e0fa:	f000 f82b 	bl	800e154 <raise>
 800e0fe:	2001      	movs	r0, #1
 800e100:	f000 f9b8 	bl	800e474 <_exit>

0800e104 <_raise_r>:
 800e104:	291f      	cmp	r1, #31
 800e106:	b538      	push	{r3, r4, r5, lr}
 800e108:	4605      	mov	r5, r0
 800e10a:	460c      	mov	r4, r1
 800e10c:	d904      	bls.n	800e118 <_raise_r+0x14>
 800e10e:	2316      	movs	r3, #22
 800e110:	6003      	str	r3, [r0, #0]
 800e112:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e116:	bd38      	pop	{r3, r4, r5, pc}
 800e118:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e11a:	b112      	cbz	r2, 800e122 <_raise_r+0x1e>
 800e11c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e120:	b94b      	cbnz	r3, 800e136 <_raise_r+0x32>
 800e122:	4628      	mov	r0, r5
 800e124:	f000 f830 	bl	800e188 <_getpid_r>
 800e128:	4622      	mov	r2, r4
 800e12a:	4601      	mov	r1, r0
 800e12c:	4628      	mov	r0, r5
 800e12e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e132:	f000 b817 	b.w	800e164 <_kill_r>
 800e136:	2b01      	cmp	r3, #1
 800e138:	d00a      	beq.n	800e150 <_raise_r+0x4c>
 800e13a:	1c59      	adds	r1, r3, #1
 800e13c:	d103      	bne.n	800e146 <_raise_r+0x42>
 800e13e:	2316      	movs	r3, #22
 800e140:	6003      	str	r3, [r0, #0]
 800e142:	2001      	movs	r0, #1
 800e144:	e7e7      	b.n	800e116 <_raise_r+0x12>
 800e146:	2100      	movs	r1, #0
 800e148:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e14c:	4620      	mov	r0, r4
 800e14e:	4798      	blx	r3
 800e150:	2000      	movs	r0, #0
 800e152:	e7e0      	b.n	800e116 <_raise_r+0x12>

0800e154 <raise>:
 800e154:	4b02      	ldr	r3, [pc, #8]	@ (800e160 <raise+0xc>)
 800e156:	4601      	mov	r1, r0
 800e158:	6818      	ldr	r0, [r3, #0]
 800e15a:	f7ff bfd3 	b.w	800e104 <_raise_r>
 800e15e:	bf00      	nop
 800e160:	20000ccc 	.word	0x20000ccc

0800e164 <_kill_r>:
 800e164:	b538      	push	{r3, r4, r5, lr}
 800e166:	4d07      	ldr	r5, [pc, #28]	@ (800e184 <_kill_r+0x20>)
 800e168:	2300      	movs	r3, #0
 800e16a:	4604      	mov	r4, r0
 800e16c:	4608      	mov	r0, r1
 800e16e:	4611      	mov	r1, r2
 800e170:	602b      	str	r3, [r5, #0]
 800e172:	f000 f95f 	bl	800e434 <_kill>
 800e176:	1c43      	adds	r3, r0, #1
 800e178:	d102      	bne.n	800e180 <_kill_r+0x1c>
 800e17a:	682b      	ldr	r3, [r5, #0]
 800e17c:	b103      	cbz	r3, 800e180 <_kill_r+0x1c>
 800e17e:	6023      	str	r3, [r4, #0]
 800e180:	bd38      	pop	{r3, r4, r5, pc}
 800e182:	bf00      	nop
 800e184:	20005d40 	.word	0x20005d40

0800e188 <_getpid_r>:
 800e188:	f000 b944 	b.w	800e414 <_getpid>

0800e18c <expf>:
 800e18c:	b508      	push	{r3, lr}
 800e18e:	ed2d 8b02 	vpush	{d8}
 800e192:	eef0 8a40 	vmov.f32	s17, s0
 800e196:	f000 f839 	bl	800e20c <__ieee754_expf>
 800e19a:	eeb0 8a40 	vmov.f32	s16, s0
 800e19e:	eeb0 0a68 	vmov.f32	s0, s17
 800e1a2:	f000 f829 	bl	800e1f8 <finitef>
 800e1a6:	b160      	cbz	r0, 800e1c2 <expf+0x36>
 800e1a8:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800e1e8 <expf+0x5c>
 800e1ac:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1b4:	dd0a      	ble.n	800e1cc <expf+0x40>
 800e1b6:	f7fd ffef 	bl	800c198 <__errno>
 800e1ba:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800e1ec <expf+0x60>
 800e1be:	2322      	movs	r3, #34	@ 0x22
 800e1c0:	6003      	str	r3, [r0, #0]
 800e1c2:	eeb0 0a48 	vmov.f32	s0, s16
 800e1c6:	ecbd 8b02 	vpop	{d8}
 800e1ca:	bd08      	pop	{r3, pc}
 800e1cc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e1f0 <expf+0x64>
 800e1d0:	eef4 8ae7 	vcmpe.f32	s17, s15
 800e1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1d8:	d5f3      	bpl.n	800e1c2 <expf+0x36>
 800e1da:	f7fd ffdd 	bl	800c198 <__errno>
 800e1de:	2322      	movs	r3, #34	@ 0x22
 800e1e0:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800e1f4 <expf+0x68>
 800e1e4:	6003      	str	r3, [r0, #0]
 800e1e6:	e7ec      	b.n	800e1c2 <expf+0x36>
 800e1e8:	42b17217 	.word	0x42b17217
 800e1ec:	7f800000 	.word	0x7f800000
 800e1f0:	c2cff1b5 	.word	0xc2cff1b5
 800e1f4:	00000000 	.word	0x00000000

0800e1f8 <finitef>:
 800e1f8:	ee10 3a10 	vmov	r3, s0
 800e1fc:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e200:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e204:	bfac      	ite	ge
 800e206:	2000      	movge	r0, #0
 800e208:	2001      	movlt	r0, #1
 800e20a:	4770      	bx	lr

0800e20c <__ieee754_expf>:
 800e20c:	ee10 2a10 	vmov	r2, s0
 800e210:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800e214:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e218:	d902      	bls.n	800e220 <__ieee754_expf+0x14>
 800e21a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e21e:	4770      	bx	lr
 800e220:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800e224:	d106      	bne.n	800e234 <__ieee754_expf+0x28>
 800e226:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800e360 <__ieee754_expf+0x154>
 800e22a:	2900      	cmp	r1, #0
 800e22c:	bf18      	it	ne
 800e22e:	eeb0 0a67 	vmovne.f32	s0, s15
 800e232:	4770      	bx	lr
 800e234:	484b      	ldr	r0, [pc, #300]	@ (800e364 <__ieee754_expf+0x158>)
 800e236:	4282      	cmp	r2, r0
 800e238:	dd02      	ble.n	800e240 <__ieee754_expf+0x34>
 800e23a:	2000      	movs	r0, #0
 800e23c:	f000 b8d4 	b.w	800e3e8 <__math_oflowf>
 800e240:	2a00      	cmp	r2, #0
 800e242:	da05      	bge.n	800e250 <__ieee754_expf+0x44>
 800e244:	4a48      	ldr	r2, [pc, #288]	@ (800e368 <__ieee754_expf+0x15c>)
 800e246:	4293      	cmp	r3, r2
 800e248:	d902      	bls.n	800e250 <__ieee754_expf+0x44>
 800e24a:	2000      	movs	r0, #0
 800e24c:	f000 b8c6 	b.w	800e3dc <__math_uflowf>
 800e250:	4a46      	ldr	r2, [pc, #280]	@ (800e36c <__ieee754_expf+0x160>)
 800e252:	4293      	cmp	r3, r2
 800e254:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800e258:	d952      	bls.n	800e300 <__ieee754_expf+0xf4>
 800e25a:	4a45      	ldr	r2, [pc, #276]	@ (800e370 <__ieee754_expf+0x164>)
 800e25c:	4293      	cmp	r3, r2
 800e25e:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800e262:	d834      	bhi.n	800e2ce <__ieee754_expf+0xc2>
 800e264:	4b43      	ldr	r3, [pc, #268]	@ (800e374 <__ieee754_expf+0x168>)
 800e266:	4413      	add	r3, r2
 800e268:	ed93 7a00 	vldr	s14, [r3]
 800e26c:	4b42      	ldr	r3, [pc, #264]	@ (800e378 <__ieee754_expf+0x16c>)
 800e26e:	4413      	add	r3, r2
 800e270:	ee30 7a47 	vsub.f32	s14, s0, s14
 800e274:	f081 0201 	eor.w	r2, r1, #1
 800e278:	edd3 7a00 	vldr	s15, [r3]
 800e27c:	1a52      	subs	r2, r2, r1
 800e27e:	ee37 0a67 	vsub.f32	s0, s14, s15
 800e282:	ee20 6a00 	vmul.f32	s12, s0, s0
 800e286:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800e37c <__ieee754_expf+0x170>
 800e28a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e380 <__ieee754_expf+0x174>
 800e28e:	eee6 6a05 	vfma.f32	s13, s12, s10
 800e292:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800e384 <__ieee754_expf+0x178>
 800e296:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e29a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e388 <__ieee754_expf+0x17c>
 800e29e:	eee5 6a06 	vfma.f32	s13, s10, s12
 800e2a2:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800e38c <__ieee754_expf+0x180>
 800e2a6:	eea6 5a86 	vfma.f32	s10, s13, s12
 800e2aa:	eef0 6a40 	vmov.f32	s13, s0
 800e2ae:	eee5 6a46 	vfms.f32	s13, s10, s12
 800e2b2:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800e2b6:	ee20 5a26 	vmul.f32	s10, s0, s13
 800e2ba:	bb92      	cbnz	r2, 800e322 <__ieee754_expf+0x116>
 800e2bc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800e2c0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800e2c4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e2c8:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800e2cc:	4770      	bx	lr
 800e2ce:	4b30      	ldr	r3, [pc, #192]	@ (800e390 <__ieee754_expf+0x184>)
 800e2d0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800e394 <__ieee754_expf+0x188>
 800e2d4:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800e398 <__ieee754_expf+0x18c>
 800e2d8:	4413      	add	r3, r2
 800e2da:	edd3 7a00 	vldr	s15, [r3]
 800e2de:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e2e2:	eeb0 7a40 	vmov.f32	s14, s0
 800e2e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e2ea:	ee17 2a90 	vmov	r2, s15
 800e2ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e2f2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e2f6:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800e39c <__ieee754_expf+0x190>
 800e2fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e2fe:	e7be      	b.n	800e27e <__ieee754_expf+0x72>
 800e300:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800e304:	d20b      	bcs.n	800e31e <__ieee754_expf+0x112>
 800e306:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e3a0 <__ieee754_expf+0x194>
 800e30a:	ee70 6a26 	vadd.f32	s13, s0, s13
 800e30e:	eef4 6ae5 	vcmpe.f32	s13, s11
 800e312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e316:	dd02      	ble.n	800e31e <__ieee754_expf+0x112>
 800e318:	ee30 0a25 	vadd.f32	s0, s0, s11
 800e31c:	4770      	bx	lr
 800e31e:	2200      	movs	r2, #0
 800e320:	e7af      	b.n	800e282 <__ieee754_expf+0x76>
 800e322:	ee36 6a66 	vsub.f32	s12, s12, s13
 800e326:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800e32a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800e32e:	bfb8      	it	lt
 800e330:	3264      	addlt	r2, #100	@ 0x64
 800e332:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e336:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e33a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e33e:	ee17 3a90 	vmov	r3, s15
 800e342:	bfab      	itete	ge
 800e344:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800e348:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800e34c:	ee00 3a10 	vmovge	s0, r3
 800e350:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800e3a4 <__ieee754_expf+0x198>
 800e354:	bfbc      	itt	lt
 800e356:	ee00 3a10 	vmovlt	s0, r3
 800e35a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800e35e:	4770      	bx	lr
 800e360:	00000000 	.word	0x00000000
 800e364:	42b17217 	.word	0x42b17217
 800e368:	42cff1b5 	.word	0x42cff1b5
 800e36c:	3eb17218 	.word	0x3eb17218
 800e370:	3f851591 	.word	0x3f851591
 800e374:	08026a84 	.word	0x08026a84
 800e378:	08026a7c 	.word	0x08026a7c
 800e37c:	3331bb4c 	.word	0x3331bb4c
 800e380:	b5ddea0e 	.word	0xb5ddea0e
 800e384:	388ab355 	.word	0x388ab355
 800e388:	bb360b61 	.word	0xbb360b61
 800e38c:	3e2aaaab 	.word	0x3e2aaaab
 800e390:	08026a8c 	.word	0x08026a8c
 800e394:	3fb8aa3b 	.word	0x3fb8aa3b
 800e398:	3f317180 	.word	0x3f317180
 800e39c:	3717f7d1 	.word	0x3717f7d1
 800e3a0:	7149f2ca 	.word	0x7149f2ca
 800e3a4:	0d800000 	.word	0x0d800000

0800e3a8 <with_errnof>:
 800e3a8:	b510      	push	{r4, lr}
 800e3aa:	ed2d 8b02 	vpush	{d8}
 800e3ae:	eeb0 8a40 	vmov.f32	s16, s0
 800e3b2:	4604      	mov	r4, r0
 800e3b4:	f7fd fef0 	bl	800c198 <__errno>
 800e3b8:	eeb0 0a48 	vmov.f32	s0, s16
 800e3bc:	ecbd 8b02 	vpop	{d8}
 800e3c0:	6004      	str	r4, [r0, #0]
 800e3c2:	bd10      	pop	{r4, pc}

0800e3c4 <xflowf>:
 800e3c4:	b130      	cbz	r0, 800e3d4 <xflowf+0x10>
 800e3c6:	eef1 7a40 	vneg.f32	s15, s0
 800e3ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e3ce:	2022      	movs	r0, #34	@ 0x22
 800e3d0:	f7ff bfea 	b.w	800e3a8 <with_errnof>
 800e3d4:	eef0 7a40 	vmov.f32	s15, s0
 800e3d8:	e7f7      	b.n	800e3ca <xflowf+0x6>
	...

0800e3dc <__math_uflowf>:
 800e3dc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e3e4 <__math_uflowf+0x8>
 800e3e0:	f7ff bff0 	b.w	800e3c4 <xflowf>
 800e3e4:	10000000 	.word	0x10000000

0800e3e8 <__math_oflowf>:
 800e3e8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e3f0 <__math_oflowf+0x8>
 800e3ec:	f7ff bfea 	b.w	800e3c4 <xflowf>
 800e3f0:	70000000 	.word	0x70000000

0800e3f4 <_close>:
 800e3f4:	4b02      	ldr	r3, [pc, #8]	@ (800e400 <_close+0xc>)
 800e3f6:	2258      	movs	r2, #88	@ 0x58
 800e3f8:	601a      	str	r2, [r3, #0]
 800e3fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e3fe:	4770      	bx	lr
 800e400:	20005d40 	.word	0x20005d40

0800e404 <_fstat>:
 800e404:	4b02      	ldr	r3, [pc, #8]	@ (800e410 <_fstat+0xc>)
 800e406:	2258      	movs	r2, #88	@ 0x58
 800e408:	601a      	str	r2, [r3, #0]
 800e40a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e40e:	4770      	bx	lr
 800e410:	20005d40 	.word	0x20005d40

0800e414 <_getpid>:
 800e414:	4b02      	ldr	r3, [pc, #8]	@ (800e420 <_getpid+0xc>)
 800e416:	2258      	movs	r2, #88	@ 0x58
 800e418:	601a      	str	r2, [r3, #0]
 800e41a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e41e:	4770      	bx	lr
 800e420:	20005d40 	.word	0x20005d40

0800e424 <_isatty>:
 800e424:	4b02      	ldr	r3, [pc, #8]	@ (800e430 <_isatty+0xc>)
 800e426:	2258      	movs	r2, #88	@ 0x58
 800e428:	601a      	str	r2, [r3, #0]
 800e42a:	2000      	movs	r0, #0
 800e42c:	4770      	bx	lr
 800e42e:	bf00      	nop
 800e430:	20005d40 	.word	0x20005d40

0800e434 <_kill>:
 800e434:	4b02      	ldr	r3, [pc, #8]	@ (800e440 <_kill+0xc>)
 800e436:	2258      	movs	r2, #88	@ 0x58
 800e438:	601a      	str	r2, [r3, #0]
 800e43a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e43e:	4770      	bx	lr
 800e440:	20005d40 	.word	0x20005d40

0800e444 <_lseek>:
 800e444:	4b02      	ldr	r3, [pc, #8]	@ (800e450 <_lseek+0xc>)
 800e446:	2258      	movs	r2, #88	@ 0x58
 800e448:	601a      	str	r2, [r3, #0]
 800e44a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e44e:	4770      	bx	lr
 800e450:	20005d40 	.word	0x20005d40

0800e454 <_read>:
 800e454:	4b02      	ldr	r3, [pc, #8]	@ (800e460 <_read+0xc>)
 800e456:	2258      	movs	r2, #88	@ 0x58
 800e458:	601a      	str	r2, [r3, #0]
 800e45a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e45e:	4770      	bx	lr
 800e460:	20005d40 	.word	0x20005d40

0800e464 <_write>:
 800e464:	4b02      	ldr	r3, [pc, #8]	@ (800e470 <_write+0xc>)
 800e466:	2258      	movs	r2, #88	@ 0x58
 800e468:	601a      	str	r2, [r3, #0]
 800e46a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e46e:	4770      	bx	lr
 800e470:	20005d40 	.word	0x20005d40

0800e474 <_exit>:
 800e474:	e7fe      	b.n	800e474 <_exit>
	...

0800e478 <_init>:
 800e478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e47a:	bf00      	nop
 800e47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e47e:	bc08      	pop	{r3}
 800e480:	469e      	mov	lr, r3
 800e482:	4770      	bx	lr

0800e484 <_fini>:
 800e484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e486:	bf00      	nop
 800e488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e48a:	bc08      	pop	{r3}
 800e48c:	469e      	mov	lr, r3
 800e48e:	4770      	bx	lr
