
TP_AUTORADIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08007d20  08007d20  00008d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e9c  08007e9c  00009074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e9c  08007e9c  00008e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ea4  08007ea4  00009074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ea4  08007ea4  00008ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ea8  08007ea8  00008ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08007eac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001520  20000074  08007f20  00009074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001594  08007f20  00009594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016052  00000000  00000000  000090a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cb7  00000000  00000000  0001f0f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  00022db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4b  00000000  00000000  00024060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028ee6  00000000  00000000  00024eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017ae6  00000000  00000000  0004dd91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f34cf  00000000  00000000  00065877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158d46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f9c  00000000  00000000  00158d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0015dd28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007d08 	.word	0x08007d08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007d08 	.word	0x08007d08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_Init>:

// ===================================================================
// Fonctions
// ===================================================================

void MCP23S17_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    // CS high
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80005a0:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005a6:	8911      	ldrh	r1, [r2, #8]
 80005a8:	2201      	movs	r2, #1
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 f8ce 	bl	800174c <HAL_GPIO_WritePin>

    // Reset pulse
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_RESET);
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b2:	68db      	ldr	r3, [r3, #12]
 80005b4:	4a14      	ldr	r2, [pc, #80]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005b6:	8a11      	ldrh	r1, [r2, #16]
 80005b8:	2200      	movs	r2, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f001 f8c6 	bl	800174c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f000 fd65 	bl	8001090 <HAL_Delay>
    HAL_GPIO_WritePin(hmcp23s17.reset_port, hmcp23s17.reset_pin, GPIO_PIN_SET);
 80005c6:	4b10      	ldr	r3, [pc, #64]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	4a0f      	ldr	r2, [pc, #60]	@ (8000608 <MCP23S17_Init+0x6c>)
 80005cc:	8a11      	ldrh	r1, [r2, #16]
 80005ce:	2201      	movs	r2, #1
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 f8bb 	bl	800174c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80005d6:	2001      	movs	r0, #1
 80005d8:	f000 fd5a 	bl	8001090 <HAL_Delay>

    // Config IOCON : BANK=0, SEQOP=0
    MCP23S17_WriteRegister(MCP23S17_IOCON, 0x20);
 80005dc:	2120      	movs	r1, #32
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 f814 	bl	800060c <MCP23S17_WriteRegister>

    // Tous les pins en sortie (0 = output)
    MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00);
 80005e4:	2100      	movs	r1, #0
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 f810 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00);
 80005ec:	2100      	movs	r1, #0
 80005ee:	2001      	movs	r0, #1
 80005f0:	f000 f80c 	bl	800060c <MCP23S17_WriteRegister>

    // Éteindre toutes les LEDs au démarrage
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0x00);
 80005f4:	2100      	movs	r1, #0
 80005f6:	2012      	movs	r0, #18
 80005f8:	f000 f808 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
 80005fc:	2100      	movs	r1, #0
 80005fe:	2013      	movs	r0, #19
 8000600:	f000 f804 	bl	800060c <MCP23S17_WriteRegister>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000000 	.word	0x20000000

0800060c <MCP23S17_WriteRegister>:

void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	71fb      	strb	r3, [r7, #7]
 8000618:	4613      	mov	r3, r2
 800061a:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[3] = {
        (uint8_t)(0x40 | (hmcp23s17.address << 1)),  // Write opcode
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800061e:	7c9b      	ldrb	r3, [r3, #18]
 8000620:	b25b      	sxtb	r3, r3
 8000622:	005b      	lsls	r3, r3, #1
 8000624:	b25b      	sxtb	r3, r3
 8000626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800062a:	b25b      	sxtb	r3, r3
 800062c:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 800062e:	733b      	strb	r3, [r7, #12]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	737b      	strb	r3, [r7, #13]
 8000634:	79bb      	ldrb	r3, [r7, #6]
 8000636:	73bb      	strb	r3, [r7, #14]
        reg,
        value
    };

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 8000638:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a0d      	ldr	r2, [pc, #52]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800063e:	8911      	ldrh	r1, [r2, #8]
 8000640:	2200      	movs	r2, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 f882 	bl	800174c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hmcp23s17.hspi, txData, 3, HAL_MAX_DELAY);
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800064a:	6818      	ldr	r0, [r3, #0]
 800064c:	f107 010c 	add.w	r1, r7, #12
 8000650:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000654:	2203      	movs	r2, #3
 8000656:	f002 fc54 	bl	8002f02 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 800065a:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	4a05      	ldr	r2, [pc, #20]	@ (8000674 <MCP23S17_WriteRegister+0x68>)
 8000660:	8911      	ldrh	r1, [r2, #8]
 8000662:	2201      	movs	r2, #1
 8000664:	4618      	mov	r0, r3
 8000666:	f001 f871 	bl	800174c <HAL_GPIO_WritePin>
}
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000000 	.word	0x20000000

08000678 <MCP23S17_ReadRegister>:

uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af02      	add	r7, sp, #8
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3] = {
        (uint8_t)(0x41 | (hmcp23s17.address << 1)),  // Read opcode
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 8000684:	7c9b      	ldrb	r3, [r3, #18]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	b25b      	sxtb	r3, r3
 800068c:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8000690:	b25b      	sxtb	r3, r3
 8000692:	b2db      	uxtb	r3, r3
    uint8_t txData[3] = {
 8000694:	733b      	strb	r3, [r7, #12]
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	737b      	strb	r3, [r7, #13]
 800069a:	2300      	movs	r3, #0
 800069c:	73bb      	strb	r3, [r7, #14]
        reg,
        0x00
    };
    uint8_t rxData[3] = {0};
 800069e:	f107 0308 	add.w	r3, r7, #8
 80006a2:	2100      	movs	r1, #0
 80006a4:	460a      	mov	r2, r1
 80006a6:	801a      	strh	r2, [r3, #0]
 80006a8:	460a      	mov	r2, r1
 80006aa:	709a      	strb	r2, [r3, #2]

    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_RESET);
 80006ac:	4b10      	ldr	r3, [pc, #64]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	4a0f      	ldr	r2, [pc, #60]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006b2:	8911      	ldrh	r1, [r2, #8]
 80006b4:	2200      	movs	r2, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 f848 	bl	800174c <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(hmcp23s17.hspi, txData, rxData, 3, HAL_MAX_DELAY);
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006be:	6818      	ldr	r0, [r3, #0]
 80006c0:	f107 0208 	add.w	r2, r7, #8
 80006c4:	f107 010c 	add.w	r1, r7, #12
 80006c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006cc:	9300      	str	r3, [sp, #0]
 80006ce:	2303      	movs	r3, #3
 80006d0:	f002 fd8d 	bl	80031ee <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(hmcp23s17.cs_port, hmcp23s17.cs_pin, GPIO_PIN_SET);
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	4a05      	ldr	r2, [pc, #20]	@ (80006f0 <MCP23S17_ReadRegister+0x78>)
 80006da:	8911      	ldrh	r1, [r2, #8]
 80006dc:	2201      	movs	r2, #1
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 f834 	bl	800174c <HAL_GPIO_WritePin>

    return rxData[2];
 80006e4:	7abb      	ldrb	r3, [r7, #10]
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	3710      	adds	r7, #16
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20000000 	.word	0x20000000

080006f4 <MCP23S17_SetAllPinsHigh>:

// Allume TOUTES les LEDs
void MCP23S17_SetAllPinsHigh(void) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
    MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF);
 80006f8:	21ff      	movs	r1, #255	@ 0xff
 80006fa:	2012      	movs	r0, #18
 80006fc:	f7ff ff86 	bl	800060c <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF);
 8000700:	21ff      	movs	r1, #255	@ 0xff
 8000702:	2013      	movs	r0, #19
 8000704:	f7ff ff82 	bl	800060c <MCP23S17_WriteRegister>
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <Select_LED>:
    MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x00);
}

// Allume une LED spécifique (0 à 15)
void Select_LED(char port, uint8_t led,uint8_t state)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
 8000716:	460b      	mov	r3, r1
 8000718:	71bb      	strb	r3, [r7, #6]
 800071a:	4613      	mov	r3, r2
 800071c:	717b      	strb	r3, [r7, #5]
    if (led > 7) return;
 800071e:	79bb      	ldrb	r3, [r7, #6]
 8000720:	2b07      	cmp	r3, #7
 8000722:	d836      	bhi.n	8000792 <Select_LED+0x86>

    uint8_t reg = (port == 'A' || port == 'a') ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	2b41      	cmp	r3, #65	@ 0x41
 8000728:	d002      	beq.n	8000730 <Select_LED+0x24>
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b61      	cmp	r3, #97	@ 0x61
 800072e:	d101      	bne.n	8000734 <Select_LED+0x28>
 8000730:	2312      	movs	r3, #18
 8000732:	e000      	b.n	8000736 <Select_LED+0x2a>
 8000734:	2313      	movs	r3, #19
 8000736:	73bb      	strb	r3, [r7, #14]
    uint8_t current = MCP23S17_ReadRegister(reg);
 8000738:	7bbb      	ldrb	r3, [r7, #14]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff9c 	bl	8000678 <MCP23S17_ReadRegister>
 8000740:	4603      	mov	r3, r0
 8000742:	73fb      	strb	r3, [r7, #15]
    // On part du principe que tout est allumé (0xFF)
    // On force un seul bit à 0 → éteint la LED
    if (state == 1)
 8000744:	797b      	ldrb	r3, [r7, #5]
 8000746:	2b01      	cmp	r3, #1
 8000748:	d10d      	bne.n	8000766 <Select_LED+0x5a>
    {
        uint8_t pattern = 0xFF;           // 11111111
 800074a:	23ff      	movs	r3, #255	@ 0xff
 800074c:	737b      	strb	r3, [r7, #13]
        current &= ~(1 << led);           // Met le bit `led` à 0
 800074e:	79bb      	ldrb	r3, [r7, #6]
 8000750:	2201      	movs	r2, #1
 8000752:	fa02 f303 	lsl.w	r3, r2, r3
 8000756:	b25b      	sxtb	r3, r3
 8000758:	43db      	mvns	r3, r3
 800075a:	b25a      	sxtb	r2, r3
 800075c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000760:	4013      	ands	r3, r2
 8000762:	b25b      	sxtb	r3, r3
 8000764:	73fb      	strb	r3, [r7, #15]
    }

    if (state == 0)
 8000766:	797b      	ldrb	r3, [r7, #5]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10b      	bne.n	8000784 <Select_LED+0x78>
	{
		uint8_t pattern = 0xFF;           // 11111111
 800076c:	23ff      	movs	r3, #255	@ 0xff
 800076e:	733b      	strb	r3, [r7, #12]
		current |= (1 << led);           // Met le bit `led` à 0
 8000770:	79bb      	ldrb	r3, [r7, #6]
 8000772:	2201      	movs	r2, #1
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	b25a      	sxtb	r2, r3
 800077a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800077e:	4313      	orrs	r3, r2
 8000780:	b25b      	sxtb	r3, r3
 8000782:	73fb      	strb	r3, [r7, #15]
	}


    MCP23S17_WriteRegister(reg, current);
 8000784:	7bfa      	ldrb	r2, [r7, #15]
 8000786:	7bbb      	ldrb	r3, [r7, #14]
 8000788:	4611      	mov	r1, r2
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff3e 	bl	800060c <MCP23S17_WriteRegister>
 8000790:	e000      	b.n	8000794 <Select_LED+0x88>
    if (led > 7) return;
 8000792:	bf00      	nop
}
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800079c:	b480      	push	{r7}
 800079e:	b085      	sub	sp, #20
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	4a07      	ldr	r2, [pc, #28]	@ (80007c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80007ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	4a06      	ldr	r2, [pc, #24]	@ (80007cc <vApplicationGetIdleTaskMemory+0x30>)
 80007b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2280      	movs	r2, #128	@ 0x80
 80007b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80007ba:	bf00      	nop
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	20000094 	.word	0x20000094
 80007cc:	200000e8 	.word	0x200000e8

080007d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80007d0:	b5b0      	push	{r4, r5, r7, lr}
 80007d2:	b088      	sub	sp, #32
 80007d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80007d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000800 <MX_FREERTOS_Init+0x30>)
 80007d8:	1d3c      	adds	r4, r7, #4
 80007da:	461d      	mov	r5, r3
 80007dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2100      	movs	r1, #0
 80007ec:	4618      	mov	r0, r3
 80007ee:	f004 fc8a 	bl	8005106 <osThreadCreate>
 80007f2:	4603      	mov	r3, r0
 80007f4:	4a03      	ldr	r2, [pc, #12]	@ (8000804 <MX_FREERTOS_Init+0x34>)
 80007f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80007f8:	bf00      	nop
 80007fa:	3720      	adds	r7, #32
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000800:	08007d2c 	.word	0x08007d2c
 8000804:	20000090 	.word	0x20000090

08000808 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000810:	2001      	movs	r0, #1
 8000812:	f004 fcc4 	bl	800519e <osDelay>
 8000816:	e7fb      	b.n	8000810 <StartDefaultTask+0x8>

08000818 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	@ 0x28
 800081c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	4b35      	ldr	r3, [pc, #212]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a34      	ldr	r2, [pc, #208]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b32      	ldr	r3, [pc, #200]	@ (8000904 <MX_GPIO_Init+0xec>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	4b2f      	ldr	r3, [pc, #188]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a2e      	ldr	r2, [pc, #184]	@ (8000904 <MX_GPIO_Init+0xec>)
 800084c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b2c      	ldr	r3, [pc, #176]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b29      	ldr	r3, [pc, #164]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	4a28      	ldr	r2, [pc, #160]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800086a:	4b26      	ldr	r3, [pc, #152]	@ (8000904 <MX_GPIO_Init+0xec>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b23      	ldr	r3, [pc, #140]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	4a22      	ldr	r2, [pc, #136]	@ (8000904 <MX_GPIO_Init+0xec>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000882:	4b20      	ldr	r3, [pc, #128]	@ (8000904 <MX_GPIO_Init+0xec>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2121      	movs	r1, #33	@ 0x21
 8000892:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000896:	f000 ff59 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	2180      	movs	r1, #128	@ 0x80
 800089e:	481a      	ldr	r0, [pc, #104]	@ (8000908 <MX_GPIO_Init+0xf0>)
 80008a0:	f000 ff54 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	4814      	ldr	r0, [pc, #80]	@ (800090c <MX_GPIO_Init+0xf4>)
 80008bc:	f000 fd9c 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 80008c0:	2321      	movs	r3, #33	@ 0x21
 80008c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008da:	f000 fd8d 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008de:	2380      	movs	r3, #128	@ 0x80
 80008e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4619      	mov	r1, r3
 80008f4:	4804      	ldr	r0, [pc, #16]	@ (8000908 <MX_GPIO_Init+0xf0>)
 80008f6:	f000 fd7f 	bl	80013f8 <HAL_GPIO_Init>

}
 80008fa:	bf00      	nop
 80008fc:	3728      	adds	r7, #40	@ 0x28
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40021000 	.word	0x40021000
 8000908:	48000400 	.word	0x48000400
 800090c:	48000800 	.word	0x48000800

08000910 <fonction>:

	return ch;
}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af00      	add	r7, sp, #0
 8000916:	60f8      	str	r0, [r7, #12]
 8000918:	60b9      	str	r1, [r7, #8]
 800091a:	607a      	str	r2, [r7, #4]
	int size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <fonction+0x3c>)
 8000924:	2128      	movs	r1, #40	@ 0x28
 8000926:	4618      	mov	r0, r3
 8000928:	f006 fd3a 	bl	80073a0 <sniprintf>
 800092c:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000934:	68fa      	ldr	r2, [r7, #12]
 8000936:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800093a:	6979      	ldr	r1, [r7, #20]
 800093c:	b289      	uxth	r1, r1
 800093e:	4610      	mov	r0, r2
 8000940:	4798      	blx	r3

	return 0;
 8000942:	2300      	movs	r3, #0
}
 8000944:	4618      	mov	r0, r3
 8000946:	3718      	adds	r7, #24
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	08007d48 	.word	0x08007d48

08000950 <Task_shell>:


void Task_shell(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
	  shell_init(&h_shell);
 8000954:	4806      	ldr	r0, [pc, #24]	@ (8000970 <Task_shell+0x20>)
 8000956:	f006 fba3 	bl	80070a0 <shell_init>
	  shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 800095a:	4b06      	ldr	r3, [pc, #24]	@ (8000974 <Task_shell+0x24>)
 800095c:	4a06      	ldr	r2, [pc, #24]	@ (8000978 <Task_shell+0x28>)
 800095e:	2166      	movs	r1, #102	@ 0x66
 8000960:	4803      	ldr	r0, [pc, #12]	@ (8000970 <Task_shell+0x20>)
 8000962:	f006 fbdf 	bl	8007124 <shell_add>
	  shell_run(&h_shell);
 8000966:	4802      	ldr	r0, [pc, #8]	@ (8000970 <Task_shell+0x20>)
 8000968:	f006 fc88 	bl	800727c <shell_run>
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	200002f0 	.word	0x200002f0
 8000974:	08007d68 	.word	0x08007d68
 8000978:	08000911 	.word	0x08000911

0800097c <Task_LED>:

void Task_LED(void const *argument)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
    (void)argument;  // Si tu utilises osThread

    for(;;)
    {
    	Select_LED('A', 1,1);
 8000984:	2201      	movs	r2, #1
 8000986:	2101      	movs	r1, #1
 8000988:	2041      	movs	r0, #65	@ 0x41
 800098a:	f7ff febf 	bl	800070c <Select_LED>
    	Select_LED('A', 0,1);
 800098e:	2201      	movs	r2, #1
 8000990:	2100      	movs	r1, #0
 8000992:	2041      	movs	r0, #65	@ 0x41
 8000994:	f7ff feba 	bl	800070c <Select_LED>
    	Select_LED('A', 7,1);
 8000998:	2201      	movs	r2, #1
 800099a:	2107      	movs	r1, #7
 800099c:	2041      	movs	r0, #65	@ 0x41
 800099e:	f7ff feb5 	bl	800070c <Select_LED>
    	Select_LED('B', 1,1);
 80009a2:	2201      	movs	r2, #1
 80009a4:	2101      	movs	r1, #1
 80009a6:	2042      	movs	r0, #66	@ 0x42
 80009a8:	f7ff feb0 	bl	800070c <Select_LED>
    	vTaskDelay(200);
 80009ac:	20c8      	movs	r0, #200	@ 0xc8
 80009ae:	f005 f993 	bl	8005cd8 <vTaskDelay>
    	Select_LED('A', 1,0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2101      	movs	r1, #1
 80009b6:	2041      	movs	r0, #65	@ 0x41
 80009b8:	f7ff fea8 	bl	800070c <Select_LED>
		Select_LED('A', 0,1);
 80009bc:	2201      	movs	r2, #1
 80009be:	2100      	movs	r1, #0
 80009c0:	2041      	movs	r0, #65	@ 0x41
 80009c2:	f7ff fea3 	bl	800070c <Select_LED>
		Select_LED('A', 7,0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2107      	movs	r1, #7
 80009ca:	2041      	movs	r0, #65	@ 0x41
 80009cc:	f7ff fe9e 	bl	800070c <Select_LED>
		Select_LED('B', 1,0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2101      	movs	r1, #1
 80009d4:	2042      	movs	r0, #66	@ 0x42
 80009d6:	f7ff fe99 	bl	800070c <Select_LED>
    	vTaskDelay(200);
 80009da:	20c8      	movs	r0, #200	@ 0xc8
 80009dc:	f005 f97c 	bl	8005cd8 <vTaskDelay>
    {
 80009e0:	bf00      	nop
 80009e2:	e7cf      	b.n	8000984 <Task_LED+0x8>

080009e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ea:	f000 fad5 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ee:	f000 f849 	bl	8000a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f2:	f7ff ff11 	bl	8000818 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009f6:	f000 fa11 	bl	8000e1c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80009fa:	f000 f8cd 	bl	8000b98 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  //h_shell.drv.receive = drv_uart1_receive;
  MCP23S17_Init();
 80009fe:	f7ff fdcd 	bl	800059c <MCP23S17_Init>
  MCP23S17_SetAllPinsHigh();
 8000a02:	f7ff fe77 	bl	80006f4 <MCP23S17_SetAllPinsHigh>


  h_shell.drv.transmit = drv_uart1_transmit;
 8000a06:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <main+0x7c>)
 8000a08:	4a16      	ldr	r2, [pc, #88]	@ (8000a64 <main+0x80>)
 8000a0a:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
  uartQueue = xQueueCreate(32, sizeof(uint8_t));
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2101      	movs	r1, #1
 8000a12:	2020      	movs	r0, #32
 8000a14:	f004 fcf6 	bl	8005404 <xQueueGenericCreate>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	4a13      	ldr	r2, [pc, #76]	@ (8000a68 <main+0x84>)
 8000a1c:	6013      	str	r3, [r2, #0]

  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4912      	ldr	r1, [pc, #72]	@ (8000a6c <main+0x88>)
 8000a22:	4813      	ldr	r0, [pc, #76]	@ (8000a70 <main+0x8c>)
 8000a24:	f003 f83e 	bl	8003aa4 <HAL_UART_Receive_IT>

  xTaskCreate(Task_shell, "Shell", 256, NULL, 1, NULL);
 8000a28:	2300      	movs	r3, #0
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2300      	movs	r3, #0
 8000a32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a36:	490f      	ldr	r1, [pc, #60]	@ (8000a74 <main+0x90>)
 8000a38:	480f      	ldr	r0, [pc, #60]	@ (8000a78 <main+0x94>)
 8000a3a:	f005 f815 	bl	8005a68 <xTaskCreate>
  xTaskCreate(Task_LED, "LED", 256, NULL, 1, NULL);
 8000a3e:	2300      	movs	r3, #0
 8000a40:	9301      	str	r3, [sp, #4]
 8000a42:	2301      	movs	r3, #1
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	2300      	movs	r3, #0
 8000a48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a4c:	490b      	ldr	r1, [pc, #44]	@ (8000a7c <main+0x98>)
 8000a4e:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <main+0x9c>)
 8000a50:	f005 f80a 	bl	8005a68 <xTaskCreate>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a54:	f7ff febc 	bl	80007d0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a58:	f004 fb4e 	bl	80050f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a5c:	bf00      	nop
 8000a5e:	e7fd      	b.n	8000a5c <main+0x78>
 8000a60:	200002f0 	.word	0x200002f0
 8000a64:	08006ff9 	.word	0x08006ff9
 8000a68:	200002e8 	.word	0x200002e8
 8000a6c:	200002ec 	.word	0x200002ec
 8000a70:	200006b4 	.word	0x200006b4
 8000a74:	08007d80 	.word	0x08007d80
 8000a78:	08000951 	.word	0x08000951
 8000a7c:	08007d88 	.word	0x08007d88
 8000a80:	0800097d 	.word	0x0800097d

08000a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b096      	sub	sp, #88	@ 0x58
 8000a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8a:	f107 0314 	add.w	r3, r7, #20
 8000a8e:	2244      	movs	r2, #68	@ 0x44
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f006 fcba 	bl	800740c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a98:	463b      	mov	r3, r7
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000aa6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000aaa:	f000 fe75 	bl	8001798 <HAL_PWREx_ControlVoltageScaling>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ab4:	f000 f86a 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000abc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ac2:	2310      	movs	r3, #16
 8000ac4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aca:	2302      	movs	r3, #2
 8000acc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ad2:	230a      	movs	r3, #10
 8000ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ad6:	2307      	movs	r3, #7
 8000ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ada:	2302      	movs	r3, #2
 8000adc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 feac 	bl	8001844 <HAL_RCC_OscConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000af2:	f000 f84b 	bl	8000b8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af6:	230f      	movs	r3, #15
 8000af8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000afa:	2303      	movs	r3, #3
 8000afc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b0a:	463b      	mov	r3, r7
 8000b0c:	2104      	movs	r1, #4
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f001 fa74 	bl	8001ffc <HAL_RCC_ClockConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b1a:	f000 f837 	bl	8000b8c <Error_Handler>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	3758      	adds	r7, #88	@ 0x58
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) // Vérifier qu'il s'agit bien de l'UART2
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a10      	ldr	r2, [pc, #64]	@ (8000b78 <HAL_UART_RxCpltCallback+0x50>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d119      	bne.n	8000b6e <HAL_UART_RxCpltCallback+0x46>
    {
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(uartQueue, &rx_byte, &xHigherPriorityTaskWoken);
 8000b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <HAL_UART_RxCpltCallback+0x54>)
 8000b40:	6818      	ldr	r0, [r3, #0]
 8000b42:	f107 020c 	add.w	r2, r7, #12
 8000b46:	2300      	movs	r3, #0
 8000b48:	490d      	ldr	r1, [pc, #52]	@ (8000b80 <HAL_UART_RxCpltCallback+0x58>)
 8000b4a:	f004 fcb5 	bl	80054b8 <xQueueGenericSendFromISR>

		// Relancer la réception
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000b4e:	2201      	movs	r2, #1
 8000b50:	490b      	ldr	r1, [pc, #44]	@ (8000b80 <HAL_UART_RxCpltCallback+0x58>)
 8000b52:	480c      	ldr	r0, [pc, #48]	@ (8000b84 <HAL_UART_RxCpltCallback+0x5c>)
 8000b54:	f002 ffa6 	bl	8003aa4 <HAL_UART_Receive_IT>

		// Si une tâche a été réveillée par l’ISR, demander un switch
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d007      	beq.n	8000b6e <HAL_UART_RxCpltCallback+0x46>
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <HAL_UART_RxCpltCallback+0x60>)
 8000b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	f3bf 8f4f 	dsb	sy
 8000b6a:	f3bf 8f6f 	isb	sy
    }
}
 8000b6e:	bf00      	nop
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40004400 	.word	0x40004400
 8000b7c:	200002e8 	.word	0x200002e8
 8000b80:	200002ec 	.word	0x200002ec
 8000b84:	200006b4 	.word	0x200006b4
 8000b88:	e000ed04 	.word	0xe000ed04

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <Error_Handler+0x8>

08000b98 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8000c10 <MX_SPI3_Init+0x78>)
 8000ba0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000ba4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ba8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000baa:	4b18      	ldr	r3, [pc, #96]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bb2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bb6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bb8:	4b14      	ldr	r3, [pc, #80]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bbe:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bc4:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bca:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bce:	2220      	movs	r2, #32
 8000bd0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000be4:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000be6:	2207      	movs	r2, #7
 8000be8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bea:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bf0:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bf2:	2208      	movs	r2, #8
 8000bf4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bf6:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <MX_SPI3_Init+0x74>)
 8000bf8:	f002 f8e0 	bl	8002dbc <HAL_SPI_Init>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c02:	f7ff ffc3 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000064c 	.word	0x2000064c
 8000c10:	40003c00 	.word	0x40003c00

08000c14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	@ 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a25      	ldr	r2, [pc, #148]	@ (8000cc8 <HAL_SPI_MspInit+0xb4>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d144      	bne.n	8000cc0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000c36:	4b25      	ldr	r3, [pc, #148]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c3a:	4a24      	ldr	r2, [pc, #144]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c42:	4b22      	ldr	r3, [pc, #136]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c52:	4a1e      	ldr	r2, [pc, #120]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c54:	f043 0304 	orr.w	r3, r3, #4
 8000c58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5e:	f003 0304 	and.w	r3, r3, #4
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6a:	4a18      	ldr	r2, [pc, #96]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c72:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <HAL_SPI_MspInit+0xb8>)
 8000c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c76:	f003 0302 	and.w	r3, r3, #2
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c7e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c84:	2302      	movs	r3, #2
 8000c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c90:	2306      	movs	r3, #6
 8000c92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480d      	ldr	r0, [pc, #52]	@ (8000cd0 <HAL_SPI_MspInit+0xbc>)
 8000c9c:	f000 fbac 	bl	80013f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ca0:	2320      	movs	r3, #32
 8000ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cac:	2303      	movs	r3, #3
 8000cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000cb0:	2306      	movs	r3, #6
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb4:	f107 0314 	add.w	r3, r7, #20
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4806      	ldr	r0, [pc, #24]	@ (8000cd4 <HAL_SPI_MspInit+0xc0>)
 8000cbc:	f000 fb9c 	bl	80013f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	3728      	adds	r7, #40	@ 0x28
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40003c00 	.word	0x40003c00
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	48000800 	.word	0x48000800
 8000cd4:	48000400 	.word	0x48000400

08000cd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cde:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ce2:	4a10      	ldr	r2, [pc, #64]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cea:	4b0e      	ldr	r3, [pc, #56]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000cec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d02:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <HAL_MspInit+0x4c>)
 8000d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d0a:	603b      	str	r3, [r7, #0]
 8000d0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	210f      	movs	r1, #15
 8000d12:	f06f 0001 	mvn.w	r0, #1
 8000d16:	f000 faba 	bl	800128e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	3708      	adds	r7, #8
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000

08000d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <NMI_Handler+0x4>

08000d30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <MemManage_Handler+0x4>

08000d40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <BusFault_Handler+0x4>

08000d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <UsageFault_Handler+0x4>

08000d50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr

08000d5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d62:	f000 f975 	bl	8001050 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d66:	f005 fbf7 	bl	8006558 <xTaskGetSchedulerState>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d001      	beq.n	8000d74 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d70:	f005 fec2 	bl	8006af8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d7c:	4802      	ldr	r0, [pc, #8]	@ (8000d88 <USART2_IRQHandler+0x10>)
 8000d7e:	f002 fedd 	bl	8003b3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	200006b4 	.word	0x200006b4

08000d8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d94:	4a14      	ldr	r2, [pc, #80]	@ (8000de8 <_sbrk+0x5c>)
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <_sbrk+0x60>)
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da0:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <_sbrk+0x64>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d102      	bne.n	8000dae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <_sbrk+0x64>)
 8000daa:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <_sbrk+0x68>)
 8000dac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <_sbrk+0x64>)
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4413      	add	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	d207      	bcs.n	8000dcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dbc:	f006 fb2e 	bl	800741c <__errno>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	220c      	movs	r2, #12
 8000dc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dca:	e009      	b.n	8000de0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dcc:	4b08      	ldr	r3, [pc, #32]	@ (8000df0 <_sbrk+0x64>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <_sbrk+0x64>)
 8000ddc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dde:	68fb      	ldr	r3, [r7, #12]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3718      	adds	r7, #24
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20018000 	.word	0x20018000
 8000dec:	00000400 	.word	0x00000400
 8000df0:	200006b0 	.word	0x200006b0
 8000df4:	20001598 	.word	0x20001598

08000df8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <SystemInit+0x20>)
 8000dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e02:	4a05      	ldr	r2, [pc, #20]	@ (8000e18 <SystemInit+0x20>)
 8000e04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e0c:	bf00      	nop
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e20:	4b14      	ldr	r3, [pc, #80]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e22:	4a15      	ldr	r2, [pc, #84]	@ (8000e78 <MX_USART2_UART_Init+0x5c>)
 8000e24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e26:	4b13      	ldr	r3, [pc, #76]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e34:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e40:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e42:	220c      	movs	r2, #12
 8000e44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e4c:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e52:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e58:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e5e:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <MX_USART2_UART_Init+0x58>)
 8000e60:	f002 fd48 	bl	80038f4 <HAL_UART_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d001      	beq.n	8000e6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e6a:	f7ff fe8f 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e6e:	bf00      	nop
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	200006b4 	.word	0x200006b4
 8000e78:	40004400 	.word	0x40004400

08000e7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b0ac      	sub	sp, #176	@ 0xb0
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2288      	movs	r2, #136	@ 0x88
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f006 fab5 	bl	800740c <memset>
  if(uartHandle->Instance==USART2)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a25      	ldr	r2, [pc, #148]	@ (8000f3c <HAL_UART_MspInit+0xc0>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d143      	bne.n	8000f34 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000eac:	2302      	movs	r3, #2
 8000eae:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f001 fac3 	bl	8002444 <HAL_RCCEx_PeriphCLKConfig>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ec4:	f7ff fe62 	bl	8000b8c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ed2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee0:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee4:	4a16      	ldr	r2, [pc, #88]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eec:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <HAL_UART_MspInit+0xc4>)
 8000eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	60fb      	str	r3, [r7, #12]
 8000ef6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ef8:	230c      	movs	r3, #12
 8000efa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f10:	2307      	movs	r3, #7
 8000f12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f16:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f20:	f000 fa6a 	bl	80013f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2105      	movs	r1, #5
 8000f28:	2026      	movs	r0, #38	@ 0x26
 8000f2a:	f000 f9b0 	bl	800128e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f2e:	2026      	movs	r0, #38	@ 0x26
 8000f30:	f000 f9c9 	bl	80012c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f34:	bf00      	nop
 8000f36:	37b0      	adds	r7, #176	@ 0xb0
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40004400 	.word	0x40004400
 8000f40:	40021000 	.word	0x40021000

08000f44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f7c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f48:	f7ff ff56 	bl	8000df8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f4c:	480c      	ldr	r0, [pc, #48]	@ (8000f80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f4e:	490d      	ldr	r1, [pc, #52]	@ (8000f84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f50:	4a0d      	ldr	r2, [pc, #52]	@ (8000f88 <LoopForever+0xe>)
  movs r3, #0
 8000f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f54:	e002      	b.n	8000f5c <LoopCopyDataInit>

08000f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f5a:	3304      	adds	r3, #4

08000f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f60:	d3f9      	bcc.n	8000f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f62:	4a0a      	ldr	r2, [pc, #40]	@ (8000f8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f64:	4c0a      	ldr	r4, [pc, #40]	@ (8000f90 <LoopForever+0x16>)
  movs r3, #0
 8000f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f68:	e001      	b.n	8000f6e <LoopFillZerobss>

08000f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f6c:	3204      	adds	r2, #4

08000f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f70:	d3fb      	bcc.n	8000f6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f72:	f006 fa59 	bl	8007428 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f76:	f7ff fd35 	bl	80009e4 <main>

08000f7a <LoopForever>:

LoopForever:
    b LoopForever
 8000f7a:	e7fe      	b.n	8000f7a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f7c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f84:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f88:	08007eac 	.word	0x08007eac
  ldr r2, =_sbss
 8000f8c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f90:	20001594 	.word	0x20001594

08000f94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f94:	e7fe      	b.n	8000f94 <ADC1_2_IRQHandler>
	...

08000f98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <HAL_Init+0x3c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a0b      	ldr	r2, [pc, #44]	@ (8000fd4 <HAL_Init+0x3c>)
 8000fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fac:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fae:	2003      	movs	r0, #3
 8000fb0:	f000 f962 	bl	8001278 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fb4:	200f      	movs	r0, #15
 8000fb6:	f000 f80f 	bl	8000fd8 <HAL_InitTick>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d002      	beq.n	8000fc6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	71fb      	strb	r3, [r7, #7]
 8000fc4:	e001      	b.n	8000fca <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fc6:	f7ff fe87 	bl	8000cd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fca:	79fb      	ldrb	r3, [r7, #7]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40022000 	.word	0x40022000

08000fd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000fe4:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <HAL_InitTick+0x6c>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d023      	beq.n	8001034 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000fec:	4b16      	ldr	r3, [pc, #88]	@ (8001048 <HAL_InitTick+0x70>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	4b14      	ldr	r3, [pc, #80]	@ (8001044 <HAL_InitTick+0x6c>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f96d 	bl	80012e2 <HAL_SYSTICK_Config>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10f      	bne.n	800102e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b0f      	cmp	r3, #15
 8001012:	d809      	bhi.n	8001028 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001014:	2200      	movs	r2, #0
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800101c:	f000 f937 	bl	800128e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001020:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <HAL_InitTick+0x74>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	e007      	b.n	8001038 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e004      	b.n	8001038 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e001      	b.n	8001038 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001038:	7bfb      	ldrb	r3, [r7, #15]
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000001c 	.word	0x2000001c
 8001048:	20000014 	.word	0x20000014
 800104c:	20000018 	.word	0x20000018

08001050 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <HAL_IncTick+0x20>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <HAL_IncTick+0x24>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4413      	add	r3, r2
 8001060:	4a04      	ldr	r2, [pc, #16]	@ (8001074 <HAL_IncTick+0x24>)
 8001062:	6013      	str	r3, [r2, #0]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	2000001c 	.word	0x2000001c
 8001074:	2000073c 	.word	0x2000073c

08001078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return uwTick;
 800107c:	4b03      	ldr	r3, [pc, #12]	@ (800108c <HAL_GetTick+0x14>)
 800107e:	681b      	ldr	r3, [r3, #0]
}
 8001080:	4618      	mov	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	2000073c 	.word	0x2000073c

08001090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001098:	f7ff ffee 	bl	8001078 <HAL_GetTick>
 800109c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010a8:	d005      	beq.n	80010b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010aa:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <HAL_Delay+0x44>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	461a      	mov	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4413      	add	r3, r2
 80010b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010b6:	bf00      	nop
 80010b8:	f7ff ffde 	bl	8001078 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d8f7      	bhi.n	80010b8 <HAL_Delay+0x28>
  {
  }
}
 80010c8:	bf00      	nop
 80010ca:	bf00      	nop
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	2000001c 	.word	0x2000001c

080010d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <__NVIC_SetPriorityGrouping+0x44>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010f4:	4013      	ands	r3, r2
 80010f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001100:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001104:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001108:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800110a:	4a04      	ldr	r2, [pc, #16]	@ (800111c <__NVIC_SetPriorityGrouping+0x44>)
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	60d3      	str	r3, [r2, #12]
}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001124:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <__NVIC_GetPriorityGrouping+0x18>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	f003 0307 	and.w	r3, r3, #7
}
 800112e:	4618      	mov	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	2b00      	cmp	r3, #0
 800114c:	db0b      	blt.n	8001166 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f003 021f 	and.w	r2, r3, #31
 8001154:	4907      	ldr	r1, [pc, #28]	@ (8001174 <__NVIC_EnableIRQ+0x38>)
 8001156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115a:	095b      	lsrs	r3, r3, #5
 800115c:	2001      	movs	r0, #1
 800115e:	fa00 f202 	lsl.w	r2, r0, r2
 8001162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000e100 	.word	0xe000e100

08001178 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	6039      	str	r1, [r7, #0]
 8001182:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001184:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001188:	2b00      	cmp	r3, #0
 800118a:	db0a      	blt.n	80011a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	b2da      	uxtb	r2, r3
 8001190:	490c      	ldr	r1, [pc, #48]	@ (80011c4 <__NVIC_SetPriority+0x4c>)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	0112      	lsls	r2, r2, #4
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	440b      	add	r3, r1
 800119c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a0:	e00a      	b.n	80011b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4908      	ldr	r1, [pc, #32]	@ (80011c8 <__NVIC_SetPriority+0x50>)
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	3b04      	subs	r3, #4
 80011b0:	0112      	lsls	r2, r2, #4
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	440b      	add	r3, r1
 80011b6:	761a      	strb	r2, [r3, #24]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr
 80011c4:	e000e100 	.word	0xe000e100
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	@ 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f1c3 0307 	rsb	r3, r3, #7
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	bf28      	it	cs
 80011ea:	2304      	movcs	r3, #4
 80011ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3304      	adds	r3, #4
 80011f2:	2b06      	cmp	r3, #6
 80011f4:	d902      	bls.n	80011fc <NVIC_EncodePriority+0x30>
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3b03      	subs	r3, #3
 80011fa:	e000      	b.n	80011fe <NVIC_EncodePriority+0x32>
 80011fc:	2300      	movs	r3, #0
 80011fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43da      	mvns	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001214:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	fa01 f303 	lsl.w	r3, r1, r3
 800121e:	43d9      	mvns	r1, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	4313      	orrs	r3, r2
         );
}
 8001226:	4618      	mov	r0, r3
 8001228:	3724      	adds	r7, #36	@ 0x24
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3b01      	subs	r3, #1
 8001240:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001244:	d301      	bcc.n	800124a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001246:	2301      	movs	r3, #1
 8001248:	e00f      	b.n	800126a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <SysTick_Config+0x40>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3b01      	subs	r3, #1
 8001250:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001252:	210f      	movs	r1, #15
 8001254:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001258:	f7ff ff8e 	bl	8001178 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <SysTick_Config+0x40>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001262:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <SysTick_Config+0x40>)
 8001264:	2207      	movs	r2, #7
 8001266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	e000e010 	.word	0xe000e010

08001278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff29 	bl	80010d8 <__NVIC_SetPriorityGrouping>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b086      	sub	sp, #24
 8001292:	af00      	add	r7, sp, #0
 8001294:	4603      	mov	r3, r0
 8001296:	60b9      	str	r1, [r7, #8]
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012a0:	f7ff ff3e 	bl	8001120 <__NVIC_GetPriorityGrouping>
 80012a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	68b9      	ldr	r1, [r7, #8]
 80012aa:	6978      	ldr	r0, [r7, #20]
 80012ac:	f7ff ff8e 	bl	80011cc <NVIC_EncodePriority>
 80012b0:	4602      	mov	r2, r0
 80012b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff5d 	bl	8001178 <__NVIC_SetPriority>
}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff31 	bl	800113c <__NVIC_EnableIRQ>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ffa2 	bl	8001234 <SysTick_Config>
 80012f0:	4603      	mov	r3, r0
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b085      	sub	sp, #20
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001302:	2300      	movs	r3, #0
 8001304:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800130c:	b2db      	uxtb	r3, r3
 800130e:	2b02      	cmp	r3, #2
 8001310:	d008      	beq.n	8001324 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2204      	movs	r2, #4
 8001316:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2200      	movs	r2, #0
 800131c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e022      	b.n	800136a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f022 020e 	bic.w	r2, r2, #14
 8001332:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f022 0201 	bic.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001348:	f003 021c 	and.w	r2, r3, #28
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	2101      	movs	r1, #1
 8001352:	fa01 f202 	lsl.w	r2, r1, r2
 8001356:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2201      	movs	r2, #1
 800135c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001368:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800136a:	4618      	mov	r0, r3
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr

08001376 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d005      	beq.n	800139a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2204      	movs	r2, #4
 8001392:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
 8001398:	e029      	b.n	80013ee <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f022 020e 	bic.w	r2, r2, #14
 80013a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f022 0201 	bic.w	r2, r2, #1
 80013b8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	f003 021c 	and.w	r2, r3, #28
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	2101      	movs	r1, #1
 80013c8:	fa01 f202 	lsl.w	r2, r1, r2
 80013cc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2201      	movs	r2, #1
 80013d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	4798      	blx	r3
    }
  }
  return status;
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001406:	e17f      	b.n	8001708 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2101      	movs	r1, #1
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	fa01 f303 	lsl.w	r3, r1, r3
 8001414:	4013      	ands	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 8171 	beq.w	8001702 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f003 0303 	and.w	r3, r3, #3
 8001428:	2b01      	cmp	r3, #1
 800142a:	d005      	beq.n	8001438 <HAL_GPIO_Init+0x40>
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f003 0303 	and.w	r3, r3, #3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d130      	bne.n	800149a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	2203      	movs	r2, #3
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43db      	mvns	r3, r3
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	4013      	ands	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	68da      	ldr	r2, [r3, #12]
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4313      	orrs	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800146e:	2201      	movs	r2, #1
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4013      	ands	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	091b      	lsrs	r3, r3, #4
 8001484:	f003 0201 	and.w	r2, r3, #1
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	d118      	bne.n	80014d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014ac:	2201      	movs	r2, #1
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4013      	ands	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	08db      	lsrs	r3, r3, #3
 80014c2:	f003 0201 	and.w	r2, r3, #1
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	2b03      	cmp	r3, #3
 80014e2:	d017      	beq.n	8001514 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d123      	bne.n	8001568 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	08da      	lsrs	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3208      	adds	r2, #8
 8001528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f003 0307 	and.w	r3, r3, #7
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	220f      	movs	r2, #15
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	4313      	orrs	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	08da      	lsrs	r2, r3, #3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3208      	adds	r2, #8
 8001562:	6939      	ldr	r1, [r7, #16]
 8001564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	2203      	movs	r2, #3
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0203 	and.w	r2, r3, #3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	4313      	orrs	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80ac 	beq.w	8001702 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	4b5f      	ldr	r3, [pc, #380]	@ (8001728 <HAL_GPIO_Init+0x330>)
 80015ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001728 <HAL_GPIO_Init+0x330>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80015b6:	4b5c      	ldr	r3, [pc, #368]	@ (8001728 <HAL_GPIO_Init+0x330>)
 80015b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015c2:	4a5a      	ldr	r2, [pc, #360]	@ (800172c <HAL_GPIO_Init+0x334>)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	089b      	lsrs	r3, r3, #2
 80015c8:	3302      	adds	r3, #2
 80015ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	220f      	movs	r2, #15
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43db      	mvns	r3, r3
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015ec:	d025      	beq.n	800163a <HAL_GPIO_Init+0x242>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a4f      	ldr	r2, [pc, #316]	@ (8001730 <HAL_GPIO_Init+0x338>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d01f      	beq.n	8001636 <HAL_GPIO_Init+0x23e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a4e      	ldr	r2, [pc, #312]	@ (8001734 <HAL_GPIO_Init+0x33c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d019      	beq.n	8001632 <HAL_GPIO_Init+0x23a>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a4d      	ldr	r2, [pc, #308]	@ (8001738 <HAL_GPIO_Init+0x340>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d013      	beq.n	800162e <HAL_GPIO_Init+0x236>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a4c      	ldr	r2, [pc, #304]	@ (800173c <HAL_GPIO_Init+0x344>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d00d      	beq.n	800162a <HAL_GPIO_Init+0x232>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a4b      	ldr	r2, [pc, #300]	@ (8001740 <HAL_GPIO_Init+0x348>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d007      	beq.n	8001626 <HAL_GPIO_Init+0x22e>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a4a      	ldr	r2, [pc, #296]	@ (8001744 <HAL_GPIO_Init+0x34c>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d101      	bne.n	8001622 <HAL_GPIO_Init+0x22a>
 800161e:	2306      	movs	r3, #6
 8001620:	e00c      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001622:	2307      	movs	r3, #7
 8001624:	e00a      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001626:	2305      	movs	r3, #5
 8001628:	e008      	b.n	800163c <HAL_GPIO_Init+0x244>
 800162a:	2304      	movs	r3, #4
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x244>
 800162e:	2303      	movs	r3, #3
 8001630:	e004      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001632:	2302      	movs	r3, #2
 8001634:	e002      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <HAL_GPIO_Init+0x244>
 800163a:	2300      	movs	r3, #0
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	f002 0203 	and.w	r2, r2, #3
 8001642:	0092      	lsls	r2, r2, #2
 8001644:	4093      	lsls	r3, r2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800164c:	4937      	ldr	r1, [pc, #220]	@ (800172c <HAL_GPIO_Init+0x334>)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800165a:	4b3b      	ldr	r3, [pc, #236]	@ (8001748 <HAL_GPIO_Init+0x350>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	43db      	mvns	r3, r3
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	4013      	ands	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4313      	orrs	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800167e:	4a32      	ldr	r2, [pc, #200]	@ (8001748 <HAL_GPIO_Init+0x350>)
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001684:	4b30      	ldr	r3, [pc, #192]	@ (8001748 <HAL_GPIO_Init+0x350>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	43db      	mvns	r3, r3
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	4013      	ands	r3, r2
 8001692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016a8:	4a27      	ldr	r2, [pc, #156]	@ (8001748 <HAL_GPIO_Init+0x350>)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80016ae:	4b26      	ldr	r3, [pc, #152]	@ (8001748 <HAL_GPIO_Init+0x350>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001748 <HAL_GPIO_Init+0x350>)
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80016d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <HAL_GPIO_Init+0x350>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016fc:	4a12      	ldr	r2, [pc, #72]	@ (8001748 <HAL_GPIO_Init+0x350>)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3301      	adds	r3, #1
 8001706:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	fa22 f303 	lsr.w	r3, r2, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	f47f ae78 	bne.w	8001408 <HAL_GPIO_Init+0x10>
  }
}
 8001718:	bf00      	nop
 800171a:	bf00      	nop
 800171c:	371c      	adds	r7, #28
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000
 800172c:	40010000 	.word	0x40010000
 8001730:	48000400 	.word	0x48000400
 8001734:	48000800 	.word	0x48000800
 8001738:	48000c00 	.word	0x48000c00
 800173c:	48001000 	.word	0x48001000
 8001740:	48001400 	.word	0x48001400
 8001744:	48001800 	.word	0x48001800
 8001748:	40010400 	.word	0x40010400

0800174c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
 8001758:	4613      	mov	r3, r2
 800175a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800175c:	787b      	ldrb	r3, [r7, #1]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001762:	887a      	ldrh	r2, [r7, #2]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001768:	e002      	b.n	8001770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001780:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <HAL_PWREx_GetVoltageRange+0x18>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001788:	4618      	mov	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40007000 	.word	0x40007000

08001798 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017a6:	d130      	bne.n	800180a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017a8:	4b23      	ldr	r3, [pc, #140]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80017b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017b4:	d038      	beq.n	8001828 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b6:	4b20      	ldr	r3, [pc, #128]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017be:	4a1e      	ldr	r2, [pc, #120]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017c6:	4b1d      	ldr	r3, [pc, #116]	@ (800183c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2232      	movs	r2, #50	@ 0x32
 80017cc:	fb02 f303 	mul.w	r3, r2, r3
 80017d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001840 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017d2:	fba2 2303 	umull	r2, r3, r2, r3
 80017d6:	0c9b      	lsrs	r3, r3, #18
 80017d8:	3301      	adds	r3, #1
 80017da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017dc:	e002      	b.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	3b01      	subs	r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017e4:	4b14      	ldr	r3, [pc, #80]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017f0:	d102      	bne.n	80017f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1f2      	bne.n	80017de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017fa:	695b      	ldr	r3, [r3, #20]
 80017fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001804:	d110      	bne.n	8001828 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e00f      	b.n	800182a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800180a:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001812:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001816:	d007      	beq.n	8001828 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001820:	4a05      	ldr	r2, [pc, #20]	@ (8001838 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001822:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001826:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40007000 	.word	0x40007000
 800183c:	20000014 	.word	0x20000014
 8001840:	431bde83 	.word	0x431bde83

08001844 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b088      	sub	sp, #32
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e3ca      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001856:	4b97      	ldr	r3, [pc, #604]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001860:	4b94      	ldr	r3, [pc, #592]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0310 	and.w	r3, r3, #16
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 80e4 	beq.w	8001a40 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d007      	beq.n	800188e <HAL_RCC_OscConfig+0x4a>
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	2b0c      	cmp	r3, #12
 8001882:	f040 808b 	bne.w	800199c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	2b01      	cmp	r3, #1
 800188a:	f040 8087 	bne.w	800199c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800188e:	4b89      	ldr	r3, [pc, #548]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d005      	beq.n	80018a6 <HAL_RCC_OscConfig+0x62>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e3a2      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a1a      	ldr	r2, [r3, #32]
 80018aa:	4b82      	ldr	r3, [pc, #520]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d004      	beq.n	80018c0 <HAL_RCC_OscConfig+0x7c>
 80018b6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018be:	e005      	b.n	80018cc <HAL_RCC_OscConfig+0x88>
 80018c0:	4b7c      	ldr	r3, [pc, #496]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018c6:	091b      	lsrs	r3, r3, #4
 80018c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d223      	bcs.n	8001918 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a1b      	ldr	r3, [r3, #32]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f000 fd55 	bl	8002384 <RCC_SetFlashLatencyFromMSIRange>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e383      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018e4:	4b73      	ldr	r3, [pc, #460]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a72      	ldr	r2, [pc, #456]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018ea:	f043 0308 	orr.w	r3, r3, #8
 80018ee:	6013      	str	r3, [r2, #0]
 80018f0:	4b70      	ldr	r3, [pc, #448]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a1b      	ldr	r3, [r3, #32]
 80018fc:	496d      	ldr	r1, [pc, #436]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001902:	4b6c      	ldr	r3, [pc, #432]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	4968      	ldr	r1, [pc, #416]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001912:	4313      	orrs	r3, r2
 8001914:	604b      	str	r3, [r1, #4]
 8001916:	e025      	b.n	8001964 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001918:	4b66      	ldr	r3, [pc, #408]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a65      	ldr	r2, [pc, #404]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 800191e:	f043 0308 	orr.w	r3, r3, #8
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	4b63      	ldr	r3, [pc, #396]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a1b      	ldr	r3, [r3, #32]
 8001930:	4960      	ldr	r1, [pc, #384]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001932:	4313      	orrs	r3, r2
 8001934:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001936:	4b5f      	ldr	r3, [pc, #380]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	021b      	lsls	r3, r3, #8
 8001944:	495b      	ldr	r1, [pc, #364]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001946:	4313      	orrs	r3, r2
 8001948:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d109      	bne.n	8001964 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4618      	mov	r0, r3
 8001956:	f000 fd15 	bl	8002384 <RCC_SetFlashLatencyFromMSIRange>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e343      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001964:	f000 fc4a 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 8001968:	4602      	mov	r2, r0
 800196a:	4b52      	ldr	r3, [pc, #328]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	f003 030f 	and.w	r3, r3, #15
 8001974:	4950      	ldr	r1, [pc, #320]	@ (8001ab8 <HAL_RCC_OscConfig+0x274>)
 8001976:	5ccb      	ldrb	r3, [r1, r3]
 8001978:	f003 031f 	and.w	r3, r3, #31
 800197c:	fa22 f303 	lsr.w	r3, r2, r3
 8001980:	4a4e      	ldr	r2, [pc, #312]	@ (8001abc <HAL_RCC_OscConfig+0x278>)
 8001982:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001984:	4b4e      	ldr	r3, [pc, #312]	@ (8001ac0 <HAL_RCC_OscConfig+0x27c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fb25 	bl	8000fd8 <HAL_InitTick>
 800198e:	4603      	mov	r3, r0
 8001990:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001992:	7bfb      	ldrb	r3, [r7, #15]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d052      	beq.n	8001a3e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	e327      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d032      	beq.n	8001a0a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019a4:	4b43      	ldr	r3, [pc, #268]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a42      	ldr	r2, [pc, #264]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019b0:	f7ff fb62 	bl	8001078 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019b8:	f7ff fb5e 	bl	8001078 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e310      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019ca:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019d6:	4b37      	ldr	r3, [pc, #220]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a36      	ldr	r2, [pc, #216]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019dc:	f043 0308 	orr.w	r3, r3, #8
 80019e0:	6013      	str	r3, [r2, #0]
 80019e2:	4b34      	ldr	r3, [pc, #208]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	4931      	ldr	r1, [pc, #196]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019f0:	4313      	orrs	r3, r2
 80019f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019f4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	492c      	ldr	r1, [pc, #176]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
 8001a08:	e01a      	b.n	8001a40 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a29      	ldr	r2, [pc, #164]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a10:	f023 0301 	bic.w	r3, r3, #1
 8001a14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a16:	f7ff fb2f 	bl	8001078 <HAL_GetTick>
 8001a1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a1c:	e008      	b.n	8001a30 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a1e:	f7ff fb2b 	bl	8001078 <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	2b02      	cmp	r3, #2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e2dd      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a30:	4b20      	ldr	r3, [pc, #128]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1f0      	bne.n	8001a1e <HAL_RCC_OscConfig+0x1da>
 8001a3c:	e000      	b.n	8001a40 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a3e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0301 	and.w	r3, r3, #1
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d074      	beq.n	8001b36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2b08      	cmp	r3, #8
 8001a50:	d005      	beq.n	8001a5e <HAL_RCC_OscConfig+0x21a>
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	2b0c      	cmp	r3, #12
 8001a56:	d10e      	bne.n	8001a76 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	2b03      	cmp	r3, #3
 8001a5c:	d10b      	bne.n	8001a76 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d064      	beq.n	8001b34 <HAL_RCC_OscConfig+0x2f0>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d160      	bne.n	8001b34 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e2ba      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x24a>
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	e026      	b.n	8001adc <HAL_RCC_OscConfig+0x298>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a96:	d115      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x280>
 8001a98:	4b06      	ldr	r3, [pc, #24]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a05      	ldr	r2, [pc, #20]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001a9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aa2:	6013      	str	r3, [r2, #0]
 8001aa4:	4b03      	ldr	r3, [pc, #12]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a02      	ldr	r2, [pc, #8]	@ (8001ab4 <HAL_RCC_OscConfig+0x270>)
 8001aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aae:	6013      	str	r3, [r2, #0]
 8001ab0:	e014      	b.n	8001adc <HAL_RCC_OscConfig+0x298>
 8001ab2:	bf00      	nop
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	08007e18 	.word	0x08007e18
 8001abc:	20000014 	.word	0x20000014
 8001ac0:	20000018 	.word	0x20000018
 8001ac4:	4ba0      	ldr	r3, [pc, #640]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a9f      	ldr	r2, [pc, #636]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ace:	6013      	str	r3, [r2, #0]
 8001ad0:	4b9d      	ldr	r3, [pc, #628]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a9c      	ldr	r2, [pc, #624]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d013      	beq.n	8001b0c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae4:	f7ff fac8 	bl	8001078 <HAL_GetTick>
 8001ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aec:	f7ff fac4 	bl	8001078 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b64      	cmp	r3, #100	@ 0x64
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e276      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001afe:	4b92      	ldr	r3, [pc, #584]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0f0      	beq.n	8001aec <HAL_RCC_OscConfig+0x2a8>
 8001b0a:	e014      	b.n	8001b36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0c:	f7ff fab4 	bl	8001078 <HAL_GetTick>
 8001b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b12:	e008      	b.n	8001b26 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b14:	f7ff fab0 	bl	8001078 <HAL_GetTick>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	1ad3      	subs	r3, r2, r3
 8001b1e:	2b64      	cmp	r3, #100	@ 0x64
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e262      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b26:	4b88      	ldr	r3, [pc, #544]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f0      	bne.n	8001b14 <HAL_RCC_OscConfig+0x2d0>
 8001b32:	e000      	b.n	8001b36 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d060      	beq.n	8001c04 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	2b04      	cmp	r3, #4
 8001b46:	d005      	beq.n	8001b54 <HAL_RCC_OscConfig+0x310>
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	2b0c      	cmp	r3, #12
 8001b4c:	d119      	bne.n	8001b82 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d116      	bne.n	8001b82 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b54:	4b7c      	ldr	r3, [pc, #496]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <HAL_RCC_OscConfig+0x328>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d101      	bne.n	8001b6c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e23f      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6c:	4b76      	ldr	r3, [pc, #472]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	061b      	lsls	r3, r3, #24
 8001b7a:	4973      	ldr	r1, [pc, #460]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b80:	e040      	b.n	8001c04 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d023      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b8a:	4b6f      	ldr	r3, [pc, #444]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a6e      	ldr	r2, [pc, #440]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001b90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b96:	f7ff fa6f 	bl	8001078 <HAL_GetTick>
 8001b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b9c:	e008      	b.n	8001bb0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9e:	f7ff fa6b 	bl	8001078 <HAL_GetTick>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	1ad3      	subs	r3, r2, r3
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d901      	bls.n	8001bb0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bac:	2303      	movs	r3, #3
 8001bae:	e21d      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bb0:	4b65      	ldr	r3, [pc, #404]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d0f0      	beq.n	8001b9e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bbc:	4b62      	ldr	r3, [pc, #392]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	061b      	lsls	r3, r3, #24
 8001bca:	495f      	ldr	r1, [pc, #380]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
 8001bd0:	e018      	b.n	8001c04 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a5c      	ldr	r2, [pc, #368]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bde:	f7ff fa4b 	bl	8001078 <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001be4:	e008      	b.n	8001bf8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be6:	f7ff fa47 	bl	8001078 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	1ad3      	subs	r3, r2, r3
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d901      	bls.n	8001bf8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e1f9      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf8:	4b53      	ldr	r3, [pc, #332]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d1f0      	bne.n	8001be6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0308 	and.w	r3, r3, #8
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d03c      	beq.n	8001c8a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	695b      	ldr	r3, [r3, #20]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d01c      	beq.n	8001c52 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c18:	4b4b      	ldr	r3, [pc, #300]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c1e:	4a4a      	ldr	r2, [pc, #296]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c28:	f7ff fa26 	bl	8001078 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c30:	f7ff fa22 	bl	8001078 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e1d4      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c42:	4b41      	ldr	r3, [pc, #260]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0ef      	beq.n	8001c30 <HAL_RCC_OscConfig+0x3ec>
 8001c50:	e01b      	b.n	8001c8a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c52:	4b3d      	ldr	r3, [pc, #244]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c58:	4a3b      	ldr	r2, [pc, #236]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c5a:	f023 0301 	bic.w	r3, r3, #1
 8001c5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c62:	f7ff fa09 	bl	8001078 <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c6a:	f7ff fa05 	bl	8001078 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e1b7      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c7c:	4b32      	ldr	r3, [pc, #200]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1ef      	bne.n	8001c6a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0304 	and.w	r3, r3, #4
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 80a6 	beq.w	8001de4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10d      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca8:	4b27      	ldr	r3, [pc, #156]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cac:	4a26      	ldr	r2, [pc, #152]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cb4:	4b24      	ldr	r3, [pc, #144]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cc4:	4b21      	ldr	r3, [pc, #132]	@ (8001d4c <HAL_RCC_OscConfig+0x508>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d118      	bne.n	8001d02 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d4c <HAL_RCC_OscConfig+0x508>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d4c <HAL_RCC_OscConfig+0x508>)
 8001cd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cdc:	f7ff f9cc 	bl	8001078 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce4:	f7ff f9c8 	bl	8001078 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e17a      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_RCC_OscConfig+0x508>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0f0      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d108      	bne.n	8001d1c <HAL_RCC_OscConfig+0x4d8>
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d10:	4a0d      	ldr	r2, [pc, #52]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d1a:	e029      	b.n	8001d70 <HAL_RCC_OscConfig+0x52c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	2b05      	cmp	r3, #5
 8001d22:	d115      	bne.n	8001d50 <HAL_RCC_OscConfig+0x50c>
 8001d24:	4b08      	ldr	r3, [pc, #32]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d2a:	4a07      	ldr	r2, [pc, #28]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d34:	4b04      	ldr	r3, [pc, #16]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d3a:	4a03      	ldr	r2, [pc, #12]	@ (8001d48 <HAL_RCC_OscConfig+0x504>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d44:	e014      	b.n	8001d70 <HAL_RCC_OscConfig+0x52c>
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40007000 	.word	0x40007000
 8001d50:	4b9c      	ldr	r3, [pc, #624]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d56:	4a9b      	ldr	r2, [pc, #620]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001d58:	f023 0301 	bic.w	r3, r3, #1
 8001d5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d60:	4b98      	ldr	r3, [pc, #608]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d66:	4a97      	ldr	r2, [pc, #604]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d016      	beq.n	8001da6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d78:	f7ff f97e 	bl	8001078 <HAL_GetTick>
 8001d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d7e:	e00a      	b.n	8001d96 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d80:	f7ff f97a 	bl	8001078 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e12a      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d96:	4b8b      	ldr	r3, [pc, #556]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0ed      	beq.n	8001d80 <HAL_RCC_OscConfig+0x53c>
 8001da4:	e015      	b.n	8001dd2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001da6:	f7ff f967 	bl	8001078 <HAL_GetTick>
 8001daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dae:	f7ff f963 	bl	8001078 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e113      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dc4:	4b7f      	ldr	r3, [pc, #508]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1ed      	bne.n	8001dae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dd2:	7ffb      	ldrb	r3, [r7, #31]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d105      	bne.n	8001de4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd8:	4b7a      	ldr	r3, [pc, #488]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ddc:	4a79      	ldr	r2, [pc, #484]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001dde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001de2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80fe 	beq.w	8001fea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	f040 80d0 	bne.w	8001f98 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001df8:	4b72      	ldr	r3, [pc, #456]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f003 0203 	and.w	r2, r3, #3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d130      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	3b01      	subs	r3, #1
 8001e18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d127      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e28:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d11f      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e38:	2a07      	cmp	r2, #7
 8001e3a:	bf14      	ite	ne
 8001e3c:	2201      	movne	r2, #1
 8001e3e:	2200      	moveq	r2, #0
 8001e40:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d113      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e50:	085b      	lsrs	r3, r3, #1
 8001e52:	3b01      	subs	r3, #1
 8001e54:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d109      	bne.n	8001e6e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	085b      	lsrs	r3, r3, #1
 8001e66:	3b01      	subs	r3, #1
 8001e68:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d06e      	beq.n	8001f4c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	2b0c      	cmp	r3, #12
 8001e72:	d069      	beq.n	8001f48 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001e74:	4b53      	ldr	r3, [pc, #332]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001e80:	4b50      	ldr	r3, [pc, #320]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d001      	beq.n	8001e90 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e0ad      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001e90:	4b4c      	ldr	r3, [pc, #304]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a4b      	ldr	r2, [pc, #300]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001e96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e9a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e9c:	f7ff f8ec 	bl	8001078 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7ff f8e8 	bl	8001078 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e09a      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb6:	4b43      	ldr	r3, [pc, #268]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec2:	4b40      	ldr	r3, [pc, #256]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001ec4:	68da      	ldr	r2, [r3, #12]
 8001ec6:	4b40      	ldr	r3, [pc, #256]	@ (8001fc8 <HAL_RCC_OscConfig+0x784>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ed2:	3a01      	subs	r2, #1
 8001ed4:	0112      	lsls	r2, r2, #4
 8001ed6:	4311      	orrs	r1, r2
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001edc:	0212      	lsls	r2, r2, #8
 8001ede:	4311      	orrs	r1, r2
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ee4:	0852      	lsrs	r2, r2, #1
 8001ee6:	3a01      	subs	r2, #1
 8001ee8:	0552      	lsls	r2, r2, #21
 8001eea:	4311      	orrs	r1, r2
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ef0:	0852      	lsrs	r2, r2, #1
 8001ef2:	3a01      	subs	r2, #1
 8001ef4:	0652      	lsls	r2, r2, #25
 8001ef6:	4311      	orrs	r1, r2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001efc:	0912      	lsrs	r2, r2, #4
 8001efe:	0452      	lsls	r2, r2, #17
 8001f00:	430a      	orrs	r2, r1
 8001f02:	4930      	ldr	r1, [pc, #192]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f08:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f12:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f14:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	4a2a      	ldr	r2, [pc, #168]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f1e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f20:	f7ff f8aa 	bl	8001078 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f28:	f7ff f8a6 	bl	8001078 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e058      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f3a:	4b22      	ldr	r3, [pc, #136]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f46:	e050      	b.n	8001fea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e04f      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d148      	bne.n	8001fea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001f58:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a19      	ldr	r2, [pc, #100]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f64:	4b17      	ldr	r3, [pc, #92]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	4a16      	ldr	r2, [pc, #88]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f70:	f7ff f882 	bl	8001078 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f78:	f7ff f87e 	bl	8001078 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e030      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f0      	beq.n	8001f78 <HAL_RCC_OscConfig+0x734>
 8001f96:	e028      	b.n	8001fea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	2b0c      	cmp	r3, #12
 8001f9c:	d023      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f9e:	4b09      	ldr	r3, [pc, #36]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a08      	ldr	r2, [pc, #32]	@ (8001fc4 <HAL_RCC_OscConfig+0x780>)
 8001fa4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001faa:	f7ff f865 	bl	8001078 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fb0:	e00c      	b.n	8001fcc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7ff f861 	bl	8001078 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d905      	bls.n	8001fcc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e013      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fcc:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <HAL_RCC_OscConfig+0x7b0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1ec      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <HAL_RCC_OscConfig+0x7b0>)
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	4905      	ldr	r1, [pc, #20]	@ (8001ff4 <HAL_RCC_OscConfig+0x7b0>)
 8001fde:	4b06      	ldr	r3, [pc, #24]	@ (8001ff8 <HAL_RCC_OscConfig+0x7b4>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60cb      	str	r3, [r1, #12]
 8001fe4:	e001      	b.n	8001fea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3720      	adds	r7, #32
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	feeefffc 	.word	0xfeeefffc

08001ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e0e7      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002010:	4b75      	ldr	r3, [pc, #468]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0307 	and.w	r3, r3, #7
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d910      	bls.n	8002040 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b72      	ldr	r3, [pc, #456]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 0207 	bic.w	r2, r3, #7
 8002026:	4970      	ldr	r1, [pc, #448]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b6e      	ldr	r3, [pc, #440]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e0cf      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d010      	beq.n	800206e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689a      	ldr	r2, [r3, #8]
 8002050:	4b66      	ldr	r3, [pc, #408]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002058:	429a      	cmp	r2, r3
 800205a:	d908      	bls.n	800206e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800205c:	4b63      	ldr	r3, [pc, #396]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	4960      	ldr	r1, [pc, #384]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800206a:	4313      	orrs	r3, r2
 800206c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b00      	cmp	r3, #0
 8002078:	d04c      	beq.n	8002114 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b03      	cmp	r3, #3
 8002080:	d107      	bne.n	8002092 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002082:	4b5a      	ldr	r3, [pc, #360]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d121      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e0a6      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d107      	bne.n	80020aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800209a:	4b54      	ldr	r3, [pc, #336]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d115      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e09a      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d107      	bne.n	80020c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b2:	4b4e      	ldr	r3, [pc, #312]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d109      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e08e      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c2:	4b4a      	ldr	r3, [pc, #296]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e086      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020d2:	4b46      	ldr	r3, [pc, #280]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f023 0203 	bic.w	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	4943      	ldr	r1, [pc, #268]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020e4:	f7fe ffc8 	bl	8001078 <HAL_GetTick>
 80020e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ea:	e00a      	b.n	8002102 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ec:	f7fe ffc4 	bl	8001078 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e06e      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002102:	4b3a      	ldr	r3, [pc, #232]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 020c 	and.w	r2, r3, #12
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	429a      	cmp	r2, r3
 8002112:	d1eb      	bne.n	80020ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d010      	beq.n	8002142 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	4b31      	ldr	r3, [pc, #196]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800212c:	429a      	cmp	r2, r3
 800212e:	d208      	bcs.n	8002142 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002130:	4b2e      	ldr	r3, [pc, #184]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	492b      	ldr	r1, [pc, #172]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002142:	4b29      	ldr	r3, [pc, #164]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	683a      	ldr	r2, [r7, #0]
 800214c:	429a      	cmp	r2, r3
 800214e:	d210      	bcs.n	8002172 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002150:	4b25      	ldr	r3, [pc, #148]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f023 0207 	bic.w	r2, r3, #7
 8002158:	4923      	ldr	r1, [pc, #140]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	4313      	orrs	r3, r2
 800215e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002160:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	683a      	ldr	r2, [r7, #0]
 800216a:	429a      	cmp	r2, r3
 800216c:	d001      	beq.n	8002172 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e036      	b.n	80021e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	d008      	beq.n	8002190 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800217e:	4b1b      	ldr	r3, [pc, #108]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	4918      	ldr	r1, [pc, #96]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800218c:	4313      	orrs	r3, r2
 800218e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0308 	and.w	r3, r3, #8
 8002198:	2b00      	cmp	r3, #0
 800219a:	d009      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800219c:	4b13      	ldr	r3, [pc, #76]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4910      	ldr	r1, [pc, #64]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021b0:	f000 f824 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 80021b4:	4602      	mov	r2, r0
 80021b6:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <HAL_RCC_ClockConfig+0x1f0>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	091b      	lsrs	r3, r3, #4
 80021bc:	f003 030f 	and.w	r3, r3, #15
 80021c0:	490b      	ldr	r1, [pc, #44]	@ (80021f0 <HAL_RCC_ClockConfig+0x1f4>)
 80021c2:	5ccb      	ldrb	r3, [r1, r3]
 80021c4:	f003 031f 	and.w	r3, r3, #31
 80021c8:	fa22 f303 	lsr.w	r3, r2, r3
 80021cc:	4a09      	ldr	r2, [pc, #36]	@ (80021f4 <HAL_RCC_ClockConfig+0x1f8>)
 80021ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80021d0:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <HAL_RCC_ClockConfig+0x1fc>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fe feff 	bl	8000fd8 <HAL_InitTick>
 80021da:	4603      	mov	r3, r0
 80021dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80021de:	7afb      	ldrb	r3, [r7, #11]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40022000 	.word	0x40022000
 80021ec:	40021000 	.word	0x40021000
 80021f0:	08007e18 	.word	0x08007e18
 80021f4:	20000014 	.word	0x20000014
 80021f8:	20000018 	.word	0x20000018

080021fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b089      	sub	sp, #36	@ 0x24
 8002200:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800220a:	4b3e      	ldr	r3, [pc, #248]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f003 030c 	and.w	r3, r3, #12
 8002212:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002214:	4b3b      	ldr	r3, [pc, #236]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d005      	beq.n	8002230 <HAL_RCC_GetSysClockFreq+0x34>
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	2b0c      	cmp	r3, #12
 8002228:	d121      	bne.n	800226e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d11e      	bne.n	800226e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002230:	4b34      	ldr	r3, [pc, #208]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0308 	and.w	r3, r3, #8
 8002238:	2b00      	cmp	r3, #0
 800223a:	d107      	bne.n	800224c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800223c:	4b31      	ldr	r3, [pc, #196]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 800223e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002242:	0a1b      	lsrs	r3, r3, #8
 8002244:	f003 030f 	and.w	r3, r3, #15
 8002248:	61fb      	str	r3, [r7, #28]
 800224a:	e005      	b.n	8002258 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800224c:	4b2d      	ldr	r3, [pc, #180]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002258:	4a2b      	ldr	r2, [pc, #172]	@ (8002308 <HAL_RCC_GetSysClockFreq+0x10c>)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002260:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d10d      	bne.n	8002284 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	2b04      	cmp	r3, #4
 8002272:	d102      	bne.n	800227a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002274:	4b25      	ldr	r3, [pc, #148]	@ (800230c <HAL_RCC_GetSysClockFreq+0x110>)
 8002276:	61bb      	str	r3, [r7, #24]
 8002278:	e004      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	2b08      	cmp	r3, #8
 800227e:	d101      	bne.n	8002284 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002280:	4b23      	ldr	r3, [pc, #140]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x114>)
 8002282:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	2b0c      	cmp	r3, #12
 8002288:	d134      	bne.n	80022f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800228a:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	f003 0303 	and.w	r3, r3, #3
 8002292:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d003      	beq.n	80022a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	2b03      	cmp	r3, #3
 800229e:	d003      	beq.n	80022a8 <HAL_RCC_GetSysClockFreq+0xac>
 80022a0:	e005      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022a2:	4b1a      	ldr	r3, [pc, #104]	@ (800230c <HAL_RCC_GetSysClockFreq+0x110>)
 80022a4:	617b      	str	r3, [r7, #20]
      break;
 80022a6:	e005      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022a8:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x114>)
 80022aa:	617b      	str	r3, [r7, #20]
      break;
 80022ac:	e002      	b.n	80022b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	617b      	str	r3, [r7, #20]
      break;
 80022b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022b4:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	091b      	lsrs	r3, r3, #4
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	3301      	adds	r3, #1
 80022c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	0a1b      	lsrs	r3, r3, #8
 80022c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022cc:	697a      	ldr	r2, [r7, #20]
 80022ce:	fb03 f202 	mul.w	r2, r3, r2
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022da:	4b0a      	ldr	r3, [pc, #40]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x108>)
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	0e5b      	lsrs	r3, r3, #25
 80022e0:	f003 0303 	and.w	r3, r3, #3
 80022e4:	3301      	adds	r3, #1
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80022ea:	697a      	ldr	r2, [r7, #20]
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80022f4:	69bb      	ldr	r3, [r7, #24]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	@ 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40021000 	.word	0x40021000
 8002308:	08007e30 	.word	0x08007e30
 800230c:	00f42400 	.word	0x00f42400
 8002310:	007a1200 	.word	0x007a1200

08002314 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002318:	4b03      	ldr	r3, [pc, #12]	@ (8002328 <HAL_RCC_GetHCLKFreq+0x14>)
 800231a:	681b      	ldr	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20000014 	.word	0x20000014

0800232c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002330:	f7ff fff0 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8002334:	4602      	mov	r2, r0
 8002336:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	0a1b      	lsrs	r3, r3, #8
 800233c:	f003 0307 	and.w	r3, r3, #7
 8002340:	4904      	ldr	r1, [pc, #16]	@ (8002354 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002342:	5ccb      	ldrb	r3, [r1, r3]
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	08007e28 	.word	0x08007e28

08002358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800235c:	f7ff ffda 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8002360:	4602      	mov	r2, r0
 8002362:	4b06      	ldr	r3, [pc, #24]	@ (800237c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	0adb      	lsrs	r3, r3, #11
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	4904      	ldr	r1, [pc, #16]	@ (8002380 <HAL_RCC_GetPCLK2Freq+0x28>)
 800236e:	5ccb      	ldrb	r3, [r1, r3]
 8002370:	f003 031f 	and.w	r3, r3, #31
 8002374:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002378:	4618      	mov	r0, r3
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40021000 	.word	0x40021000
 8002380:	08007e28 	.word	0x08007e28

08002384 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800238c:	2300      	movs	r3, #0
 800238e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002390:	4b2a      	ldr	r3, [pc, #168]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800239c:	f7ff f9ee 	bl	800177c <HAL_PWREx_GetVoltageRange>
 80023a0:	6178      	str	r0, [r7, #20]
 80023a2:	e014      	b.n	80023ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023a4:	4b25      	ldr	r3, [pc, #148]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a8:	4a24      	ldr	r2, [pc, #144]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80023b0:	4b22      	ldr	r3, [pc, #136]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023bc:	f7ff f9de 	bl	800177c <HAL_PWREx_GetVoltageRange>
 80023c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023c2:	4b1e      	ldr	r3, [pc, #120]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c6:	4a1d      	ldr	r2, [pc, #116]	@ (800243c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023d4:	d10b      	bne.n	80023ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b80      	cmp	r3, #128	@ 0x80
 80023da:	d919      	bls.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2ba0      	cmp	r3, #160	@ 0xa0
 80023e0:	d902      	bls.n	80023e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023e2:	2302      	movs	r3, #2
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	e013      	b.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023e8:	2301      	movs	r3, #1
 80023ea:	613b      	str	r3, [r7, #16]
 80023ec:	e010      	b.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b80      	cmp	r3, #128	@ 0x80
 80023f2:	d902      	bls.n	80023fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80023f4:	2303      	movs	r3, #3
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	e00a      	b.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b80      	cmp	r3, #128	@ 0x80
 80023fe:	d102      	bne.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002400:	2302      	movs	r3, #2
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	e004      	b.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b70      	cmp	r3, #112	@ 0x70
 800240a:	d101      	bne.n	8002410 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800240c:	2301      	movs	r3, #1
 800240e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002410:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 0207 	bic.w	r2, r3, #7
 8002418:	4909      	ldr	r1, [pc, #36]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4313      	orrs	r3, r2
 800241e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002420:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	429a      	cmp	r2, r3
 800242c:	d001      	beq.n	8002432 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40021000 	.word	0x40021000
 8002440:	40022000 	.word	0x40022000

08002444 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800244c:	2300      	movs	r3, #0
 800244e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002450:	2300      	movs	r3, #0
 8002452:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800245c:	2b00      	cmp	r3, #0
 800245e:	d041      	beq.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002464:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002468:	d02a      	beq.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800246a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800246e:	d824      	bhi.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002470:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002474:	d008      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002476:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800247a:	d81e      	bhi.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800247c:	2b00      	cmp	r3, #0
 800247e:	d00a      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002480:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002484:	d010      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002486:	e018      	b.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002488:	4b86      	ldr	r3, [pc, #536]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4a85      	ldr	r2, [pc, #532]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800248e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002492:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002494:	e015      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3304      	adds	r3, #4
 800249a:	2100      	movs	r1, #0
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fabb 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 80024a2:	4603      	mov	r3, r0
 80024a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024a6:	e00c      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3320      	adds	r3, #32
 80024ac:	2100      	movs	r1, #0
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 fba6 	bl	8002c00 <RCCEx_PLLSAI2_Config>
 80024b4:	4603      	mov	r3, r0
 80024b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024b8:	e003      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	74fb      	strb	r3, [r7, #19]
      break;
 80024be:	e000      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80024c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024c2:	7cfb      	ldrb	r3, [r7, #19]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10b      	bne.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024c8:	4b76      	ldr	r3, [pc, #472]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024d6:	4973      	ldr	r1, [pc, #460]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80024de:	e001      	b.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024e0:	7cfb      	ldrb	r3, [r7, #19]
 80024e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d041      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80024f8:	d02a      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80024fa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80024fe:	d824      	bhi.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002500:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002504:	d008      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002506:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800250a:	d81e      	bhi.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00a      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002514:	d010      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002516:	e018      	b.n	800254a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002518:	4b62      	ldr	r3, [pc, #392]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	4a61      	ldr	r2, [pc, #388]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800251e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002522:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002524:	e015      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	3304      	adds	r3, #4
 800252a:	2100      	movs	r1, #0
 800252c:	4618      	mov	r0, r3
 800252e:	f000 fa73 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 8002532:	4603      	mov	r3, r0
 8002534:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002536:	e00c      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3320      	adds	r3, #32
 800253c:	2100      	movs	r1, #0
 800253e:	4618      	mov	r0, r3
 8002540:	f000 fb5e 	bl	8002c00 <RCCEx_PLLSAI2_Config>
 8002544:	4603      	mov	r3, r0
 8002546:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002548:	e003      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	74fb      	strb	r3, [r7, #19]
      break;
 800254e:	e000      	b.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002550:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002552:	7cfb      	ldrb	r3, [r7, #19]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d10b      	bne.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002558:	4b52      	ldr	r3, [pc, #328]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800255e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002566:	494f      	ldr	r1, [pc, #316]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002568:	4313      	orrs	r3, r2
 800256a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800256e:	e001      	b.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800257c:	2b00      	cmp	r3, #0
 800257e:	f000 80a0 	beq.w	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002582:	2300      	movs	r3, #0
 8002584:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002586:	4b47      	ldr	r3, [pc, #284]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800258a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002592:	2301      	movs	r3, #1
 8002594:	e000      	b.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002596:	2300      	movs	r3, #0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d00d      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800259c:	4b41      	ldr	r3, [pc, #260]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800259e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a0:	4a40      	ldr	r2, [pc, #256]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80025a8:	4b3e      	ldr	r3, [pc, #248]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025b4:	2301      	movs	r3, #1
 80025b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025b8:	4b3b      	ldr	r3, [pc, #236]	@ (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a3a      	ldr	r2, [pc, #232]	@ (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025c4:	f7fe fd58 	bl	8001078 <HAL_GetTick>
 80025c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025ca:	e009      	b.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025cc:	f7fe fd54 	bl	8001078 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d902      	bls.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	74fb      	strb	r3, [r7, #19]
        break;
 80025de:	e005      	b.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80025e0:	4b31      	ldr	r3, [pc, #196]	@ (80026a8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d0ef      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80025ec:	7cfb      	ldrb	r3, [r7, #19]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d15c      	bne.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80025f2:	4b2c      	ldr	r3, [pc, #176]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01f      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	429a      	cmp	r2, r3
 800260e:	d019      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002610:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002616:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800261a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800261c:	4b21      	ldr	r3, [pc, #132]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002622:	4a20      	ldr	r2, [pc, #128]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002628:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800262c:	4b1d      	ldr	r3, [pc, #116]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002632:	4a1c      	ldr	r2, [pc, #112]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002634:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002638:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800263c:	4a19      	ldr	r2, [pc, #100]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b00      	cmp	r3, #0
 800264c:	d016      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264e:	f7fe fd13 	bl	8001078 <HAL_GetTick>
 8002652:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002654:	e00b      	b.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7fe fd0f 	bl	8001078 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002664:	4293      	cmp	r3, r2
 8002666:	d902      	bls.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	74fb      	strb	r3, [r7, #19]
            break;
 800266c:	e006      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800266e:	4b0d      	ldr	r3, [pc, #52]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d0ec      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800267c:	7cfb      	ldrb	r3, [r7, #19]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10c      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002682:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002688:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002692:	4904      	ldr	r1, [pc, #16]	@ (80026a4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800269a:	e009      	b.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	74bb      	strb	r3, [r7, #18]
 80026a0:	e006      	b.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026ac:	7cfb      	ldrb	r3, [r7, #19]
 80026ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026b0:	7c7b      	ldrb	r3, [r7, #17]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d105      	bne.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026b6:	4b9e      	ldr	r3, [pc, #632]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ba:	4a9d      	ldr	r2, [pc, #628]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026c0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026ce:	4b98      	ldr	r3, [pc, #608]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d4:	f023 0203 	bic.w	r2, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026dc:	4994      	ldr	r1, [pc, #592]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00a      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80026f0:	4b8f      	ldr	r3, [pc, #572]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f6:	f023 020c 	bic.w	r2, r3, #12
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fe:	498c      	ldr	r1, [pc, #560]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002700:	4313      	orrs	r3, r2
 8002702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00a      	beq.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002712:	4b87      	ldr	r3, [pc, #540]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002718:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	4983      	ldr	r1, [pc, #524]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002722:	4313      	orrs	r3, r2
 8002724:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0308 	and.w	r3, r3, #8
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00a      	beq.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002734:	4b7e      	ldr	r3, [pc, #504]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800273a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002742:	497b      	ldr	r1, [pc, #492]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002744:	4313      	orrs	r3, r2
 8002746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0310 	and.w	r3, r3, #16
 8002752:	2b00      	cmp	r3, #0
 8002754:	d00a      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002756:	4b76      	ldr	r3, [pc, #472]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800275c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002764:	4972      	ldr	r1, [pc, #456]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002766:	4313      	orrs	r3, r2
 8002768:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0320 	and.w	r3, r3, #32
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00a      	beq.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002778:	4b6d      	ldr	r3, [pc, #436]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800277a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800277e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002786:	496a      	ldr	r1, [pc, #424]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002788:	4313      	orrs	r3, r2
 800278a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00a      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800279a:	4b65      	ldr	r3, [pc, #404]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800279c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a8:	4961      	ldr	r1, [pc, #388]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00a      	beq.n	80027d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027bc:	4b5c      	ldr	r3, [pc, #368]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ca:	4959      	ldr	r1, [pc, #356]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d00a      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027de:	4b54      	ldr	r3, [pc, #336]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027e4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ec:	4950      	ldr	r1, [pc, #320]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00a      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002800:	4b4b      	ldr	r3, [pc, #300]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002806:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280e:	4948      	ldr	r1, [pc, #288]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002810:	4313      	orrs	r3, r2
 8002812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002822:	4b43      	ldr	r3, [pc, #268]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002828:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002830:	493f      	ldr	r1, [pc, #252]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002832:	4313      	orrs	r3, r2
 8002834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d028      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002844:	4b3a      	ldr	r3, [pc, #232]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800284a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002852:	4937      	ldr	r1, [pc, #220]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002854:	4313      	orrs	r3, r2
 8002856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800285e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002862:	d106      	bne.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002864:	4b32      	ldr	r3, [pc, #200]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	4a31      	ldr	r2, [pc, #196]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800286a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800286e:	60d3      	str	r3, [r2, #12]
 8002870:	e011      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002876:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800287a:	d10c      	bne.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3304      	adds	r3, #4
 8002880:	2101      	movs	r1, #1
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f8c8 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 8002888:	4603      	mov	r3, r0
 800288a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800288c:	7cfb      	ldrb	r3, [r7, #19]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002892:	7cfb      	ldrb	r3, [r7, #19]
 8002894:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d028      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028a2:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b0:	491f      	ldr	r1, [pc, #124]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028c0:	d106      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028cc:	60d3      	str	r3, [r2, #12]
 80028ce:	e011      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3304      	adds	r3, #4
 80028de:	2101      	movs	r1, #1
 80028e0:	4618      	mov	r0, r3
 80028e2:	f000 f899 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 80028e6:	4603      	mov	r3, r0
 80028e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ea:	7cfb      	ldrb	r3, [r7, #19]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80028f0:	7cfb      	ldrb	r3, [r7, #19]
 80028f2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d02b      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002900:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002906:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800290e:	4908      	ldr	r1, [pc, #32]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002910:	4313      	orrs	r3, r2
 8002912:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800291a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800291e:	d109      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002920:	4b03      	ldr	r3, [pc, #12]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4a02      	ldr	r2, [pc, #8]	@ (8002930 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002926:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800292a:	60d3      	str	r3, [r2, #12]
 800292c:	e014      	b.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002938:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800293c:	d10c      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3304      	adds	r3, #4
 8002942:	2101      	movs	r1, #1
 8002944:	4618      	mov	r0, r3
 8002946:	f000 f867 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 800294a:	4603      	mov	r3, r0
 800294c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800294e:	7cfb      	ldrb	r3, [r7, #19]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002954:	7cfb      	ldrb	r3, [r7, #19]
 8002956:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d02f      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002964:	4b2b      	ldr	r3, [pc, #172]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002972:	4928      	ldr	r1, [pc, #160]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002974:	4313      	orrs	r3, r2
 8002976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800297e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002982:	d10d      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3304      	adds	r3, #4
 8002988:	2102      	movs	r1, #2
 800298a:	4618      	mov	r0, r3
 800298c:	f000 f844 	bl	8002a18 <RCCEx_PLLSAI1_Config>
 8002990:	4603      	mov	r3, r0
 8002992:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002994:	7cfb      	ldrb	r3, [r7, #19]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d014      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800299a:	7cfb      	ldrb	r3, [r7, #19]
 800299c:	74bb      	strb	r3, [r7, #18]
 800299e:	e011      	b.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80029a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3320      	adds	r3, #32
 80029ae:	2102      	movs	r1, #2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 f925 	bl	8002c00 <RCCEx_PLLSAI2_Config>
 80029b6:	4603      	mov	r3, r0
 80029b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029ba:	7cfb      	ldrb	r3, [r7, #19]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80029c0:	7cfb      	ldrb	r3, [r7, #19]
 80029c2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80029d0:	4b10      	ldr	r3, [pc, #64]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029de:	490d      	ldr	r1, [pc, #52]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00b      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029f2:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a02:	4904      	ldr	r1, [pc, #16]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40021000 	.word	0x40021000

08002a18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a22:	2300      	movs	r3, #0
 8002a24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a26:	4b75      	ldr	r3, [pc, #468]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	f003 0303 	and.w	r3, r3, #3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d018      	beq.n	8002a64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a32:	4b72      	ldr	r3, [pc, #456]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f003 0203 	and.w	r2, r3, #3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d10d      	bne.n	8002a5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
       ||
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d009      	beq.n	8002a5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a4a:	4b6c      	ldr	r3, [pc, #432]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	091b      	lsrs	r3, r3, #4
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
       ||
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d047      	beq.n	8002aee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
 8002a62:	e044      	b.n	8002aee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b03      	cmp	r3, #3
 8002a6a:	d018      	beq.n	8002a9e <RCCEx_PLLSAI1_Config+0x86>
 8002a6c:	2b03      	cmp	r3, #3
 8002a6e:	d825      	bhi.n	8002abc <RCCEx_PLLSAI1_Config+0xa4>
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d002      	beq.n	8002a7a <RCCEx_PLLSAI1_Config+0x62>
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d009      	beq.n	8002a8c <RCCEx_PLLSAI1_Config+0x74>
 8002a78:	e020      	b.n	8002abc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a7a:	4b60      	ldr	r3, [pc, #384]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d11d      	bne.n	8002ac2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a8a:	e01a      	b.n	8002ac2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a8c:	4b5b      	ldr	r3, [pc, #364]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d116      	bne.n	8002ac6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a9c:	e013      	b.n	8002ac6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a9e:	4b57      	ldr	r3, [pc, #348]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10f      	bne.n	8002aca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002aaa:	4b54      	ldr	r3, [pc, #336]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d109      	bne.n	8002aca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002aba:	e006      	b.n	8002aca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
      break;
 8002ac0:	e004      	b.n	8002acc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ac2:	bf00      	nop
 8002ac4:	e002      	b.n	8002acc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002ac6:	bf00      	nop
 8002ac8:	e000      	b.n	8002acc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002aca:	bf00      	nop
    }

    if(status == HAL_OK)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10d      	bne.n	8002aee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6819      	ldr	r1, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	4944      	ldr	r1, [pc, #272]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002aee:	7bfb      	ldrb	r3, [r7, #15]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d17d      	bne.n	8002bf0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002af4:	4b41      	ldr	r3, [pc, #260]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a40      	ldr	r2, [pc, #256]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002afa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002afe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b00:	f7fe faba 	bl	8001078 <HAL_GetTick>
 8002b04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b06:	e009      	b.n	8002b1c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b08:	f7fe fab6 	bl	8001078 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d902      	bls.n	8002b1c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	73fb      	strb	r3, [r7, #15]
        break;
 8002b1a:	e005      	b.n	8002b28 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b1c:	4b37      	ldr	r3, [pc, #220]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1ef      	bne.n	8002b08 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b28:	7bfb      	ldrb	r3, [r7, #15]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d160      	bne.n	8002bf0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d111      	bne.n	8002b58 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b34:	4b31      	ldr	r3, [pc, #196]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b36:	691b      	ldr	r3, [r3, #16]
 8002b38:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	6892      	ldr	r2, [r2, #8]
 8002b44:	0211      	lsls	r1, r2, #8
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68d2      	ldr	r2, [r2, #12]
 8002b4a:	0912      	lsrs	r2, r2, #4
 8002b4c:	0452      	lsls	r2, r2, #17
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	492a      	ldr	r1, [pc, #168]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	610b      	str	r3, [r1, #16]
 8002b56:	e027      	b.n	8002ba8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d112      	bne.n	8002b84 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b5e:	4b27      	ldr	r3, [pc, #156]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b60:	691b      	ldr	r3, [r3, #16]
 8002b62:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002b66:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6892      	ldr	r2, [r2, #8]
 8002b6e:	0211      	lsls	r1, r2, #8
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6912      	ldr	r2, [r2, #16]
 8002b74:	0852      	lsrs	r2, r2, #1
 8002b76:	3a01      	subs	r2, #1
 8002b78:	0552      	lsls	r2, r2, #21
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	491f      	ldr	r1, [pc, #124]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	610b      	str	r3, [r1, #16]
 8002b82:	e011      	b.n	8002ba8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b84:	4b1d      	ldr	r3, [pc, #116]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002b8c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6892      	ldr	r2, [r2, #8]
 8002b94:	0211      	lsls	r1, r2, #8
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	6952      	ldr	r2, [r2, #20]
 8002b9a:	0852      	lsrs	r2, r2, #1
 8002b9c:	3a01      	subs	r2, #1
 8002b9e:	0652      	lsls	r2, r2, #25
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	4916      	ldr	r1, [pc, #88]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ba8:	4b14      	ldr	r3, [pc, #80]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a13      	ldr	r2, [pc, #76]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002bb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb4:	f7fe fa60 	bl	8001078 <HAL_GetTick>
 8002bb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002bba:	e009      	b.n	8002bd0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bbc:	f7fe fa5c 	bl	8001078 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d902      	bls.n	8002bd0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	73fb      	strb	r3, [r7, #15]
          break;
 8002bce:	e005      	b.n	8002bdc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0ef      	beq.n	8002bbc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002be2:	4b06      	ldr	r3, [pc, #24]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be4:	691a      	ldr	r2, [r3, #16]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	4904      	ldr	r1, [pc, #16]	@ (8002bfc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40021000 	.word	0x40021000

08002c00 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c0e:	4b6a      	ldr	r3, [pc, #424]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	f003 0303 	and.w	r3, r3, #3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d018      	beq.n	8002c4c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c1a:	4b67      	ldr	r3, [pc, #412]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	f003 0203 	and.w	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d10d      	bne.n	8002c46 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d009      	beq.n	8002c46 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c32:	4b61      	ldr	r3, [pc, #388]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	091b      	lsrs	r3, r3, #4
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
       ||
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d047      	beq.n	8002cd6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	73fb      	strb	r3, [r7, #15]
 8002c4a:	e044      	b.n	8002cd6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d018      	beq.n	8002c86 <RCCEx_PLLSAI2_Config+0x86>
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d825      	bhi.n	8002ca4 <RCCEx_PLLSAI2_Config+0xa4>
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d002      	beq.n	8002c62 <RCCEx_PLLSAI2_Config+0x62>
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d009      	beq.n	8002c74 <RCCEx_PLLSAI2_Config+0x74>
 8002c60:	e020      	b.n	8002ca4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c62:	4b55      	ldr	r3, [pc, #340]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d11d      	bne.n	8002caa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c72:	e01a      	b.n	8002caa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c74:	4b50      	ldr	r3, [pc, #320]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d116      	bne.n	8002cae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c84:	e013      	b.n	8002cae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c86:	4b4c      	ldr	r3, [pc, #304]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10f      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c92:	4b49      	ldr	r3, [pc, #292]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d109      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ca2:	e006      	b.n	8002cb2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca8:	e004      	b.n	8002cb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002caa:	bf00      	nop
 8002cac:	e002      	b.n	8002cb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002cae:	bf00      	nop
 8002cb0:	e000      	b.n	8002cb4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002cb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10d      	bne.n	8002cd6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cba:	4b3f      	ldr	r3, [pc, #252]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6819      	ldr	r1, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	011b      	lsls	r3, r3, #4
 8002cce:	430b      	orrs	r3, r1
 8002cd0:	4939      	ldr	r1, [pc, #228]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cd6:	7bfb      	ldrb	r3, [r7, #15]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d167      	bne.n	8002dac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002cdc:	4b36      	ldr	r3, [pc, #216]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a35      	ldr	r2, [pc, #212]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ce2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ce6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ce8:	f7fe f9c6 	bl	8001078 <HAL_GetTick>
 8002cec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cee:	e009      	b.n	8002d04 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cf0:	f7fe f9c2 	bl	8001078 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d902      	bls.n	8002d04 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	73fb      	strb	r3, [r7, #15]
        break;
 8002d02:	e005      	b.n	8002d10 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d04:	4b2c      	ldr	r3, [pc, #176]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1ef      	bne.n	8002cf0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d10:	7bfb      	ldrb	r3, [r7, #15]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d14a      	bne.n	8002dac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d111      	bne.n	8002d40 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d1c:	4b26      	ldr	r3, [pc, #152]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d1e:	695b      	ldr	r3, [r3, #20]
 8002d20:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6892      	ldr	r2, [r2, #8]
 8002d2c:	0211      	lsls	r1, r2, #8
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	68d2      	ldr	r2, [r2, #12]
 8002d32:	0912      	lsrs	r2, r2, #4
 8002d34:	0452      	lsls	r2, r2, #17
 8002d36:	430a      	orrs	r2, r1
 8002d38:	491f      	ldr	r1, [pc, #124]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	614b      	str	r3, [r1, #20]
 8002d3e:	e011      	b.n	8002d64 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d40:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d48:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6892      	ldr	r2, [r2, #8]
 8002d50:	0211      	lsls	r1, r2, #8
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6912      	ldr	r2, [r2, #16]
 8002d56:	0852      	lsrs	r2, r2, #1
 8002d58:	3a01      	subs	r2, #1
 8002d5a:	0652      	lsls	r2, r2, #25
 8002d5c:	430a      	orrs	r2, r1
 8002d5e:	4916      	ldr	r1, [pc, #88]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d64:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a13      	ldr	r2, [pc, #76]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d70:	f7fe f982 	bl	8001078 <HAL_GetTick>
 8002d74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d76:	e009      	b.n	8002d8c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d78:	f7fe f97e 	bl	8001078 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	d902      	bls.n	8002d8c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	73fb      	strb	r3, [r7, #15]
          break;
 8002d8a:	e005      	b.n	8002d98 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0ef      	beq.n	8002d78 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d106      	bne.n	8002dac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d9e:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da0:	695a      	ldr	r2, [r3, #20]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	4904      	ldr	r1, [pc, #16]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40021000 	.word	0x40021000

08002dbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e095      	b.n	8002efa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d108      	bne.n	8002de8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dde:	d009      	beq.n	8002df4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	61da      	str	r2, [r3, #28]
 8002de6:	e005      	b.n	8002df4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2200      	movs	r2, #0
 8002df8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d106      	bne.n	8002e14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7fd ff00 	bl	8000c14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2202      	movs	r2, #2
 8002e18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e2a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e34:	d902      	bls.n	8002e3c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002e36:	2300      	movs	r3, #0
 8002e38:	60fb      	str	r3, [r7, #12]
 8002e3a:	e002      	b.n	8002e42 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002e3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e40:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002e4a:	d007      	beq.n	8002e5c <HAL_SPI_Init+0xa0>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e54:	d002      	beq.n	8002e5c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	431a      	orrs	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	431a      	orrs	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e94:	431a      	orrs	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a1b      	ldr	r3, [r3, #32]
 8002e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9e:	ea42 0103 	orr.w	r1, r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	0c1b      	lsrs	r3, r3, #16
 8002eb8:	f003 0204 	and.w	r2, r3, #4
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	f003 0310 	and.w	r3, r3, #16
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eca:	f003 0308 	and.w	r3, r3, #8
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002ed8:	ea42 0103 	orr.w	r1, r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b088      	sub	sp, #32
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	603b      	str	r3, [r7, #0]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f12:	f7fe f8b1 	bl	8001078 <HAL_GetTick>
 8002f16:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d001      	beq.n	8002f2c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	e15c      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <HAL_SPI_Transmit+0x36>
 8002f32:	88fb      	ldrh	r3, [r7, #6]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e154      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d101      	bne.n	8002f4a <HAL_SPI_Transmit+0x48>
 8002f46:	2302      	movs	r3, #2
 8002f48:	e14d      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2203      	movs	r2, #3
 8002f56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	68ba      	ldr	r2, [r7, #8]
 8002f64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	88fa      	ldrh	r2, [r7, #6]
 8002f6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	88fa      	ldrh	r2, [r7, #6]
 8002f70:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f9c:	d10f      	bne.n	8002fbe <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc8:	2b40      	cmp	r3, #64	@ 0x40
 8002fca:	d007      	beq.n	8002fdc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002fe4:	d952      	bls.n	800308c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <HAL_SPI_Transmit+0xf2>
 8002fee:	8b7b      	ldrh	r3, [r7, #26]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d145      	bne.n	8003080 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff8:	881a      	ldrh	r2, [r3, #0]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003004:	1c9a      	adds	r2, r3, #2
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800300e:	b29b      	uxth	r3, r3
 8003010:	3b01      	subs	r3, #1
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003018:	e032      	b.n	8003080 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b02      	cmp	r3, #2
 8003026:	d112      	bne.n	800304e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800302c:	881a      	ldrh	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003038:	1c9a      	adds	r2, r3, #2
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003042:	b29b      	uxth	r3, r3
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800304c:	e018      	b.n	8003080 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800304e:	f7fe f813 	bl	8001078 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d803      	bhi.n	8003066 <HAL_SPI_Transmit+0x164>
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003064:	d102      	bne.n	800306c <HAL_SPI_Transmit+0x16a>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d109      	bne.n	8003080 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0b2      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003084:	b29b      	uxth	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1c7      	bne.n	800301a <HAL_SPI_Transmit+0x118>
 800308a:	e083      	b.n	8003194 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d002      	beq.n	800309a <HAL_SPI_Transmit+0x198>
 8003094:	8b7b      	ldrh	r3, [r7, #26]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d177      	bne.n	800318a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d912      	bls.n	80030ca <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a8:	881a      	ldrh	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b4:	1c9a      	adds	r2, r3, #2
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b02      	subs	r3, #2
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030c8:	e05f      	b.n	800318a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	330c      	adds	r3, #12
 80030d4:	7812      	ldrb	r2, [r2, #0]
 80030d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030e6:	b29b      	uxth	r3, r3
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80030f0:	e04b      	b.n	800318a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d12b      	bne.n	8003158 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b01      	cmp	r3, #1
 8003108:	d912      	bls.n	8003130 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310e:	881a      	ldrh	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311a:	1c9a      	adds	r2, r3, #2
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003124:	b29b      	uxth	r3, r3
 8003126:	3b02      	subs	r3, #2
 8003128:	b29a      	uxth	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800312e:	e02c      	b.n	800318a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	330c      	adds	r3, #12
 800313a:	7812      	ldrb	r2, [r2, #0]
 800313c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003142:	1c5a      	adds	r2, r3, #1
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003156:	e018      	b.n	800318a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003158:	f7fd ff8e 	bl	8001078 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	429a      	cmp	r2, r3
 8003166:	d803      	bhi.n	8003170 <HAL_SPI_Transmit+0x26e>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800316e:	d102      	bne.n	8003176 <HAL_SPI_Transmit+0x274>
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e02d      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800318e:	b29b      	uxth	r3, r3
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1ae      	bne.n	80030f2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003194:	69fa      	ldr	r2, [r7, #28]
 8003196:	6839      	ldr	r1, [r7, #0]
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fb65 	bl	8003868 <SPI_EndRxTxTransaction>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10a      	bne.n	80031c8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	617b      	str	r3, [r7, #20]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	617b      	str	r3, [r7, #20]
 80031c6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80031e4:	2300      	movs	r3, #0
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3720      	adds	r7, #32
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b08a      	sub	sp, #40	@ 0x28
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	60f8      	str	r0, [r7, #12]
 80031f6:	60b9      	str	r1, [r7, #8]
 80031f8:	607a      	str	r2, [r7, #4]
 80031fa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80031fc:	2301      	movs	r3, #1
 80031fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003200:	f7fd ff3a 	bl	8001078 <HAL_GetTick>
 8003204:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800320c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003214:	887b      	ldrh	r3, [r7, #2]
 8003216:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003218:	887b      	ldrh	r3, [r7, #2]
 800321a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800321c:	7ffb      	ldrb	r3, [r7, #31]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d00c      	beq.n	800323c <HAL_SPI_TransmitReceive+0x4e>
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003228:	d106      	bne.n	8003238 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <HAL_SPI_TransmitReceive+0x4a>
 8003232:	7ffb      	ldrb	r3, [r7, #31]
 8003234:	2b04      	cmp	r3, #4
 8003236:	d001      	beq.n	800323c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003238:	2302      	movs	r3, #2
 800323a:	e1f3      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d005      	beq.n	800324e <HAL_SPI_TransmitReceive+0x60>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <HAL_SPI_TransmitReceive+0x60>
 8003248:	887b      	ldrh	r3, [r7, #2]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e1e8      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_SPI_TransmitReceive+0x72>
 800325c:	2302      	movs	r3, #2
 800325e:	e1e1      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b04      	cmp	r3, #4
 8003272:	d003      	beq.n	800327c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2205      	movs	r2, #5
 8003278:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	887a      	ldrh	r2, [r7, #2]
 8003294:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	887a      	ldrh	r2, [r7, #2]
 80032a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	887a      	ldrh	r2, [r7, #2]
 80032a8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2200      	movs	r2, #0
 80032b4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032be:	d802      	bhi.n	80032c6 <HAL_SPI_TransmitReceive+0xd8>
 80032c0:	8abb      	ldrh	r3, [r7, #20]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d908      	bls.n	80032d8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	e007      	b.n	80032e8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80032e6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032f2:	2b40      	cmp	r3, #64	@ 0x40
 80032f4:	d007      	beq.n	8003306 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003304:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800330e:	f240 8083 	bls.w	8003418 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d002      	beq.n	8003320 <HAL_SPI_TransmitReceive+0x132>
 800331a:	8afb      	ldrh	r3, [r7, #22]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d16f      	bne.n	8003400 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003324:	881a      	ldrh	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003330:	1c9a      	adds	r2, r3, #2
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003344:	e05c      	b.n	8003400 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b02      	cmp	r3, #2
 8003352:	d11b      	bne.n	800338c <HAL_SPI_TransmitReceive+0x19e>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d016      	beq.n	800338c <HAL_SPI_TransmitReceive+0x19e>
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	2b01      	cmp	r3, #1
 8003362:	d113      	bne.n	800338c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003368:	881a      	ldrh	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	1c9a      	adds	r2, r3, #2
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003388:	2300      	movs	r3, #0
 800338a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b01      	cmp	r3, #1
 8003398:	d11c      	bne.n	80033d4 <HAL_SPI_TransmitReceive+0x1e6>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d016      	beq.n	80033d4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	b292      	uxth	r2, r2
 80033b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	1c9a      	adds	r2, r3, #2
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033d0:	2301      	movs	r3, #1
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033d4:	f7fd fe50 	bl	8001078 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d80d      	bhi.n	8003400 <HAL_SPI_TransmitReceive+0x212>
 80033e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033ea:	d009      	beq.n	8003400 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2200      	movs	r2, #0
 80033f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e111      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d19d      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x158>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003410:	b29b      	uxth	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d197      	bne.n	8003346 <HAL_SPI_TransmitReceive+0x158>
 8003416:	e0e5      	b.n	80035e4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_SPI_TransmitReceive+0x23a>
 8003420:	8afb      	ldrh	r3, [r7, #22]
 8003422:	2b01      	cmp	r3, #1
 8003424:	f040 80d1 	bne.w	80035ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800342c:	b29b      	uxth	r3, r3
 800342e:	2b01      	cmp	r3, #1
 8003430:	d912      	bls.n	8003458 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003436:	881a      	ldrh	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003442:	1c9a      	adds	r2, r3, #2
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b02      	subs	r3, #2
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003456:	e0b8      	b.n	80035ca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	330c      	adds	r3, #12
 8003462:	7812      	ldrb	r2, [r2, #0]
 8003464:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003474:	b29b      	uxth	r3, r3
 8003476:	3b01      	subs	r3, #1
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800347e:	e0a4      	b.n	80035ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b02      	cmp	r3, #2
 800348c:	d134      	bne.n	80034f8 <HAL_SPI_TransmitReceive+0x30a>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003492:	b29b      	uxth	r3, r3
 8003494:	2b00      	cmp	r3, #0
 8003496:	d02f      	beq.n	80034f8 <HAL_SPI_TransmitReceive+0x30a>
 8003498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800349a:	2b01      	cmp	r3, #1
 800349c:	d12c      	bne.n	80034f8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d912      	bls.n	80034ce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ac:	881a      	ldrh	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034b8:	1c9a      	adds	r2, r3, #2
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b02      	subs	r3, #2
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034cc:	e012      	b.n	80034f4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	330c      	adds	r3, #12
 80034d8:	7812      	ldrb	r2, [r2, #0]
 80034da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80034f4:	2300      	movs	r3, #0
 80034f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b01      	cmp	r3, #1
 8003504:	d148      	bne.n	8003598 <HAL_SPI_TransmitReceive+0x3aa>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800350c:	b29b      	uxth	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d042      	beq.n	8003598 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b01      	cmp	r3, #1
 800351c:	d923      	bls.n	8003566 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003528:	b292      	uxth	r2, r2
 800352a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	1c9a      	adds	r2, r3, #2
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800353c:	b29b      	uxth	r3, r3
 800353e:	3b02      	subs	r3, #2
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b01      	cmp	r3, #1
 8003552:	d81f      	bhi.n	8003594 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003562:	605a      	str	r2, [r3, #4]
 8003564:	e016      	b.n	8003594 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f103 020c 	add.w	r2, r3, #12
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	7812      	ldrb	r2, [r2, #0]
 8003574:	b2d2      	uxtb	r2, r2
 8003576:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003594:	2301      	movs	r3, #1
 8003596:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003598:	f7fd fd6e 	bl	8001078 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d803      	bhi.n	80035b0 <HAL_SPI_TransmitReceive+0x3c2>
 80035a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035ae:	d102      	bne.n	80035b6 <HAL_SPI_TransmitReceive+0x3c8>
 80035b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d109      	bne.n	80035ca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e02c      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f47f af55 	bne.w	8003480 <HAL_SPI_TransmitReceive+0x292>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035dc:	b29b      	uxth	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f47f af4e 	bne.w	8003480 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035e4:	6a3a      	ldr	r2, [r7, #32]
 80035e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 f93d 	bl	8003868 <SPI_EndRxTxTransaction>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2220      	movs	r2, #32
 80035f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e00e      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003622:	2300      	movs	r3, #0
  }
}
 8003624:	4618      	mov	r0, r3
 8003626:	3728      	adds	r7, #40	@ 0x28
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	603b      	str	r3, [r7, #0]
 8003638:	4613      	mov	r3, r2
 800363a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800363c:	f7fd fd1c 	bl	8001078 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	4413      	add	r3, r2
 800364a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800364c:	f7fd fd14 	bl	8001078 <HAL_GetTick>
 8003650:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003652:	4b39      	ldr	r3, [pc, #228]	@ (8003738 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	015b      	lsls	r3, r3, #5
 8003658:	0d1b      	lsrs	r3, r3, #20
 800365a:	69fa      	ldr	r2, [r7, #28]
 800365c:	fb02 f303 	mul.w	r3, r2, r3
 8003660:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003662:	e054      	b.n	800370e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800366a:	d050      	beq.n	800370e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800366c:	f7fd fd04 	bl	8001078 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	429a      	cmp	r2, r3
 800367a:	d902      	bls.n	8003682 <SPI_WaitFlagStateUntilTimeout+0x56>
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d13d      	bne.n	80036fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003690:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800369a:	d111      	bne.n	80036c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036a4:	d004      	beq.n	80036b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ae:	d107      	bne.n	80036c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c8:	d10f      	bne.n	80036ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80036e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e017      	b.n	800372e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003704:	2300      	movs	r3, #0
 8003706:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	3b01      	subs	r3, #1
 800370c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	4013      	ands	r3, r2
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	429a      	cmp	r2, r3
 800371c:	bf0c      	ite	eq
 800371e:	2301      	moveq	r3, #1
 8003720:	2300      	movne	r3, #0
 8003722:	b2db      	uxtb	r3, r3
 8003724:	461a      	mov	r2, r3
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	429a      	cmp	r2, r3
 800372a:	d19b      	bne.n	8003664 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3720      	adds	r7, #32
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000014 	.word	0x20000014

0800373c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08a      	sub	sp, #40	@ 0x28
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800374a:	2300      	movs	r3, #0
 800374c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800374e:	f7fd fc93 	bl	8001078 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	4413      	add	r3, r2
 800375c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800375e:	f7fd fc8b 	bl	8001078 <HAL_GetTick>
 8003762:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	330c      	adds	r3, #12
 800376a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800376c:	4b3d      	ldr	r3, [pc, #244]	@ (8003864 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	00da      	lsls	r2, r3, #3
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	0d1b      	lsrs	r3, r3, #20
 800377c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800377e:	fb02 f303 	mul.w	r3, r2, r3
 8003782:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003784:	e060      	b.n	8003848 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800378c:	d107      	bne.n	800379e <SPI_WaitFifoStateUntilTimeout+0x62>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d104      	bne.n	800379e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800379c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037a4:	d050      	beq.n	8003848 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037a6:	f7fd fc67 	bl	8001078 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	6a3b      	ldr	r3, [r7, #32]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d902      	bls.n	80037bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d13d      	bne.n	8003838 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	685a      	ldr	r2, [r3, #4]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037d4:	d111      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037de:	d004      	beq.n	80037ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e8:	d107      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003802:	d10f      	bne.n	8003824 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003822:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e010      	b.n	800385a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800383e:	2300      	movs	r3, #0
 8003840:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	3b01      	subs	r3, #1
 8003846:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	4013      	ands	r3, r2
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	429a      	cmp	r2, r3
 8003856:	d196      	bne.n	8003786 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3728      	adds	r7, #40	@ 0x28
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000014 	.word	0x20000014

08003868 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2200      	movs	r2, #0
 800387c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	f7ff ff5b 	bl	800373c <SPI_WaitFifoStateUntilTimeout>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d007      	beq.n	800389c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003890:	f043 0220 	orr.w	r2, r3, #32
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003898:	2303      	movs	r3, #3
 800389a:	e027      	b.n	80038ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2200      	movs	r2, #0
 80038a4:	2180      	movs	r1, #128	@ 0x80
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f7ff fec0 	bl	800362c <SPI_WaitFlagStateUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b6:	f043 0220 	orr.w	r2, r3, #32
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e014      	b.n	80038ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f7ff ff34 	bl	800373c <SPI_WaitFifoStateUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d007      	beq.n	80038ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038de:	f043 0220 	orr.w	r2, r3, #32
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e000      	b.n	80038ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e040      	b.n	8003988 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800390a:	2b00      	cmp	r3, #0
 800390c:	d106      	bne.n	800391c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7fd fab0 	bl	8000e7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2224      	movs	r2, #36	@ 0x24
 8003920:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0201 	bic.w	r2, r2, #1
 8003930:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fedc 	bl	80046f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 fc21 	bl	8004188 <UART_SetConfig>
 8003946:	4603      	mov	r3, r0
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e01b      	b.n	8003988 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800395e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689a      	ldr	r2, [r3, #8]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800396e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 ff5b 	bl	800483c <UART_CheckIdleState>
 8003986:	4603      	mov	r3, r0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b08a      	sub	sp, #40	@ 0x28
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	4613      	mov	r3, r2
 800399e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d177      	bne.n	8003a98 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d002      	beq.n	80039b4 <HAL_UART_Transmit+0x24>
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e070      	b.n	8003a9a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2221      	movs	r2, #33	@ 0x21
 80039c4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039c6:	f7fd fb57 	bl	8001078 <HAL_GetTick>
 80039ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	88fa      	ldrh	r2, [r7, #6]
 80039d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039e4:	d108      	bne.n	80039f8 <HAL_UART_Transmit+0x68>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	691b      	ldr	r3, [r3, #16]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d104      	bne.n	80039f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	61bb      	str	r3, [r7, #24]
 80039f6:	e003      	b.n	8003a00 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a00:	e02f      	b.n	8003a62 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	9300      	str	r3, [sp, #0]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2180      	movs	r1, #128	@ 0x80
 8003a0c:	68f8      	ldr	r0, [r7, #12]
 8003a0e:	f000 ffbd 	bl	800498c <UART_WaitOnFlagUntilTimeout>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d004      	beq.n	8003a22 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e03b      	b.n	8003a9a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10b      	bne.n	8003a40 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	881a      	ldrh	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a34:	b292      	uxth	r2, r2
 8003a36:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	3302      	adds	r3, #2
 8003a3c:	61bb      	str	r3, [r7, #24]
 8003a3e:	e007      	b.n	8003a50 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	3301      	adds	r3, #1
 8003a4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1c9      	bne.n	8003a02 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2140      	movs	r1, #64	@ 0x40
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 ff87 	bl	800498c <UART_WaitOnFlagUntilTimeout>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d004      	beq.n	8003a8e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e005      	b.n	8003a9a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2220      	movs	r2, #32
 8003a92:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	e000      	b.n	8003a9a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
  }
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3720      	adds	r7, #32
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
	...

08003aa4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	@ 0x28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	d137      	bne.n	8003b2c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_UART_Receive_IT+0x24>
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e030      	b.n	8003b2e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a18      	ldr	r2, [pc, #96]	@ (8003b38 <HAL_UART_Receive_IT+0x94>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d01f      	beq.n	8003b1c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d018      	beq.n	8003b1c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	e853 3f00 	ldrex	r3, [r3]
 8003af6:	613b      	str	r3, [r7, #16]
   return(result);
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003afe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	461a      	mov	r2, r3
 8003b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b08:	623b      	str	r3, [r7, #32]
 8003b0a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b0c:	69f9      	ldr	r1, [r7, #28]
 8003b0e:	6a3a      	ldr	r2, [r7, #32]
 8003b10:	e841 2300 	strex	r3, r2, [r1]
 8003b14:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1e6      	bne.n	8003aea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003b1c:	88fb      	ldrh	r3, [r7, #6]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 ffa0 	bl	8004a68 <UART_Start_Receive_IT>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	e000      	b.n	8003b2e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b2c:	2302      	movs	r3, #2
  }
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3728      	adds	r7, #40	@ 0x28
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40008000 	.word	0x40008000

08003b3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b0ba      	sub	sp, #232	@ 0xe8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003b62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003b66:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003b70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d115      	bne.n	8003ba4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00f      	beq.n	8003ba4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d009      	beq.n	8003ba4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 82ca 	beq.w	800412e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	4798      	blx	r3
      }
      return;
 8003ba2:	e2c4      	b.n	800412e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003ba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	f000 8117 	beq.w	8003ddc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003bae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d106      	bne.n	8003bc8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003bba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003bbe:	4b85      	ldr	r3, [pc, #532]	@ (8003dd4 <HAL_UART_IRQHandler+0x298>)
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 810a 	beq.w	8003ddc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d011      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xbc>
 8003bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00b      	beq.n	8003bf8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2201      	movs	r2, #1
 8003be6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bee:	f043 0201 	orr.w	r2, r3, #1
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d011      	beq.n	8003c28 <HAL_UART_IRQHandler+0xec>
 8003c04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00b      	beq.n	8003c28 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2202      	movs	r2, #2
 8003c16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c1e:	f043 0204 	orr.w	r2, r3, #4
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d011      	beq.n	8003c58 <HAL_UART_IRQHandler+0x11c>
 8003c34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00b      	beq.n	8003c58 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2204      	movs	r2, #4
 8003c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c4e:	f043 0202 	orr.w	r2, r3, #2
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d017      	beq.n	8003c94 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c68:	f003 0320 	and.w	r3, r3, #32
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d105      	bne.n	8003c7c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c74:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00b      	beq.n	8003c94 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2208      	movs	r2, #8
 8003c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c8a:	f043 0208 	orr.w	r2, r3, #8
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d012      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x18a>
 8003ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ca4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00c      	beq.n	8003cc6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cb4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cbc:	f043 0220 	orr.w	r2, r3, #32
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 8230 	beq.w	8004132 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd6:	f003 0320 	and.w	r3, r3, #32
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00d      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003cde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce2:	f003 0320 	and.w	r3, r3, #32
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d007      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d0e:	2b40      	cmp	r3, #64	@ 0x40
 8003d10:	d005      	beq.n	8003d1e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003d12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d04f      	beq.n	8003dbe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 ff68 	bl	8004bf4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2e:	2b40      	cmp	r3, #64	@ 0x40
 8003d30:	d141      	bne.n	8003db6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3308      	adds	r3, #8
 8003d38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d40:	e853 3f00 	ldrex	r3, [r3]
 8003d44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3308      	adds	r3, #8
 8003d5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003d5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003d62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003d6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1d9      	bne.n	8003d32 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d013      	beq.n	8003dae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d8a:	4a13      	ldr	r2, [pc, #76]	@ (8003dd8 <HAL_UART_IRQHandler+0x29c>)
 8003d8c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd faef 	bl	8001376 <HAL_DMA_Abort_IT>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d017      	beq.n	8003dce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003da8:	4610      	mov	r0, r2
 8003daa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dac:	e00f      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 f9d4 	bl	800415c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db4:	e00b      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f9d0 	bl	800415c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dbc:	e007      	b.n	8003dce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 f9cc 	bl	800415c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003dcc:	e1b1      	b.n	8004132 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dce:	bf00      	nop
    return;
 8003dd0:	e1af      	b.n	8004132 <HAL_UART_IRQHandler+0x5f6>
 8003dd2:	bf00      	nop
 8003dd4:	04000120 	.word	0x04000120
 8003dd8:	08004cbd 	.word	0x08004cbd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	f040 816a 	bne.w	80040ba <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dea:	f003 0310 	and.w	r3, r3, #16
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8163 	beq.w	80040ba <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003df4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 815c 	beq.w	80040ba <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2210      	movs	r2, #16
 8003e08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e14:	2b40      	cmp	r3, #64	@ 0x40
 8003e16:	f040 80d4 	bne.w	8003fc2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 80ad 	beq.w	8003f8a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	f080 80a5 	bcs.w	8003f8a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e46:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0320 	and.w	r3, r3, #32
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f040 8086 	bne.w	8003f68 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e68:	e853 3f00 	ldrex	r3, [r3]
 8003e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003e70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	461a      	mov	r2, r3
 8003e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003e8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1da      	bne.n	8003e5c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3308      	adds	r3, #8
 8003eac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eb0:	e853 3f00 	ldrex	r3, [r3]
 8003eb4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003eb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3308      	adds	r3, #8
 8003ec6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003eca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ed2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ed6:	e841 2300 	strex	r3, r2, [r1]
 8003eda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003edc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1e1      	bne.n	8003ea6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	3308      	adds	r3, #8
 8003ee8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003eec:	e853 3f00 	ldrex	r3, [r3]
 8003ef0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ef2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ef8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3308      	adds	r3, #8
 8003f02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f0e:	e841 2300 	strex	r3, r2, [r1]
 8003f12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1e3      	bne.n	8003ee2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f30:	e853 3f00 	ldrex	r3, [r3]
 8003f34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f38:	f023 0310 	bic.w	r3, r3, #16
 8003f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	461a      	mov	r2, r3
 8003f46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f52:	e841 2300 	strex	r3, r2, [r1]
 8003f56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1e4      	bne.n	8003f28 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fd f9c9 	bl	80012fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	4619      	mov	r1, r3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f8f4 	bl	8004170 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003f88:	e0d5      	b.n	8004136 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003f90:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f94:	429a      	cmp	r2, r3
 8003f96:	f040 80ce 	bne.w	8004136 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	f040 80c5 	bne.w	8004136 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003fb8:	4619      	mov	r1, r3
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f8d8 	bl	8004170 <HAL_UARTEx_RxEventCallback>
      return;
 8003fc0:	e0b9      	b.n	8004136 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 80ab 	beq.w	800413a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003fe4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f000 80a6 	beq.w	800413a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff6:	e853 3f00 	ldrex	r3, [r3]
 8003ffa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ffe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004002:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	461a      	mov	r2, r3
 800400c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004010:	647b      	str	r3, [r7, #68]	@ 0x44
 8004012:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004014:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004018:	e841 2300 	strex	r3, r2, [r1]
 800401c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800401e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1e4      	bne.n	8003fee <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	3308      	adds	r3, #8
 800402a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	e853 3f00 	ldrex	r3, [r3]
 8004032:	623b      	str	r3, [r7, #32]
   return(result);
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	f023 0301 	bic.w	r3, r3, #1
 800403a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3308      	adds	r3, #8
 8004044:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004048:	633a      	str	r2, [r7, #48]	@ 0x30
 800404a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800404e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004050:	e841 2300 	strex	r3, r2, [r1]
 8004054:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1e3      	bne.n	8004024 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	e853 3f00 	ldrex	r3, [r3]
 800407c:	60fb      	str	r3, [r7, #12]
   return(result);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f023 0310 	bic.w	r3, r3, #16
 8004084:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004092:	61fb      	str	r3, [r7, #28]
 8004094:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004096:	69b9      	ldr	r1, [r7, #24]
 8004098:	69fa      	ldr	r2, [r7, #28]
 800409a:	e841 2300 	strex	r3, r2, [r1]
 800409e:	617b      	str	r3, [r7, #20]
   return(result);
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e4      	bne.n	8004070 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040b0:	4619      	mov	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f85c 	bl	8004170 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040b8:	e03f      	b.n	800413a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80040ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d00e      	beq.n	80040e4 <HAL_UART_IRQHandler+0x5a8>
 80040c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d008      	beq.n	80040e4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80040da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 ffe9 	bl	80050b4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80040e2:	e02d      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80040e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00e      	beq.n	800410e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80040f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d008      	beq.n	800410e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004100:	2b00      	cmp	r3, #0
 8004102:	d01c      	beq.n	800413e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	4798      	blx	r3
    }
    return;
 800410c:	e017      	b.n	800413e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004116:	2b00      	cmp	r3, #0
 8004118:	d012      	beq.n	8004140 <HAL_UART_IRQHandler+0x604>
 800411a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800411e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00c      	beq.n	8004140 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fdde 	bl	8004ce8 <UART_EndTransmit_IT>
    return;
 800412c:	e008      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
      return;
 800412e:	bf00      	nop
 8004130:	e006      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
    return;
 8004132:	bf00      	nop
 8004134:	e004      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
      return;
 8004136:	bf00      	nop
 8004138:	e002      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
      return;
 800413a:	bf00      	nop
 800413c:	e000      	b.n	8004140 <HAL_UART_IRQHandler+0x604>
    return;
 800413e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004140:	37e8      	adds	r7, #232	@ 0xe8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop

08004148 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004164:	bf00      	nop
 8004166:	370c      	adds	r7, #12
 8004168:	46bd      	mov	sp, r7
 800416a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416e:	4770      	bx	lr

08004170 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800418c:	b08a      	sub	sp, #40	@ 0x28
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	431a      	orrs	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	69db      	ldr	r3, [r3, #28]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	4ba4      	ldr	r3, [pc, #656]	@ (8004448 <UART_SetConfig+0x2c0>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	6812      	ldr	r2, [r2, #0]
 80041be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041c0:	430b      	orrs	r3, r1
 80041c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	430a      	orrs	r2, r1
 80041d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a99      	ldr	r2, [pc, #612]	@ (800444c <UART_SetConfig+0x2c4>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d004      	beq.n	80041f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041f0:	4313      	orrs	r3, r2
 80041f2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004204:	430a      	orrs	r2, r1
 8004206:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a90      	ldr	r2, [pc, #576]	@ (8004450 <UART_SetConfig+0x2c8>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d126      	bne.n	8004260 <UART_SetConfig+0xd8>
 8004212:	4b90      	ldr	r3, [pc, #576]	@ (8004454 <UART_SetConfig+0x2cc>)
 8004214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004218:	f003 0303 	and.w	r3, r3, #3
 800421c:	2b03      	cmp	r3, #3
 800421e:	d81b      	bhi.n	8004258 <UART_SetConfig+0xd0>
 8004220:	a201      	add	r2, pc, #4	@ (adr r2, 8004228 <UART_SetConfig+0xa0>)
 8004222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004226:	bf00      	nop
 8004228:	08004239 	.word	0x08004239
 800422c:	08004249 	.word	0x08004249
 8004230:	08004241 	.word	0x08004241
 8004234:	08004251 	.word	0x08004251
 8004238:	2301      	movs	r3, #1
 800423a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800423e:	e116      	b.n	800446e <UART_SetConfig+0x2e6>
 8004240:	2302      	movs	r3, #2
 8004242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004246:	e112      	b.n	800446e <UART_SetConfig+0x2e6>
 8004248:	2304      	movs	r3, #4
 800424a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800424e:	e10e      	b.n	800446e <UART_SetConfig+0x2e6>
 8004250:	2308      	movs	r3, #8
 8004252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004256:	e10a      	b.n	800446e <UART_SetConfig+0x2e6>
 8004258:	2310      	movs	r3, #16
 800425a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800425e:	e106      	b.n	800446e <UART_SetConfig+0x2e6>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a7c      	ldr	r2, [pc, #496]	@ (8004458 <UART_SetConfig+0x2d0>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d138      	bne.n	80042dc <UART_SetConfig+0x154>
 800426a:	4b7a      	ldr	r3, [pc, #488]	@ (8004454 <UART_SetConfig+0x2cc>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004270:	f003 030c 	and.w	r3, r3, #12
 8004274:	2b0c      	cmp	r3, #12
 8004276:	d82d      	bhi.n	80042d4 <UART_SetConfig+0x14c>
 8004278:	a201      	add	r2, pc, #4	@ (adr r2, 8004280 <UART_SetConfig+0xf8>)
 800427a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800427e:	bf00      	nop
 8004280:	080042b5 	.word	0x080042b5
 8004284:	080042d5 	.word	0x080042d5
 8004288:	080042d5 	.word	0x080042d5
 800428c:	080042d5 	.word	0x080042d5
 8004290:	080042c5 	.word	0x080042c5
 8004294:	080042d5 	.word	0x080042d5
 8004298:	080042d5 	.word	0x080042d5
 800429c:	080042d5 	.word	0x080042d5
 80042a0:	080042bd 	.word	0x080042bd
 80042a4:	080042d5 	.word	0x080042d5
 80042a8:	080042d5 	.word	0x080042d5
 80042ac:	080042d5 	.word	0x080042d5
 80042b0:	080042cd 	.word	0x080042cd
 80042b4:	2300      	movs	r3, #0
 80042b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042ba:	e0d8      	b.n	800446e <UART_SetConfig+0x2e6>
 80042bc:	2302      	movs	r3, #2
 80042be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042c2:	e0d4      	b.n	800446e <UART_SetConfig+0x2e6>
 80042c4:	2304      	movs	r3, #4
 80042c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042ca:	e0d0      	b.n	800446e <UART_SetConfig+0x2e6>
 80042cc:	2308      	movs	r3, #8
 80042ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042d2:	e0cc      	b.n	800446e <UART_SetConfig+0x2e6>
 80042d4:	2310      	movs	r3, #16
 80042d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042da:	e0c8      	b.n	800446e <UART_SetConfig+0x2e6>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a5e      	ldr	r2, [pc, #376]	@ (800445c <UART_SetConfig+0x2d4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d125      	bne.n	8004332 <UART_SetConfig+0x1aa>
 80042e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004454 <UART_SetConfig+0x2cc>)
 80042e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80042f0:	2b30      	cmp	r3, #48	@ 0x30
 80042f2:	d016      	beq.n	8004322 <UART_SetConfig+0x19a>
 80042f4:	2b30      	cmp	r3, #48	@ 0x30
 80042f6:	d818      	bhi.n	800432a <UART_SetConfig+0x1a2>
 80042f8:	2b20      	cmp	r3, #32
 80042fa:	d00a      	beq.n	8004312 <UART_SetConfig+0x18a>
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d814      	bhi.n	800432a <UART_SetConfig+0x1a2>
 8004300:	2b00      	cmp	r3, #0
 8004302:	d002      	beq.n	800430a <UART_SetConfig+0x182>
 8004304:	2b10      	cmp	r3, #16
 8004306:	d008      	beq.n	800431a <UART_SetConfig+0x192>
 8004308:	e00f      	b.n	800432a <UART_SetConfig+0x1a2>
 800430a:	2300      	movs	r3, #0
 800430c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004310:	e0ad      	b.n	800446e <UART_SetConfig+0x2e6>
 8004312:	2302      	movs	r3, #2
 8004314:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004318:	e0a9      	b.n	800446e <UART_SetConfig+0x2e6>
 800431a:	2304      	movs	r3, #4
 800431c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004320:	e0a5      	b.n	800446e <UART_SetConfig+0x2e6>
 8004322:	2308      	movs	r3, #8
 8004324:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004328:	e0a1      	b.n	800446e <UART_SetConfig+0x2e6>
 800432a:	2310      	movs	r3, #16
 800432c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004330:	e09d      	b.n	800446e <UART_SetConfig+0x2e6>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a4a      	ldr	r2, [pc, #296]	@ (8004460 <UART_SetConfig+0x2d8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d125      	bne.n	8004388 <UART_SetConfig+0x200>
 800433c:	4b45      	ldr	r3, [pc, #276]	@ (8004454 <UART_SetConfig+0x2cc>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004342:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004346:	2bc0      	cmp	r3, #192	@ 0xc0
 8004348:	d016      	beq.n	8004378 <UART_SetConfig+0x1f0>
 800434a:	2bc0      	cmp	r3, #192	@ 0xc0
 800434c:	d818      	bhi.n	8004380 <UART_SetConfig+0x1f8>
 800434e:	2b80      	cmp	r3, #128	@ 0x80
 8004350:	d00a      	beq.n	8004368 <UART_SetConfig+0x1e0>
 8004352:	2b80      	cmp	r3, #128	@ 0x80
 8004354:	d814      	bhi.n	8004380 <UART_SetConfig+0x1f8>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d002      	beq.n	8004360 <UART_SetConfig+0x1d8>
 800435a:	2b40      	cmp	r3, #64	@ 0x40
 800435c:	d008      	beq.n	8004370 <UART_SetConfig+0x1e8>
 800435e:	e00f      	b.n	8004380 <UART_SetConfig+0x1f8>
 8004360:	2300      	movs	r3, #0
 8004362:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004366:	e082      	b.n	800446e <UART_SetConfig+0x2e6>
 8004368:	2302      	movs	r3, #2
 800436a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800436e:	e07e      	b.n	800446e <UART_SetConfig+0x2e6>
 8004370:	2304      	movs	r3, #4
 8004372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004376:	e07a      	b.n	800446e <UART_SetConfig+0x2e6>
 8004378:	2308      	movs	r3, #8
 800437a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800437e:	e076      	b.n	800446e <UART_SetConfig+0x2e6>
 8004380:	2310      	movs	r3, #16
 8004382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004386:	e072      	b.n	800446e <UART_SetConfig+0x2e6>
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a35      	ldr	r2, [pc, #212]	@ (8004464 <UART_SetConfig+0x2dc>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d12a      	bne.n	80043e8 <UART_SetConfig+0x260>
 8004392:	4b30      	ldr	r3, [pc, #192]	@ (8004454 <UART_SetConfig+0x2cc>)
 8004394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004398:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800439c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043a0:	d01a      	beq.n	80043d8 <UART_SetConfig+0x250>
 80043a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043a6:	d81b      	bhi.n	80043e0 <UART_SetConfig+0x258>
 80043a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043ac:	d00c      	beq.n	80043c8 <UART_SetConfig+0x240>
 80043ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043b2:	d815      	bhi.n	80043e0 <UART_SetConfig+0x258>
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <UART_SetConfig+0x238>
 80043b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043bc:	d008      	beq.n	80043d0 <UART_SetConfig+0x248>
 80043be:	e00f      	b.n	80043e0 <UART_SetConfig+0x258>
 80043c0:	2300      	movs	r3, #0
 80043c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043c6:	e052      	b.n	800446e <UART_SetConfig+0x2e6>
 80043c8:	2302      	movs	r3, #2
 80043ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ce:	e04e      	b.n	800446e <UART_SetConfig+0x2e6>
 80043d0:	2304      	movs	r3, #4
 80043d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043d6:	e04a      	b.n	800446e <UART_SetConfig+0x2e6>
 80043d8:	2308      	movs	r3, #8
 80043da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043de:	e046      	b.n	800446e <UART_SetConfig+0x2e6>
 80043e0:	2310      	movs	r3, #16
 80043e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043e6:	e042      	b.n	800446e <UART_SetConfig+0x2e6>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a17      	ldr	r2, [pc, #92]	@ (800444c <UART_SetConfig+0x2c4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d13a      	bne.n	8004468 <UART_SetConfig+0x2e0>
 80043f2:	4b18      	ldr	r3, [pc, #96]	@ (8004454 <UART_SetConfig+0x2cc>)
 80043f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80043fc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004400:	d01a      	beq.n	8004438 <UART_SetConfig+0x2b0>
 8004402:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004406:	d81b      	bhi.n	8004440 <UART_SetConfig+0x2b8>
 8004408:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800440c:	d00c      	beq.n	8004428 <UART_SetConfig+0x2a0>
 800440e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004412:	d815      	bhi.n	8004440 <UART_SetConfig+0x2b8>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <UART_SetConfig+0x298>
 8004418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800441c:	d008      	beq.n	8004430 <UART_SetConfig+0x2a8>
 800441e:	e00f      	b.n	8004440 <UART_SetConfig+0x2b8>
 8004420:	2300      	movs	r3, #0
 8004422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004426:	e022      	b.n	800446e <UART_SetConfig+0x2e6>
 8004428:	2302      	movs	r3, #2
 800442a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800442e:	e01e      	b.n	800446e <UART_SetConfig+0x2e6>
 8004430:	2304      	movs	r3, #4
 8004432:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004436:	e01a      	b.n	800446e <UART_SetConfig+0x2e6>
 8004438:	2308      	movs	r3, #8
 800443a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800443e:	e016      	b.n	800446e <UART_SetConfig+0x2e6>
 8004440:	2310      	movs	r3, #16
 8004442:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004446:	e012      	b.n	800446e <UART_SetConfig+0x2e6>
 8004448:	efff69f3 	.word	0xefff69f3
 800444c:	40008000 	.word	0x40008000
 8004450:	40013800 	.word	0x40013800
 8004454:	40021000 	.word	0x40021000
 8004458:	40004400 	.word	0x40004400
 800445c:	40004800 	.word	0x40004800
 8004460:	40004c00 	.word	0x40004c00
 8004464:	40005000 	.word	0x40005000
 8004468:	2310      	movs	r3, #16
 800446a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a9f      	ldr	r2, [pc, #636]	@ (80046f0 <UART_SetConfig+0x568>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d17a      	bne.n	800456e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004478:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800447c:	2b08      	cmp	r3, #8
 800447e:	d824      	bhi.n	80044ca <UART_SetConfig+0x342>
 8004480:	a201      	add	r2, pc, #4	@ (adr r2, 8004488 <UART_SetConfig+0x300>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	080044ad 	.word	0x080044ad
 800448c:	080044cb 	.word	0x080044cb
 8004490:	080044b5 	.word	0x080044b5
 8004494:	080044cb 	.word	0x080044cb
 8004498:	080044bb 	.word	0x080044bb
 800449c:	080044cb 	.word	0x080044cb
 80044a0:	080044cb 	.word	0x080044cb
 80044a4:	080044cb 	.word	0x080044cb
 80044a8:	080044c3 	.word	0x080044c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044ac:	f7fd ff3e 	bl	800232c <HAL_RCC_GetPCLK1Freq>
 80044b0:	61f8      	str	r0, [r7, #28]
        break;
 80044b2:	e010      	b.n	80044d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044b4:	4b8f      	ldr	r3, [pc, #572]	@ (80046f4 <UART_SetConfig+0x56c>)
 80044b6:	61fb      	str	r3, [r7, #28]
        break;
 80044b8:	e00d      	b.n	80044d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ba:	f7fd fe9f 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 80044be:	61f8      	str	r0, [r7, #28]
        break;
 80044c0:	e009      	b.n	80044d6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044c6:	61fb      	str	r3, [r7, #28]
        break;
 80044c8:	e005      	b.n	80044d6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80044d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 80fb 	beq.w	80046d4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	685a      	ldr	r2, [r3, #4]
 80044e2:	4613      	mov	r3, r2
 80044e4:	005b      	lsls	r3, r3, #1
 80044e6:	4413      	add	r3, r2
 80044e8:	69fa      	ldr	r2, [r7, #28]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d305      	bcc.n	80044fa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80044f4:	69fa      	ldr	r2, [r7, #28]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d903      	bls.n	8004502 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004500:	e0e8      	b.n	80046d4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	2200      	movs	r2, #0
 8004506:	461c      	mov	r4, r3
 8004508:	4615      	mov	r5, r2
 800450a:	f04f 0200 	mov.w	r2, #0
 800450e:	f04f 0300 	mov.w	r3, #0
 8004512:	022b      	lsls	r3, r5, #8
 8004514:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004518:	0222      	lsls	r2, r4, #8
 800451a:	68f9      	ldr	r1, [r7, #12]
 800451c:	6849      	ldr	r1, [r1, #4]
 800451e:	0849      	lsrs	r1, r1, #1
 8004520:	2000      	movs	r0, #0
 8004522:	4688      	mov	r8, r1
 8004524:	4681      	mov	r9, r0
 8004526:	eb12 0a08 	adds.w	sl, r2, r8
 800452a:	eb43 0b09 	adc.w	fp, r3, r9
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	603b      	str	r3, [r7, #0]
 8004536:	607a      	str	r2, [r7, #4]
 8004538:	e9d7 2300 	ldrd	r2, r3, [r7]
 800453c:	4650      	mov	r0, sl
 800453e:	4659      	mov	r1, fp
 8004540:	f7fb fe96 	bl	8000270 <__aeabi_uldivmod>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	4613      	mov	r3, r2
 800454a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004552:	d308      	bcc.n	8004566 <UART_SetConfig+0x3de>
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800455a:	d204      	bcs.n	8004566 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	60da      	str	r2, [r3, #12]
 8004564:	e0b6      	b.n	80046d4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800456c:	e0b2      	b.n	80046d4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004576:	d15e      	bne.n	8004636 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004578:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800457c:	2b08      	cmp	r3, #8
 800457e:	d828      	bhi.n	80045d2 <UART_SetConfig+0x44a>
 8004580:	a201      	add	r2, pc, #4	@ (adr r2, 8004588 <UART_SetConfig+0x400>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	080045ad 	.word	0x080045ad
 800458c:	080045b5 	.word	0x080045b5
 8004590:	080045bd 	.word	0x080045bd
 8004594:	080045d3 	.word	0x080045d3
 8004598:	080045c3 	.word	0x080045c3
 800459c:	080045d3 	.word	0x080045d3
 80045a0:	080045d3 	.word	0x080045d3
 80045a4:	080045d3 	.word	0x080045d3
 80045a8:	080045cb 	.word	0x080045cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045ac:	f7fd febe 	bl	800232c <HAL_RCC_GetPCLK1Freq>
 80045b0:	61f8      	str	r0, [r7, #28]
        break;
 80045b2:	e014      	b.n	80045de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045b4:	f7fd fed0 	bl	8002358 <HAL_RCC_GetPCLK2Freq>
 80045b8:	61f8      	str	r0, [r7, #28]
        break;
 80045ba:	e010      	b.n	80045de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045bc:	4b4d      	ldr	r3, [pc, #308]	@ (80046f4 <UART_SetConfig+0x56c>)
 80045be:	61fb      	str	r3, [r7, #28]
        break;
 80045c0:	e00d      	b.n	80045de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045c2:	f7fd fe1b 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 80045c6:	61f8      	str	r0, [r7, #28]
        break;
 80045c8:	e009      	b.n	80045de <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ce:	61fb      	str	r3, [r7, #28]
        break;
 80045d0:	e005      	b.n	80045de <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80045dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d077      	beq.n	80046d4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	005a      	lsls	r2, r3, #1
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	085b      	lsrs	r3, r3, #1
 80045ee:	441a      	add	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045fa:	69bb      	ldr	r3, [r7, #24]
 80045fc:	2b0f      	cmp	r3, #15
 80045fe:	d916      	bls.n	800462e <UART_SetConfig+0x4a6>
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004606:	d212      	bcs.n	800462e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	b29b      	uxth	r3, r3
 800460c:	f023 030f 	bic.w	r3, r3, #15
 8004610:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	085b      	lsrs	r3, r3, #1
 8004616:	b29b      	uxth	r3, r3
 8004618:	f003 0307 	and.w	r3, r3, #7
 800461c:	b29a      	uxth	r2, r3
 800461e:	8afb      	ldrh	r3, [r7, #22]
 8004620:	4313      	orrs	r3, r2
 8004622:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	8afa      	ldrh	r2, [r7, #22]
 800462a:	60da      	str	r2, [r3, #12]
 800462c:	e052      	b.n	80046d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004634:	e04e      	b.n	80046d4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004636:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800463a:	2b08      	cmp	r3, #8
 800463c:	d827      	bhi.n	800468e <UART_SetConfig+0x506>
 800463e:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <UART_SetConfig+0x4bc>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	08004669 	.word	0x08004669
 8004648:	08004671 	.word	0x08004671
 800464c:	08004679 	.word	0x08004679
 8004650:	0800468f 	.word	0x0800468f
 8004654:	0800467f 	.word	0x0800467f
 8004658:	0800468f 	.word	0x0800468f
 800465c:	0800468f 	.word	0x0800468f
 8004660:	0800468f 	.word	0x0800468f
 8004664:	08004687 	.word	0x08004687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004668:	f7fd fe60 	bl	800232c <HAL_RCC_GetPCLK1Freq>
 800466c:	61f8      	str	r0, [r7, #28]
        break;
 800466e:	e014      	b.n	800469a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004670:	f7fd fe72 	bl	8002358 <HAL_RCC_GetPCLK2Freq>
 8004674:	61f8      	str	r0, [r7, #28]
        break;
 8004676:	e010      	b.n	800469a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004678:	4b1e      	ldr	r3, [pc, #120]	@ (80046f4 <UART_SetConfig+0x56c>)
 800467a:	61fb      	str	r3, [r7, #28]
        break;
 800467c:	e00d      	b.n	800469a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800467e:	f7fd fdbd 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 8004682:	61f8      	str	r0, [r7, #28]
        break;
 8004684:	e009      	b.n	800469a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800468a:	61fb      	str	r3, [r7, #28]
        break;
 800468c:	e005      	b.n	800469a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800468e:	2300      	movs	r3, #0
 8004690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004698:	bf00      	nop
    }

    if (pclk != 0U)
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d019      	beq.n	80046d4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	085a      	lsrs	r2, r3, #1
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	441a      	add	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	2b0f      	cmp	r3, #15
 80046b8:	d909      	bls.n	80046ce <UART_SetConfig+0x546>
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046c0:	d205      	bcs.n	80046ce <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	60da      	str	r2, [r3, #12]
 80046cc:	e002      	b.n	80046d4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80046e0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3728      	adds	r7, #40	@ 0x28
 80046e8:	46bd      	mov	sp, r7
 80046ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ee:	bf00      	nop
 80046f0:	40008000 	.word	0x40008000
 80046f4:	00f42400 	.word	0x00f42400

080046f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	f003 0308 	and.w	r3, r3, #8
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	f003 0301 	and.w	r3, r3, #1
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00a      	beq.n	8004744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00a      	beq.n	8004766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	f003 0304 	and.w	r3, r3, #4
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00a      	beq.n	8004788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	430a      	orrs	r2, r1
 8004786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478c:	f003 0310 	and.w	r3, r3, #16
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d01a      	beq.n	800480e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047f6:	d10a      	bne.n	800480e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	430a      	orrs	r2, r1
 800480c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	430a      	orrs	r2, r1
 800482e:	605a      	str	r2, [r3, #4]
  }
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b098      	sub	sp, #96	@ 0x60
 8004840:	af02      	add	r7, sp, #8
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800484c:	f7fc fc14 	bl	8001078 <HAL_GetTick>
 8004850:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0308 	and.w	r3, r3, #8
 800485c:	2b08      	cmp	r3, #8
 800485e:	d12e      	bne.n	80048be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004860:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004868:	2200      	movs	r2, #0
 800486a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f88c 	bl	800498c <UART_WaitOnFlagUntilTimeout>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d021      	beq.n	80048be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004882:	e853 3f00 	ldrex	r3, [r3]
 8004886:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800488a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800488e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	461a      	mov	r2, r3
 8004896:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004898:	647b      	str	r3, [r7, #68]	@ 0x44
 800489a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800489e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048a0:	e841 2300 	strex	r3, r2, [r1]
 80048a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e6      	bne.n	800487a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e062      	b.n	8004984 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0304 	and.w	r3, r3, #4
 80048c8:	2b04      	cmp	r3, #4
 80048ca:	d149      	bne.n	8004960 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048d4:	2200      	movs	r2, #0
 80048d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f856 	bl	800498c <UART_WaitOnFlagUntilTimeout>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d03c      	beq.n	8004960 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ee:	e853 3f00 	ldrex	r3, [r3]
 80048f2:	623b      	str	r3, [r7, #32]
   return(result);
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	461a      	mov	r2, r3
 8004902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004904:	633b      	str	r3, [r7, #48]	@ 0x30
 8004906:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004908:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800490a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800490c:	e841 2300 	strex	r3, r2, [r1]
 8004910:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1e6      	bne.n	80048e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3308      	adds	r3, #8
 800491e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	e853 3f00 	ldrex	r3, [r3]
 8004926:	60fb      	str	r3, [r7, #12]
   return(result);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f023 0301 	bic.w	r3, r3, #1
 800492e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3308      	adds	r3, #8
 8004936:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004938:	61fa      	str	r2, [r7, #28]
 800493a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493c:	69b9      	ldr	r1, [r7, #24]
 800493e:	69fa      	ldr	r2, [r7, #28]
 8004940:	e841 2300 	strex	r3, r2, [r1]
 8004944:	617b      	str	r3, [r7, #20]
   return(result);
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1e5      	bne.n	8004918 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e011      	b.n	8004984 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2220      	movs	r2, #32
 8004964:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3758      	adds	r7, #88	@ 0x58
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b084      	sub	sp, #16
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	603b      	str	r3, [r7, #0]
 8004998:	4613      	mov	r3, r2
 800499a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800499c:	e04f      	b.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049a4:	d04b      	beq.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a6:	f7fc fb67 	bl	8001078 <HAL_GetTick>
 80049aa:	4602      	mov	r2, r0
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	1ad3      	subs	r3, r2, r3
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	429a      	cmp	r2, r3
 80049b4:	d302      	bcc.n	80049bc <UART_WaitOnFlagUntilTimeout+0x30>
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e04e      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0304 	and.w	r3, r3, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d037      	beq.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2b80      	cmp	r3, #128	@ 0x80
 80049d2:	d034      	beq.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	2b40      	cmp	r3, #64	@ 0x40
 80049d8:	d031      	beq.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	69db      	ldr	r3, [r3, #28]
 80049e0:	f003 0308 	and.w	r3, r3, #8
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d110      	bne.n	8004a0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2208      	movs	r2, #8
 80049ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f000 f8ff 	bl	8004bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2208      	movs	r2, #8
 80049fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e029      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a18:	d111      	bne.n	8004a3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f8e5 	bl	8004bf4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e00f      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	69da      	ldr	r2, [r3, #28]
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4013      	ands	r3, r2
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	bf0c      	ite	eq
 8004a4e:	2301      	moveq	r3, #1
 8004a50:	2300      	movne	r3, #0
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	79fb      	ldrb	r3, [r7, #7]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d0a0      	beq.n	800499e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
	...

08004a68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b097      	sub	sp, #92	@ 0x5c
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	4613      	mov	r3, r2
 8004a74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	68ba      	ldr	r2, [r7, #8]
 8004a7a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	88fa      	ldrh	r2, [r7, #6]
 8004a80:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	88fa      	ldrh	r2, [r7, #6]
 8004a88:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a9a:	d10e      	bne.n	8004aba <UART_Start_Receive_IT+0x52>
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <UART_Start_Receive_IT+0x48>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004aaa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004aae:	e02d      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	22ff      	movs	r2, #255	@ 0xff
 8004ab4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004ab8:	e028      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10d      	bne.n	8004ade <UART_Start_Receive_IT+0x76>
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d104      	bne.n	8004ad4 <UART_Start_Receive_IT+0x6c>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	22ff      	movs	r2, #255	@ 0xff
 8004ace:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004ad2:	e01b      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	227f      	movs	r2, #127	@ 0x7f
 8004ad8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004adc:	e016      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ae6:	d10d      	bne.n	8004b04 <UART_Start_Receive_IT+0x9c>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d104      	bne.n	8004afa <UART_Start_Receive_IT+0x92>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	227f      	movs	r2, #127	@ 0x7f
 8004af4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004af8:	e008      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	223f      	movs	r2, #63	@ 0x3f
 8004afe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b02:	e003      	b.n	8004b0c <UART_Start_Receive_IT+0xa4>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2222      	movs	r2, #34	@ 0x22
 8004b18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3308      	adds	r3, #8
 8004b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	3308      	adds	r3, #8
 8004b3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b3c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004b3e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b40:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b44:	e841 2300 	strex	r3, r2, [r1]
 8004b48:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e5      	bne.n	8004b1c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b58:	d107      	bne.n	8004b6a <UART_Start_Receive_IT+0x102>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d103      	bne.n	8004b6a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	4a21      	ldr	r2, [pc, #132]	@ (8004bec <UART_Start_Receive_IT+0x184>)
 8004b66:	669a      	str	r2, [r3, #104]	@ 0x68
 8004b68:	e002      	b.n	8004b70 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a20      	ldr	r2, [pc, #128]	@ (8004bf0 <UART_Start_Receive_IT+0x188>)
 8004b6e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d019      	beq.n	8004bac <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	e853 3f00 	ldrex	r3, [r3]
 8004b84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	461a      	mov	r2, r3
 8004b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b98:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b9e:	e841 2300 	strex	r3, r2, [r1]
 8004ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d1e6      	bne.n	8004b78 <UART_Start_Receive_IT+0x110>
 8004baa:	e018      	b.n	8004bde <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	e853 3f00 	ldrex	r3, [r3]
 8004bb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f043 0320 	orr.w	r3, r3, #32
 8004bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bca:	623b      	str	r3, [r7, #32]
 8004bcc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	69f9      	ldr	r1, [r7, #28]
 8004bd0:	6a3a      	ldr	r2, [r7, #32]
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e6      	bne.n	8004bac <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	375c      	adds	r7, #92	@ 0x5c
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	08004ef9 	.word	0x08004ef9
 8004bf0:	08004d3d 	.word	0x08004d3d

08004bf4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b095      	sub	sp, #84	@ 0x54
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c04:	e853 3f00 	ldrex	r3, [r3]
 8004c08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c22:	e841 2300 	strex	r3, r2, [r1]
 8004c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1e6      	bne.n	8004bfc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3308      	adds	r3, #8
 8004c34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	f023 0301 	bic.w	r3, r3, #1
 8004c44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	3308      	adds	r3, #8
 8004c4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e5      	bne.n	8004c2e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d118      	bne.n	8004c9c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	e853 3f00 	ldrex	r3, [r3]
 8004c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	f023 0310 	bic.w	r3, r3, #16
 8004c7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	461a      	mov	r2, r3
 8004c86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c88:	61bb      	str	r3, [r7, #24]
 8004c8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8c:	6979      	ldr	r1, [r7, #20]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	e841 2300 	strex	r3, r2, [r1]
 8004c94:	613b      	str	r3, [r7, #16]
   return(result);
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1e6      	bne.n	8004c6a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2220      	movs	r2, #32
 8004ca0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004cb0:	bf00      	nop
 8004cb2:	3754      	adds	r7, #84	@ 0x54
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b084      	sub	sp, #16
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7ff fa3e 	bl	800415c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b088      	sub	sp, #32
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	e853 3f00 	ldrex	r3, [r3]
 8004cfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d04:	61fb      	str	r3, [r7, #28]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	61bb      	str	r3, [r7, #24]
 8004d10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d12:	6979      	ldr	r1, [r7, #20]
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	e841 2300 	strex	r3, r2, [r1]
 8004d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1e6      	bne.n	8004cf0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2220      	movs	r2, #32
 8004d26:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7ff fa0a 	bl	8004148 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d34:	bf00      	nop
 8004d36:	3720      	adds	r7, #32
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b09c      	sub	sp, #112	@ 0x70
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d54:	2b22      	cmp	r3, #34	@ 0x22
 8004d56:	f040 80be 	bne.w	8004ed6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004d60:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004d64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004d68:	b2d9      	uxtb	r1, r3
 8004d6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d74:	400a      	ands	r2, r1
 8004d76:	b2d2      	uxtb	r2, r2
 8004d78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7e:	1c5a      	adds	r2, r3, #1
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f040 80a3 	bne.w	8004eea <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004dc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dc4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004dc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004dd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e6      	bne.n	8004da4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	3308      	adds	r3, #8
 8004ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004de8:	f023 0301 	bic.w	r3, r3, #1
 8004dec:	667b      	str	r3, [r7, #100]	@ 0x64
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	3308      	adds	r3, #8
 8004df4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004df6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004df8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004dfe:	e841 2300 	strex	r3, r2, [r1]
 8004e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1e5      	bne.n	8004dd6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a34      	ldr	r2, [pc, #208]	@ (8004ef4 <UART_RxISR_8BIT+0x1b8>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d01f      	beq.n	8004e68 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3e:	e853 3f00 	ldrex	r3, [r3]
 8004e42:	623b      	str	r3, [r7, #32]
   return(result);
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e54:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e56:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e5c:	e841 2300 	strex	r3, r2, [r1]
 8004e60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d1e6      	bne.n	8004e36 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d12e      	bne.n	8004ece <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	e853 3f00 	ldrex	r3, [r3]
 8004e82:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0310 	bic.w	r3, r3, #16
 8004e8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	461a      	mov	r2, r3
 8004e92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e94:	61fb      	str	r3, [r7, #28]
 8004e96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e98:	69b9      	ldr	r1, [r7, #24]
 8004e9a:	69fa      	ldr	r2, [r7, #28]
 8004e9c:	e841 2300 	strex	r3, r2, [r1]
 8004ea0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d1e6      	bne.n	8004e76 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	f003 0310 	and.w	r3, r3, #16
 8004eb2:	2b10      	cmp	r3, #16
 8004eb4:	d103      	bne.n	8004ebe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2210      	movs	r2, #16
 8004ebc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7ff f952 	bl	8004170 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ecc:	e00d      	b.n	8004eea <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fb fe2a 	bl	8000b28 <HAL_UART_RxCpltCallback>
}
 8004ed4:	e009      	b.n	8004eea <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	8b1b      	ldrh	r3, [r3, #24]
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f042 0208 	orr.w	r2, r2, #8
 8004ee6:	b292      	uxth	r2, r2
 8004ee8:	831a      	strh	r2, [r3, #24]
}
 8004eea:	bf00      	nop
 8004eec:	3770      	adds	r7, #112	@ 0x70
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40008000 	.word	0x40008000

08004ef8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b09c      	sub	sp, #112	@ 0x70
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004f06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f10:	2b22      	cmp	r3, #34	@ 0x22
 8004f12:	f040 80be 	bne.w	8005092 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004f1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f24:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004f26:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004f2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004f2e:	4013      	ands	r3, r2
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f3a:	1c9a      	adds	r2, r3, #2
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f040 80a3 	bne.w	80050a6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004f6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f74:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004f86:	e841 2300 	strex	r3, r2, [r1]
 8004f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1e6      	bne.n	8004f60 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	3308      	adds	r3, #8
 8004f98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f9c:	e853 3f00 	ldrex	r3, [r3]
 8004fa0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	f023 0301 	bic.w	r3, r3, #1
 8004fa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	3308      	adds	r3, #8
 8004fb0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004fb2:	643a      	str	r2, [r7, #64]	@ 0x40
 8004fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004fb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004fba:	e841 2300 	strex	r3, r2, [r1]
 8004fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1e5      	bne.n	8004f92 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2220      	movs	r2, #32
 8004fca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a34      	ldr	r2, [pc, #208]	@ (80050b0 <UART_RxISR_16BIT+0x1b8>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d01f      	beq.n	8005024 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d018      	beq.n	8005024 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff8:	6a3b      	ldr	r3, [r7, #32]
 8004ffa:	e853 3f00 	ldrex	r3, [r3]
 8004ffe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005006:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	461a      	mov	r2, r3
 800500e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005010:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005012:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005018:	e841 2300 	strex	r3, r2, [r1]
 800501c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1e6      	bne.n	8004ff2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005028:	2b01      	cmp	r3, #1
 800502a:	d12e      	bne.n	800508a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	e853 3f00 	ldrex	r3, [r3]
 800503e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	f023 0310 	bic.w	r3, r3, #16
 8005046:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	461a      	mov	r2, r3
 800504e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005050:	61bb      	str	r3, [r7, #24]
 8005052:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005054:	6979      	ldr	r1, [r7, #20]
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	e841 2300 	strex	r3, r2, [r1]
 800505c:	613b      	str	r3, [r7, #16]
   return(result);
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d1e6      	bne.n	8005032 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b10      	cmp	r3, #16
 8005070:	d103      	bne.n	800507a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2210      	movs	r2, #16
 8005078:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005080:	4619      	mov	r1, r3
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff f874 	bl	8004170 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005088:	e00d      	b.n	80050a6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fb fd4c 	bl	8000b28 <HAL_UART_RxCpltCallback>
}
 8005090:	e009      	b.n	80050a6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	8b1b      	ldrh	r3, [r3, #24]
 8005098:	b29a      	uxth	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f042 0208 	orr.w	r2, r2, #8
 80050a2:	b292      	uxth	r2, r2
 80050a4:	831a      	strh	r2, [r3, #24]
}
 80050a6:	bf00      	nop
 80050a8:	3770      	adds	r7, #112	@ 0x70
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40008000 	.word	0x40008000

080050b4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	4603      	mov	r3, r0
 80050d0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80050d2:	2300      	movs	r3, #0
 80050d4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80050d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050da:	2b84      	cmp	r3, #132	@ 0x84
 80050dc:	d005      	beq.n	80050ea <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80050de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	4413      	add	r3, r2
 80050e6:	3303      	adds	r3, #3
 80050e8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80050ea:	68fb      	ldr	r3, [r7, #12]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3714      	adds	r7, #20
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80050fc:	f000 fe22 	bl	8005d44 <vTaskStartScheduler>
  
  return osOK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	bd80      	pop	{r7, pc}

08005106 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005106:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005108:	b089      	sub	sp, #36	@ 0x24
 800510a:	af04      	add	r7, sp, #16
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	695b      	ldr	r3, [r3, #20]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d020      	beq.n	800515a <osThreadCreate+0x54>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d01c      	beq.n	800515a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685c      	ldr	r4, [r3, #4]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	691e      	ldr	r6, [r3, #16]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005132:	4618      	mov	r0, r3
 8005134:	f7ff ffc8 	bl	80050c8 <makeFreeRtosPriority>
 8005138:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005142:	9202      	str	r2, [sp, #8]
 8005144:	9301      	str	r3, [sp, #4]
 8005146:	9100      	str	r1, [sp, #0]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	4632      	mov	r2, r6
 800514c:	4629      	mov	r1, r5
 800514e:	4620      	mov	r0, r4
 8005150:	f000 fc2a 	bl	80059a8 <xTaskCreateStatic>
 8005154:	4603      	mov	r3, r0
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e01c      	b.n	8005194 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685c      	ldr	r4, [r3, #4]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005166:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff ffaa 	bl	80050c8 <makeFreeRtosPriority>
 8005174:	4602      	mov	r2, r0
 8005176:	f107 030c 	add.w	r3, r7, #12
 800517a:	9301      	str	r3, [sp, #4]
 800517c:	9200      	str	r2, [sp, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	4632      	mov	r2, r6
 8005182:	4629      	mov	r1, r5
 8005184:	4620      	mov	r0, r4
 8005186:	f000 fc6f 	bl	8005a68 <xTaskCreate>
 800518a:	4603      	mov	r3, r0
 800518c:	2b01      	cmp	r3, #1
 800518e:	d001      	beq.n	8005194 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005190:	2300      	movs	r3, #0
 8005192:	e000      	b.n	8005196 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005194:	68fb      	ldr	r3, [r7, #12]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800519e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b084      	sub	sp, #16
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d001      	beq.n	80051b4 <osDelay+0x16>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	e000      	b.n	80051b6 <osDelay+0x18>
 80051b4:	2301      	movs	r3, #1
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 fd8e 	bl	8005cd8 <vTaskDelay>
  
  return osOK;
 80051bc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80051c6:	b480      	push	{r7}
 80051c8:	b083      	sub	sp, #12
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f103 0208 	add.w	r2, r3, #8
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80051de:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f103 0208 	add.w	r2, r3, #8
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f103 0208 	add.w	r2, r3, #8
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689a      	ldr	r2, [r3, #8]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1c5a      	adds	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
}
 800525c:	bf00      	nop
 800525e:	3714      	adds	r7, #20
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800527e:	d103      	bne.n	8005288 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	60fb      	str	r3, [r7, #12]
 8005286:	e00c      	b.n	80052a2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	3308      	adds	r3, #8
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	e002      	b.n	8005296 <vListInsert+0x2e>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	60fb      	str	r3, [r7, #12]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d2f6      	bcs.n	8005290 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	601a      	str	r2, [r3, #0]
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052da:	b480      	push	{r7}
 80052dc:	b085      	sub	sp, #20
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	691b      	ldr	r3, [r3, #16]
 80052e6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6892      	ldr	r2, [r2, #8]
 80052f0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	6852      	ldr	r2, [r2, #4]
 80052fa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	429a      	cmp	r2, r3
 8005304:	d103      	bne.n	800530e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689a      	ldr	r2, [r3, #8]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
	...

08005330 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10b      	bne.n	800535c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005348:	f383 8811 	msr	BASEPRI, r3
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005356:	bf00      	nop
 8005358:	bf00      	nop
 800535a:	e7fd      	b.n	8005358 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800535c:	f001 fb3c 	bl	80069d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005368:	68f9      	ldr	r1, [r7, #12]
 800536a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800536c:	fb01 f303 	mul.w	r3, r1, r3
 8005370:	441a      	add	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800538c:	3b01      	subs	r3, #1
 800538e:	68f9      	ldr	r1, [r7, #12]
 8005390:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005392:	fb01 f303 	mul.w	r3, r1, r3
 8005396:	441a      	add	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	22ff      	movs	r2, #255	@ 0xff
 80053a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	22ff      	movs	r2, #255	@ 0xff
 80053a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d114      	bne.n	80053dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	691b      	ldr	r3, [r3, #16]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d01a      	beq.n	80053f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	3310      	adds	r3, #16
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 ff0a 	bl	80061d8 <xTaskRemoveFromEventList>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d012      	beq.n	80053f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80053ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005400 <xQueueGenericReset+0xd0>)
 80053cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	e009      	b.n	80053f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3310      	adds	r3, #16
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fef0 	bl	80051c6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	3324      	adds	r3, #36	@ 0x24
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7ff feeb 	bl	80051c6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053f0:	f001 fb24 	bl	8006a3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053f4:	2301      	movs	r3, #1
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	e000ed04 	.word	0xe000ed04

08005404 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005404:	b580      	push	{r7, lr}
 8005406:	b08a      	sub	sp, #40	@ 0x28
 8005408:	af02      	add	r7, sp, #8
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	4613      	mov	r3, r2
 8005410:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	613b      	str	r3, [r7, #16]
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68ba      	ldr	r2, [r7, #8]
 8005434:	fb02 f303 	mul.w	r3, r2, r3
 8005438:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	3348      	adds	r3, #72	@ 0x48
 800543e:	4618      	mov	r0, r3
 8005440:	f001 fbec 	bl	8006c1c <pvPortMalloc>
 8005444:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d011      	beq.n	8005470 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	3348      	adds	r3, #72	@ 0x48
 8005454:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	2200      	movs	r2, #0
 800545a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800545e:	79fa      	ldrb	r2, [r7, #7]
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	4613      	mov	r3, r2
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	68b9      	ldr	r1, [r7, #8]
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 f805 	bl	800547a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005470:	69bb      	ldr	r3, [r7, #24]
	}
 8005472:	4618      	mov	r0, r3
 8005474:	3720      	adds	r7, #32
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b084      	sub	sp, #16
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
 8005482:	60b9      	str	r1, [r7, #8]
 8005484:	607a      	str	r2, [r7, #4]
 8005486:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d103      	bne.n	8005496 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	e002      	b.n	800549c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800549c:	69bb      	ldr	r3, [r7, #24]
 800549e:	68fa      	ldr	r2, [r7, #12]
 80054a0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	68ba      	ldr	r2, [r7, #8]
 80054a6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80054a8:	2101      	movs	r1, #1
 80054aa:	69b8      	ldr	r0, [r7, #24]
 80054ac:	f7ff ff40 	bl	8005330 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80054b0:	bf00      	nop
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b090      	sub	sp, #64	@ 0x40
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
 80054c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80054ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10b      	bne.n	80054e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80054d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054e2:	bf00      	nop
 80054e4:	bf00      	nop
 80054e6:	e7fd      	b.n	80054e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d103      	bne.n	80054f6 <xQueueGenericSendFromISR+0x3e>
 80054ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <xQueueGenericSendFromISR+0x42>
 80054f6:	2301      	movs	r3, #1
 80054f8:	e000      	b.n	80054fc <xQueueGenericSendFromISR+0x44>
 80054fa:	2300      	movs	r3, #0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10b      	bne.n	8005518 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2b02      	cmp	r3, #2
 800551c:	d103      	bne.n	8005526 <xQueueGenericSendFromISR+0x6e>
 800551e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005522:	2b01      	cmp	r3, #1
 8005524:	d101      	bne.n	800552a <xQueueGenericSendFromISR+0x72>
 8005526:	2301      	movs	r3, #1
 8005528:	e000      	b.n	800552c <xQueueGenericSendFromISR+0x74>
 800552a:	2300      	movs	r3, #0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10b      	bne.n	8005548 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005534:	f383 8811 	msr	BASEPRI, r3
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	f3bf 8f4f 	dsb	sy
 8005540:	623b      	str	r3, [r7, #32]
}
 8005542:	bf00      	nop
 8005544:	bf00      	nop
 8005546:	e7fd      	b.n	8005544 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005548:	f001 fb26 	bl	8006b98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800554c:	f3ef 8211 	mrs	r2, BASEPRI
 8005550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	61fa      	str	r2, [r7, #28]
 8005562:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005564:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005566:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800556c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800556e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005570:	429a      	cmp	r2, r3
 8005572:	d302      	bcc.n	800557a <xQueueGenericSendFromISR+0xc2>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	2b02      	cmp	r3, #2
 8005578:	d12f      	bne.n	80055da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800557a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005580:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	68b9      	ldr	r1, [r7, #8]
 800558e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005590:	f000 f912 	bl	80057b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005594:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800559c:	d112      	bne.n	80055c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800559e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d016      	beq.n	80055d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a8:	3324      	adds	r3, #36	@ 0x24
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fe14 	bl	80061d8 <xTaskRemoveFromEventList>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00e      	beq.n	80055d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00b      	beq.n	80055d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e007      	b.n	80055d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80055c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80055c8:	3301      	adds	r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	b25a      	sxtb	r2, r3
 80055ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80055d4:	2301      	movs	r3, #1
 80055d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80055d8:	e001      	b.n	80055de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80055da:	2300      	movs	r3, #0
 80055dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80055e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80055ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3740      	adds	r7, #64	@ 0x40
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b08c      	sub	sp, #48	@ 0x30
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005600:	2300      	movs	r3, #0
 8005602:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10b      	bne.n	8005626 <xQueueReceive+0x32>
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	623b      	str	r3, [r7, #32]
}
 8005620:	bf00      	nop
 8005622:	bf00      	nop
 8005624:	e7fd      	b.n	8005622 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d103      	bne.n	8005634 <xQueueReceive+0x40>
 800562c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <xQueueReceive+0x44>
 8005634:	2301      	movs	r3, #1
 8005636:	e000      	b.n	800563a <xQueueReceive+0x46>
 8005638:	2300      	movs	r3, #0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10b      	bne.n	8005656 <xQueueReceive+0x62>
	__asm volatile
 800563e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005642:	f383 8811 	msr	BASEPRI, r3
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	f3bf 8f4f 	dsb	sy
 800564e:	61fb      	str	r3, [r7, #28]
}
 8005650:	bf00      	nop
 8005652:	bf00      	nop
 8005654:	e7fd      	b.n	8005652 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005656:	f000 ff7f 	bl	8006558 <xTaskGetSchedulerState>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d102      	bne.n	8005666 <xQueueReceive+0x72>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <xQueueReceive+0x76>
 8005666:	2301      	movs	r3, #1
 8005668:	e000      	b.n	800566c <xQueueReceive+0x78>
 800566a:	2300      	movs	r3, #0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10b      	bne.n	8005688 <xQueueReceive+0x94>
	__asm volatile
 8005670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005674:	f383 8811 	msr	BASEPRI, r3
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	61bb      	str	r3, [r7, #24]
}
 8005682:	bf00      	nop
 8005684:	bf00      	nop
 8005686:	e7fd      	b.n	8005684 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005688:	f001 f9a6 	bl	80069d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005694:	2b00      	cmp	r3, #0
 8005696:	d01f      	beq.n	80056d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005698:	68b9      	ldr	r1, [r7, #8]
 800569a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800569c:	f000 f8f6 	bl	800588c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a2:	1e5a      	subs	r2, r3, #1
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00f      	beq.n	80056d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b2:	3310      	adds	r3, #16
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 fd8f 	bl	80061d8 <xTaskRemoveFromEventList>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d007      	beq.n	80056d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80056c0:	4b3c      	ldr	r3, [pc, #240]	@ (80057b4 <xQueueReceive+0x1c0>)
 80056c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80056d0:	f001 f9b4 	bl	8006a3c <vPortExitCritical>
				return pdPASS;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e069      	b.n	80057ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d103      	bne.n	80056e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056de:	f001 f9ad 	bl	8006a3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80056e2:	2300      	movs	r3, #0
 80056e4:	e062      	b.n	80057ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d106      	bne.n	80056fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056ec:	f107 0310 	add.w	r3, r7, #16
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fdd5 	bl	80062a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056f6:	2301      	movs	r3, #1
 80056f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056fa:	f001 f99f 	bl	8006a3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056fe:	f000 fb83 	bl	8005e08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005702:	f001 f969 	bl	80069d8 <vPortEnterCritical>
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800570c:	b25b      	sxtb	r3, r3
 800570e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005712:	d103      	bne.n	800571c <xQueueReceive+0x128>
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	2200      	movs	r2, #0
 8005718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005722:	b25b      	sxtb	r3, r3
 8005724:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005728:	d103      	bne.n	8005732 <xQueueReceive+0x13e>
 800572a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572c:	2200      	movs	r2, #0
 800572e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005732:	f001 f983 	bl	8006a3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005736:	1d3a      	adds	r2, r7, #4
 8005738:	f107 0310 	add.w	r3, r7, #16
 800573c:	4611      	mov	r1, r2
 800573e:	4618      	mov	r0, r3
 8005740:	f000 fdc4 	bl	80062cc <xTaskCheckForTimeOut>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d123      	bne.n	8005792 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800574a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574c:	f000 f916 	bl	800597c <prvIsQueueEmpty>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d017      	beq.n	8005786 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005758:	3324      	adds	r3, #36	@ 0x24
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4611      	mov	r1, r2
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fd14 	bl	800618c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005764:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005766:	f000 f8b7 	bl	80058d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800576a:	f000 fb5b 	bl	8005e24 <xTaskResumeAll>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d189      	bne.n	8005688 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005774:	4b0f      	ldr	r3, [pc, #60]	@ (80057b4 <xQueueReceive+0x1c0>)
 8005776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	f3bf 8f6f 	isb	sy
 8005784:	e780      	b.n	8005688 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005786:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005788:	f000 f8a6 	bl	80058d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800578c:	f000 fb4a 	bl	8005e24 <xTaskResumeAll>
 8005790:	e77a      	b.n	8005688 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005792:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005794:	f000 f8a0 	bl	80058d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005798:	f000 fb44 	bl	8005e24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800579c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800579e:	f000 f8ed 	bl	800597c <prvIsQueueEmpty>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f43f af6f 	beq.w	8005688 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3730      	adds	r7, #48	@ 0x30
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	e000ed04 	.word	0xe000ed04

080057b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80057c4:	2300      	movs	r3, #0
 80057c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10d      	bne.n	80057f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d14d      	bne.n	800587a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 fed6 	bl	8006594 <xTaskPriorityDisinherit>
 80057e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	609a      	str	r2, [r3, #8]
 80057f0:	e043      	b.n	800587a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d119      	bne.n	800582c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6858      	ldr	r0, [r3, #4]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005800:	461a      	mov	r2, r3
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	f001 fe36 	bl	8007474 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005810:	441a      	add	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	429a      	cmp	r2, r3
 8005820:	d32b      	bcc.n	800587a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	605a      	str	r2, [r3, #4]
 800582a:	e026      	b.n	800587a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	68d8      	ldr	r0, [r3, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005834:	461a      	mov	r2, r3
 8005836:	68b9      	ldr	r1, [r7, #8]
 8005838:	f001 fe1c 	bl	8007474 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005844:	425b      	negs	r3, r3
 8005846:	441a      	add	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	68da      	ldr	r2, [r3, #12]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d207      	bcs.n	8005868 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	689a      	ldr	r2, [r3, #8]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005860:	425b      	negs	r3, r3
 8005862:	441a      	add	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b02      	cmp	r3, #2
 800586c:	d105      	bne.n	800587a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d002      	beq.n	800587a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	3b01      	subs	r3, #1
 8005878:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005882:	697b      	ldr	r3, [r7, #20]
}
 8005884:	4618      	mov	r0, r3
 8005886:	3718      	adds	r7, #24
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d018      	beq.n	80058d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68da      	ldr	r2, [r3, #12]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a6:	441a      	add	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d303      	bcc.n	80058c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68d9      	ldr	r1, [r3, #12]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c8:	461a      	mov	r2, r3
 80058ca:	6838      	ldr	r0, [r7, #0]
 80058cc:	f001 fdd2 	bl	8007474 <memcpy>
	}
}
 80058d0:	bf00      	nop
 80058d2:	3708      	adds	r7, #8
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80058e0:	f001 f87a 	bl	80069d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80058ec:	e011      	b.n	8005912 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d012      	beq.n	800591c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	3324      	adds	r3, #36	@ 0x24
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fc6c 	bl	80061d8 <xTaskRemoveFromEventList>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005906:	f000 fd45 	bl	8006394 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800590a:	7bfb      	ldrb	r3, [r7, #15]
 800590c:	3b01      	subs	r3, #1
 800590e:	b2db      	uxtb	r3, r3
 8005910:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005912:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005916:	2b00      	cmp	r3, #0
 8005918:	dce9      	bgt.n	80058ee <prvUnlockQueue+0x16>
 800591a:	e000      	b.n	800591e <prvUnlockQueue+0x46>
					break;
 800591c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	22ff      	movs	r2, #255	@ 0xff
 8005922:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005926:	f001 f889 	bl	8006a3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800592a:	f001 f855 	bl	80069d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005934:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005936:	e011      	b.n	800595c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d012      	beq.n	8005966 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	3310      	adds	r3, #16
 8005944:	4618      	mov	r0, r3
 8005946:	f000 fc47 	bl	80061d8 <xTaskRemoveFromEventList>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d001      	beq.n	8005954 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005950:	f000 fd20 	bl	8006394 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005954:	7bbb      	ldrb	r3, [r7, #14]
 8005956:	3b01      	subs	r3, #1
 8005958:	b2db      	uxtb	r3, r3
 800595a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800595c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005960:	2b00      	cmp	r3, #0
 8005962:	dce9      	bgt.n	8005938 <prvUnlockQueue+0x60>
 8005964:	e000      	b.n	8005968 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005966:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	22ff      	movs	r2, #255	@ 0xff
 800596c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005970:	f001 f864 	bl	8006a3c <vPortExitCritical>
}
 8005974:	bf00      	nop
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b084      	sub	sp, #16
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005984:	f001 f828 	bl	80069d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598c:	2b00      	cmp	r3, #0
 800598e:	d102      	bne.n	8005996 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005990:	2301      	movs	r3, #1
 8005992:	60fb      	str	r3, [r7, #12]
 8005994:	e001      	b.n	800599a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005996:	2300      	movs	r3, #0
 8005998:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800599a:	f001 f84f 	bl	8006a3c <vPortExitCritical>

	return xReturn;
 800599e:	68fb      	ldr	r3, [r7, #12]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3710      	adds	r7, #16
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b08e      	sub	sp, #56	@ 0x38
 80059ac:	af04      	add	r7, sp, #16
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	607a      	str	r2, [r7, #4]
 80059b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80059b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d10b      	bne.n	80059d4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80059bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c0:	f383 8811 	msr	BASEPRI, r3
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	f3bf 8f4f 	dsb	sy
 80059cc:	623b      	str	r3, [r7, #32]
}
 80059ce:	bf00      	nop
 80059d0:	bf00      	nop
 80059d2:	e7fd      	b.n	80059d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80059d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10b      	bne.n	80059f2 <xTaskCreateStatic+0x4a>
	__asm volatile
 80059da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059de:	f383 8811 	msr	BASEPRI, r3
 80059e2:	f3bf 8f6f 	isb	sy
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	61fb      	str	r3, [r7, #28]
}
 80059ec:	bf00      	nop
 80059ee:	bf00      	nop
 80059f0:	e7fd      	b.n	80059ee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059f2:	2354      	movs	r3, #84	@ 0x54
 80059f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	2b54      	cmp	r3, #84	@ 0x54
 80059fa:	d00b      	beq.n	8005a14 <xTaskCreateStatic+0x6c>
	__asm volatile
 80059fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	61bb      	str	r3, [r7, #24]
}
 8005a0e:	bf00      	nop
 8005a10:	bf00      	nop
 8005a12:	e7fd      	b.n	8005a10 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005a14:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d01e      	beq.n	8005a5a <xTaskCreateStatic+0xb2>
 8005a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d01b      	beq.n	8005a5a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a24:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a2a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005a34:	2300      	movs	r3, #0
 8005a36:	9303      	str	r3, [sp, #12]
 8005a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3a:	9302      	str	r3, [sp, #8]
 8005a3c:	f107 0314 	add.w	r3, r7, #20
 8005a40:	9301      	str	r3, [sp, #4]
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	9300      	str	r3, [sp, #0]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	68b9      	ldr	r1, [r7, #8]
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 f850 	bl	8005af2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a52:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005a54:	f000 f8d6 	bl	8005c04 <prvAddNewTaskToReadyList>
 8005a58:	e001      	b.n	8005a5e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a5e:	697b      	ldr	r3, [r7, #20]
	}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3728      	adds	r7, #40	@ 0x28
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08c      	sub	sp, #48	@ 0x30
 8005a6c:	af04      	add	r7, sp, #16
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	603b      	str	r3, [r7, #0]
 8005a74:	4613      	mov	r3, r2
 8005a76:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005a78:	88fb      	ldrh	r3, [r7, #6]
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f001 f8cd 	bl	8006c1c <pvPortMalloc>
 8005a82:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00e      	beq.n	8005aa8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005a8a:	2054      	movs	r0, #84	@ 0x54
 8005a8c:	f001 f8c6 	bl	8006c1c <pvPortMalloc>
 8005a90:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a9e:	e005      	b.n	8005aac <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005aa0:	6978      	ldr	r0, [r7, #20]
 8005aa2:	f001 f989 	bl	8006db8 <vPortFree>
 8005aa6:	e001      	b.n	8005aac <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d017      	beq.n	8005ae2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	2300      	movs	r3, #0
 8005abe:	9303      	str	r3, [sp, #12]
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	9302      	str	r3, [sp, #8]
 8005ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac6:	9301      	str	r3, [sp, #4]
 8005ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 f80e 	bl	8005af2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ad6:	69f8      	ldr	r0, [r7, #28]
 8005ad8:	f000 f894 	bl	8005c04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005adc:	2301      	movs	r3, #1
 8005ade:	61bb      	str	r3, [r7, #24]
 8005ae0:	e002      	b.n	8005ae8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ae2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ae6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ae8:	69bb      	ldr	r3, [r7, #24]
	}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3720      	adds	r7, #32
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005af2:	b580      	push	{r7, lr}
 8005af4:	b088      	sub	sp, #32
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	60f8      	str	r0, [r7, #12]
 8005afa:	60b9      	str	r1, [r7, #8]
 8005afc:	607a      	str	r2, [r7, #4]
 8005afe:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	f023 0307 	bic.w	r3, r3, #7
 8005b18:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	f003 0307 	and.w	r3, r3, #7
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d00b      	beq.n	8005b3c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b28:	f383 8811 	msr	BASEPRI, r3
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	617b      	str	r3, [r7, #20]
}
 8005b36:	bf00      	nop
 8005b38:	bf00      	nop
 8005b3a:	e7fd      	b.n	8005b38 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d01f      	beq.n	8005b82 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b42:	2300      	movs	r3, #0
 8005b44:	61fb      	str	r3, [r7, #28]
 8005b46:	e012      	b.n	8005b6e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b48:	68ba      	ldr	r2, [r7, #8]
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	7819      	ldrb	r1, [r3, #0]
 8005b50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4413      	add	r3, r2
 8005b56:	3334      	adds	r3, #52	@ 0x34
 8005b58:	460a      	mov	r2, r1
 8005b5a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	781b      	ldrb	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d006      	beq.n	8005b76 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	61fb      	str	r3, [r7, #28]
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	2b0f      	cmp	r3, #15
 8005b72:	d9e9      	bls.n	8005b48 <prvInitialiseNewTask+0x56>
 8005b74:	e000      	b.n	8005b78 <prvInitialiseNewTask+0x86>
			{
				break;
 8005b76:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b80:	e003      	b.n	8005b8a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8c:	2b06      	cmp	r3, #6
 8005b8e:	d901      	bls.n	8005b94 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b90:	2306      	movs	r3, #6
 8005b92:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b98:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b9e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba8:	3304      	adds	r3, #4
 8005baa:	4618      	mov	r0, r3
 8005bac:	f7ff fb2b 	bl	8005206 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb2:	3318      	adds	r3, #24
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7ff fb26 	bl	8005206 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc2:	f1c3 0207 	rsb	r2, r3, #7
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	68f9      	ldr	r1, [r7, #12]
 8005be2:	69b8      	ldr	r0, [r7, #24]
 8005be4:	f000 fdc4 	bl	8006770 <pxPortInitialiseStack>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bfa:	bf00      	nop
 8005bfc:	3720      	adds	r7, #32
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
	...

08005c04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005c0c:	f000 fee4 	bl	80069d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005c10:	4b2a      	ldr	r3, [pc, #168]	@ (8005cbc <prvAddNewTaskToReadyList+0xb8>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3301      	adds	r3, #1
 8005c16:	4a29      	ldr	r2, [pc, #164]	@ (8005cbc <prvAddNewTaskToReadyList+0xb8>)
 8005c18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005c1a:	4b29      	ldr	r3, [pc, #164]	@ (8005cc0 <prvAddNewTaskToReadyList+0xbc>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d109      	bne.n	8005c36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005c22:	4a27      	ldr	r2, [pc, #156]	@ (8005cc0 <prvAddNewTaskToReadyList+0xbc>)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005c28:	4b24      	ldr	r3, [pc, #144]	@ (8005cbc <prvAddNewTaskToReadyList+0xb8>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d110      	bne.n	8005c52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005c30:	f000 fbd4 	bl	80063dc <prvInitialiseTaskLists>
 8005c34:	e00d      	b.n	8005c52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005c36:	4b23      	ldr	r3, [pc, #140]	@ (8005cc4 <prvAddNewTaskToReadyList+0xc0>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005c3e:	4b20      	ldr	r3, [pc, #128]	@ (8005cc0 <prvAddNewTaskToReadyList+0xbc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d802      	bhi.n	8005c52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc0 <prvAddNewTaskToReadyList+0xbc>)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c52:	4b1d      	ldr	r3, [pc, #116]	@ (8005cc8 <prvAddNewTaskToReadyList+0xc4>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3301      	adds	r3, #1
 8005c58:	4a1b      	ldr	r2, [pc, #108]	@ (8005cc8 <prvAddNewTaskToReadyList+0xc4>)
 8005c5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c60:	2201      	movs	r2, #1
 8005c62:	409a      	lsls	r2, r3
 8005c64:	4b19      	ldr	r3, [pc, #100]	@ (8005ccc <prvAddNewTaskToReadyList+0xc8>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	4a18      	ldr	r2, [pc, #96]	@ (8005ccc <prvAddNewTaskToReadyList+0xc8>)
 8005c6c:	6013      	str	r3, [r2, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c72:	4613      	mov	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4413      	add	r3, r2
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4a15      	ldr	r2, [pc, #84]	@ (8005cd0 <prvAddNewTaskToReadyList+0xcc>)
 8005c7c:	441a      	add	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	3304      	adds	r3, #4
 8005c82:	4619      	mov	r1, r3
 8005c84:	4610      	mov	r0, r2
 8005c86:	f7ff facb 	bl	8005220 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c8a:	f000 fed7 	bl	8006a3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005cc4 <prvAddNewTaskToReadyList+0xc0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00e      	beq.n	8005cb4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c96:	4b0a      	ldr	r3, [pc, #40]	@ (8005cc0 <prvAddNewTaskToReadyList+0xbc>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d207      	bcs.n	8005cb4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd4 <prvAddNewTaskToReadyList+0xd0>)
 8005ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005cb4:	bf00      	nop
 8005cb6:	3708      	adds	r7, #8
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	20000840 	.word	0x20000840
 8005cc0:	20000740 	.word	0x20000740
 8005cc4:	2000084c 	.word	0x2000084c
 8005cc8:	2000085c 	.word	0x2000085c
 8005ccc:	20000848 	.word	0x20000848
 8005cd0:	20000744 	.word	0x20000744
 8005cd4:	e000ed04 	.word	0xe000ed04

08005cd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d018      	beq.n	8005d1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cea:	4b14      	ldr	r3, [pc, #80]	@ (8005d3c <vTaskDelay+0x64>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00b      	beq.n	8005d0a <vTaskDelay+0x32>
	__asm volatile
 8005cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf6:	f383 8811 	msr	BASEPRI, r3
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	60bb      	str	r3, [r7, #8]
}
 8005d04:	bf00      	nop
 8005d06:	bf00      	nop
 8005d08:	e7fd      	b.n	8005d06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005d0a:	f000 f87d 	bl	8005e08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005d0e:	2100      	movs	r1, #0
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f000 fcc7 	bl	80066a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005d16:	f000 f885 	bl	8005e24 <xTaskResumeAll>
 8005d1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d107      	bne.n	8005d32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005d22:	4b07      	ldr	r3, [pc, #28]	@ (8005d40 <vTaskDelay+0x68>)
 8005d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d28:	601a      	str	r2, [r3, #0]
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005d32:	bf00      	nop
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000868 	.word	0x20000868
 8005d40:	e000ed04 	.word	0xe000ed04

08005d44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08a      	sub	sp, #40	@ 0x28
 8005d48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d52:	463a      	mov	r2, r7
 8005d54:	1d39      	adds	r1, r7, #4
 8005d56:	f107 0308 	add.w	r3, r7, #8
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fa fd1e 	bl	800079c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d60:	6839      	ldr	r1, [r7, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	9202      	str	r2, [sp, #8]
 8005d68:	9301      	str	r3, [sp, #4]
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	2300      	movs	r3, #0
 8005d70:	460a      	mov	r2, r1
 8005d72:	491f      	ldr	r1, [pc, #124]	@ (8005df0 <vTaskStartScheduler+0xac>)
 8005d74:	481f      	ldr	r0, [pc, #124]	@ (8005df4 <vTaskStartScheduler+0xb0>)
 8005d76:	f7ff fe17 	bl	80059a8 <xTaskCreateStatic>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	4a1e      	ldr	r2, [pc, #120]	@ (8005df8 <vTaskStartScheduler+0xb4>)
 8005d7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d80:	4b1d      	ldr	r3, [pc, #116]	@ (8005df8 <vTaskStartScheduler+0xb4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d002      	beq.n	8005d8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	e001      	b.n	8005d92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d116      	bne.n	8005dc6 <vTaskStartScheduler+0x82>
	__asm volatile
 8005d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9c:	f383 8811 	msr	BASEPRI, r3
 8005da0:	f3bf 8f6f 	isb	sy
 8005da4:	f3bf 8f4f 	dsb	sy
 8005da8:	613b      	str	r3, [r7, #16]
}
 8005daa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005dac:	4b13      	ldr	r3, [pc, #76]	@ (8005dfc <vTaskStartScheduler+0xb8>)
 8005dae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005db2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005db4:	4b12      	ldr	r3, [pc, #72]	@ (8005e00 <vTaskStartScheduler+0xbc>)
 8005db6:	2201      	movs	r2, #1
 8005db8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005dba:	4b12      	ldr	r3, [pc, #72]	@ (8005e04 <vTaskStartScheduler+0xc0>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005dc0:	f000 fd66 	bl	8006890 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005dc4:	e00f      	b.n	8005de6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005dcc:	d10b      	bne.n	8005de6 <vTaskStartScheduler+0xa2>
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	60fb      	str	r3, [r7, #12]
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	e7fd      	b.n	8005de2 <vTaskStartScheduler+0x9e>
}
 8005de6:	bf00      	nop
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	08007d8c 	.word	0x08007d8c
 8005df4:	080063ad 	.word	0x080063ad
 8005df8:	20000864 	.word	0x20000864
 8005dfc:	20000860 	.word	0x20000860
 8005e00:	2000084c 	.word	0x2000084c
 8005e04:	20000844 	.word	0x20000844

08005e08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005e08:	b480      	push	{r7}
 8005e0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005e0c:	4b04      	ldr	r3, [pc, #16]	@ (8005e20 <vTaskSuspendAll+0x18>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3301      	adds	r3, #1
 8005e12:	4a03      	ldr	r2, [pc, #12]	@ (8005e20 <vTaskSuspendAll+0x18>)
 8005e14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005e16:	bf00      	nop
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	20000868 	.word	0x20000868

08005e24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e32:	4b42      	ldr	r3, [pc, #264]	@ (8005f3c <xTaskResumeAll+0x118>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10b      	bne.n	8005e52 <xTaskResumeAll+0x2e>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	603b      	str	r3, [r7, #0]
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	e7fd      	b.n	8005e4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e52:	f000 fdc1 	bl	80069d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e56:	4b39      	ldr	r3, [pc, #228]	@ (8005f3c <xTaskResumeAll+0x118>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	4a37      	ldr	r2, [pc, #220]	@ (8005f3c <xTaskResumeAll+0x118>)
 8005e5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e60:	4b36      	ldr	r3, [pc, #216]	@ (8005f3c <xTaskResumeAll+0x118>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d161      	bne.n	8005f2c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e68:	4b35      	ldr	r3, [pc, #212]	@ (8005f40 <xTaskResumeAll+0x11c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d05d      	beq.n	8005f2c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e70:	e02e      	b.n	8005ed0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e72:	4b34      	ldr	r3, [pc, #208]	@ (8005f44 <xTaskResumeAll+0x120>)
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	3318      	adds	r3, #24
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7ff fa2b 	bl	80052da <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff fa26 	bl	80052da <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e92:	2201      	movs	r2, #1
 8005e94:	409a      	lsls	r2, r3
 8005e96:	4b2c      	ldr	r3, [pc, #176]	@ (8005f48 <xTaskResumeAll+0x124>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	4a2a      	ldr	r2, [pc, #168]	@ (8005f48 <xTaskResumeAll+0x124>)
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	4a27      	ldr	r2, [pc, #156]	@ (8005f4c <xTaskResumeAll+0x128>)
 8005eae:	441a      	add	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	4619      	mov	r1, r3
 8005eb6:	4610      	mov	r0, r2
 8005eb8:	f7ff f9b2 	bl	8005220 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec0:	4b23      	ldr	r3, [pc, #140]	@ (8005f50 <xTaskResumeAll+0x12c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d302      	bcc.n	8005ed0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005eca:	4b22      	ldr	r3, [pc, #136]	@ (8005f54 <xTaskResumeAll+0x130>)
 8005ecc:	2201      	movs	r2, #1
 8005ece:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8005f44 <xTaskResumeAll+0x120>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1cc      	bne.n	8005e72 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d001      	beq.n	8005ee2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ede:	f000 fb1b 	bl	8006518 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8005f58 <xTaskResumeAll+0x134>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d010      	beq.n	8005f10 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005eee:	f000 f837 	bl	8005f60 <xTaskIncrementTick>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d002      	beq.n	8005efe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005ef8:	4b16      	ldr	r3, [pc, #88]	@ (8005f54 <xTaskResumeAll+0x130>)
 8005efa:	2201      	movs	r2, #1
 8005efc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	3b01      	subs	r3, #1
 8005f02:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f1      	bne.n	8005eee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005f0a:	4b13      	ldr	r3, [pc, #76]	@ (8005f58 <xTaskResumeAll+0x134>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005f10:	4b10      	ldr	r3, [pc, #64]	@ (8005f54 <xTaskResumeAll+0x130>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d009      	beq.n	8005f2c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f5c <xTaskResumeAll+0x138>)
 8005f1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f2c:	f000 fd86 	bl	8006a3c <vPortExitCritical>

	return xAlreadyYielded;
 8005f30:	68bb      	ldr	r3, [r7, #8]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	20000868 	.word	0x20000868
 8005f40:	20000840 	.word	0x20000840
 8005f44:	20000800 	.word	0x20000800
 8005f48:	20000848 	.word	0x20000848
 8005f4c:	20000744 	.word	0x20000744
 8005f50:	20000740 	.word	0x20000740
 8005f54:	20000854 	.word	0x20000854
 8005f58:	20000850 	.word	0x20000850
 8005f5c:	e000ed04 	.word	0xe000ed04

08005f60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f6a:	4b4f      	ldr	r3, [pc, #316]	@ (80060a8 <xTaskIncrementTick+0x148>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f040 808f 	bne.w	8006092 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f74:	4b4d      	ldr	r3, [pc, #308]	@ (80060ac <xTaskIncrementTick+0x14c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3301      	adds	r3, #1
 8005f7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80060ac <xTaskIncrementTick+0x14c>)
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d121      	bne.n	8005fcc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f88:	4b49      	ldr	r3, [pc, #292]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00b      	beq.n	8005faa <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	603b      	str	r3, [r7, #0]
}
 8005fa4:	bf00      	nop
 8005fa6:	bf00      	nop
 8005fa8:	e7fd      	b.n	8005fa6 <xTaskIncrementTick+0x46>
 8005faa:	4b41      	ldr	r3, [pc, #260]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	4b40      	ldr	r3, [pc, #256]	@ (80060b4 <xTaskIncrementTick+0x154>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a3e      	ldr	r2, [pc, #248]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80060b4 <xTaskIncrementTick+0x154>)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6013      	str	r3, [r2, #0]
 8005fbe:	4b3e      	ldr	r3, [pc, #248]	@ (80060b8 <xTaskIncrementTick+0x158>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	4a3c      	ldr	r2, [pc, #240]	@ (80060b8 <xTaskIncrementTick+0x158>)
 8005fc6:	6013      	str	r3, [r2, #0]
 8005fc8:	f000 faa6 	bl	8006518 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	693a      	ldr	r2, [r7, #16]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d348      	bcc.n	8006068 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fd6:	4b36      	ldr	r3, [pc, #216]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d104      	bne.n	8005fea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe0:	4b36      	ldr	r3, [pc, #216]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8005fe2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fe6:	601a      	str	r2, [r3, #0]
					break;
 8005fe8:	e03e      	b.n	8006068 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fea:	4b31      	ldr	r3, [pc, #196]	@ (80060b0 <xTaskIncrementTick+0x150>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d203      	bcs.n	800600a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006002:	4a2e      	ldr	r2, [pc, #184]	@ (80060bc <xTaskIncrementTick+0x15c>)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006008:	e02e      	b.n	8006068 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	3304      	adds	r3, #4
 800600e:	4618      	mov	r0, r3
 8006010:	f7ff f963 	bl	80052da <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	d004      	beq.n	8006026 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	3318      	adds	r3, #24
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff f95a 	bl	80052da <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602a:	2201      	movs	r2, #1
 800602c:	409a      	lsls	r2, r3
 800602e:	4b24      	ldr	r3, [pc, #144]	@ (80060c0 <xTaskIncrementTick+0x160>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4313      	orrs	r3, r2
 8006034:	4a22      	ldr	r2, [pc, #136]	@ (80060c0 <xTaskIncrementTick+0x160>)
 8006036:	6013      	str	r3, [r2, #0]
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800603c:	4613      	mov	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4413      	add	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4a1f      	ldr	r2, [pc, #124]	@ (80060c4 <xTaskIncrementTick+0x164>)
 8006046:	441a      	add	r2, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	3304      	adds	r3, #4
 800604c:	4619      	mov	r1, r3
 800604e:	4610      	mov	r0, r2
 8006050:	f7ff f8e6 	bl	8005220 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006058:	4b1b      	ldr	r3, [pc, #108]	@ (80060c8 <xTaskIncrementTick+0x168>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605e:	429a      	cmp	r2, r3
 8006060:	d3b9      	bcc.n	8005fd6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006062:	2301      	movs	r3, #1
 8006064:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006066:	e7b6      	b.n	8005fd6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006068:	4b17      	ldr	r3, [pc, #92]	@ (80060c8 <xTaskIncrementTick+0x168>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800606e:	4915      	ldr	r1, [pc, #84]	@ (80060c4 <xTaskIncrementTick+0x164>)
 8006070:	4613      	mov	r3, r2
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	440b      	add	r3, r1
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d901      	bls.n	8006084 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006080:	2301      	movs	r3, #1
 8006082:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006084:	4b11      	ldr	r3, [pc, #68]	@ (80060cc <xTaskIncrementTick+0x16c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d007      	beq.n	800609c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800608c:	2301      	movs	r3, #1
 800608e:	617b      	str	r3, [r7, #20]
 8006090:	e004      	b.n	800609c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006092:	4b0f      	ldr	r3, [pc, #60]	@ (80060d0 <xTaskIncrementTick+0x170>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3301      	adds	r3, #1
 8006098:	4a0d      	ldr	r2, [pc, #52]	@ (80060d0 <xTaskIncrementTick+0x170>)
 800609a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800609c:	697b      	ldr	r3, [r7, #20]
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3718      	adds	r7, #24
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20000868 	.word	0x20000868
 80060ac:	20000844 	.word	0x20000844
 80060b0:	200007f8 	.word	0x200007f8
 80060b4:	200007fc 	.word	0x200007fc
 80060b8:	20000858 	.word	0x20000858
 80060bc:	20000860 	.word	0x20000860
 80060c0:	20000848 	.word	0x20000848
 80060c4:	20000744 	.word	0x20000744
 80060c8:	20000740 	.word	0x20000740
 80060cc:	20000854 	.word	0x20000854
 80060d0:	20000850 	.word	0x20000850

080060d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060da:	4b27      	ldr	r3, [pc, #156]	@ (8006178 <vTaskSwitchContext+0xa4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060e2:	4b26      	ldr	r3, [pc, #152]	@ (800617c <vTaskSwitchContext+0xa8>)
 80060e4:	2201      	movs	r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060e8:	e040      	b.n	800616c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80060ea:	4b24      	ldr	r3, [pc, #144]	@ (800617c <vTaskSwitchContext+0xa8>)
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060f0:	4b23      	ldr	r3, [pc, #140]	@ (8006180 <vTaskSwitchContext+0xac>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	fab3 f383 	clz	r3, r3
 80060fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80060fe:	7afb      	ldrb	r3, [r7, #11]
 8006100:	f1c3 031f 	rsb	r3, r3, #31
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	491f      	ldr	r1, [pc, #124]	@ (8006184 <vTaskSwitchContext+0xb0>)
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	4613      	mov	r3, r2
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	4413      	add	r3, r2
 8006110:	009b      	lsls	r3, r3, #2
 8006112:	440b      	add	r3, r1
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10b      	bne.n	8006132 <vTaskSwitchContext+0x5e>
	__asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	607b      	str	r3, [r7, #4]
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	e7fd      	b.n	800612e <vTaskSwitchContext+0x5a>
 8006132:	697a      	ldr	r2, [r7, #20]
 8006134:	4613      	mov	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4a11      	ldr	r2, [pc, #68]	@ (8006184 <vTaskSwitchContext+0xb0>)
 800613e:	4413      	add	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	685a      	ldr	r2, [r3, #4]
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	605a      	str	r2, [r3, #4]
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	685a      	ldr	r2, [r3, #4]
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	3308      	adds	r3, #8
 8006154:	429a      	cmp	r2, r3
 8006156:	d104      	bne.n	8006162 <vTaskSwitchContext+0x8e>
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	685a      	ldr	r2, [r3, #4]
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	605a      	str	r2, [r3, #4]
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	4a07      	ldr	r2, [pc, #28]	@ (8006188 <vTaskSwitchContext+0xb4>)
 800616a:	6013      	str	r3, [r2, #0]
}
 800616c:	bf00      	nop
 800616e:	371c      	adds	r7, #28
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	20000868 	.word	0x20000868
 800617c:	20000854 	.word	0x20000854
 8006180:	20000848 	.word	0x20000848
 8006184:	20000744 	.word	0x20000744
 8006188:	20000740 	.word	0x20000740

0800618c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10b      	bne.n	80061b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800619c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a0:	f383 8811 	msr	BASEPRI, r3
 80061a4:	f3bf 8f6f 	isb	sy
 80061a8:	f3bf 8f4f 	dsb	sy
 80061ac:	60fb      	str	r3, [r7, #12]
}
 80061ae:	bf00      	nop
 80061b0:	bf00      	nop
 80061b2:	e7fd      	b.n	80061b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061b4:	4b07      	ldr	r3, [pc, #28]	@ (80061d4 <vTaskPlaceOnEventList+0x48>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3318      	adds	r3, #24
 80061ba:	4619      	mov	r1, r3
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f7ff f853 	bl	8005268 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061c2:	2101      	movs	r1, #1
 80061c4:	6838      	ldr	r0, [r7, #0]
 80061c6:	f000 fa6d 	bl	80066a4 <prvAddCurrentTaskToDelayedList>
}
 80061ca:	bf00      	nop
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20000740 	.word	0x20000740

080061d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10b      	bne.n	8006206 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	60fb      	str	r3, [r7, #12]
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	e7fd      	b.n	8006202 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	3318      	adds	r3, #24
 800620a:	4618      	mov	r0, r3
 800620c:	f7ff f865 	bl	80052da <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006210:	4b1d      	ldr	r3, [pc, #116]	@ (8006288 <xTaskRemoveFromEventList+0xb0>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d11c      	bne.n	8006252 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	3304      	adds	r3, #4
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff f85c 	bl	80052da <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006226:	2201      	movs	r2, #1
 8006228:	409a      	lsls	r2, r3
 800622a:	4b18      	ldr	r3, [pc, #96]	@ (800628c <xTaskRemoveFromEventList+0xb4>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4313      	orrs	r3, r2
 8006230:	4a16      	ldr	r2, [pc, #88]	@ (800628c <xTaskRemoveFromEventList+0xb4>)
 8006232:	6013      	str	r3, [r2, #0]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006238:	4613      	mov	r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4a13      	ldr	r2, [pc, #76]	@ (8006290 <xTaskRemoveFromEventList+0xb8>)
 8006242:	441a      	add	r2, r3
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	3304      	adds	r3, #4
 8006248:	4619      	mov	r1, r3
 800624a:	4610      	mov	r0, r2
 800624c:	f7fe ffe8 	bl	8005220 <vListInsertEnd>
 8006250:	e005      	b.n	800625e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	3318      	adds	r3, #24
 8006256:	4619      	mov	r1, r3
 8006258:	480e      	ldr	r0, [pc, #56]	@ (8006294 <xTaskRemoveFromEventList+0xbc>)
 800625a:	f7fe ffe1 	bl	8005220 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006262:	4b0d      	ldr	r3, [pc, #52]	@ (8006298 <xTaskRemoveFromEventList+0xc0>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006268:	429a      	cmp	r2, r3
 800626a:	d905      	bls.n	8006278 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800626c:	2301      	movs	r3, #1
 800626e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006270:	4b0a      	ldr	r3, [pc, #40]	@ (800629c <xTaskRemoveFromEventList+0xc4>)
 8006272:	2201      	movs	r2, #1
 8006274:	601a      	str	r2, [r3, #0]
 8006276:	e001      	b.n	800627c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006278:	2300      	movs	r3, #0
 800627a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800627c:	697b      	ldr	r3, [r7, #20]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000868 	.word	0x20000868
 800628c:	20000848 	.word	0x20000848
 8006290:	20000744 	.word	0x20000744
 8006294:	20000800 	.word	0x20000800
 8006298:	20000740 	.word	0x20000740
 800629c:	20000854 	.word	0x20000854

080062a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062a8:	4b06      	ldr	r3, [pc, #24]	@ (80062c4 <vTaskInternalSetTimeOutState+0x24>)
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062b0:	4b05      	ldr	r3, [pc, #20]	@ (80062c8 <vTaskInternalSetTimeOutState+0x28>)
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	605a      	str	r2, [r3, #4]
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr
 80062c4:	20000858 	.word	0x20000858
 80062c8:	20000844 	.word	0x20000844

080062cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b088      	sub	sp, #32
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10b      	bne.n	80062f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	613b      	str	r3, [r7, #16]
}
 80062ee:	bf00      	nop
 80062f0:	bf00      	nop
 80062f2:	e7fd      	b.n	80062f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	60fb      	str	r3, [r7, #12]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006312:	f000 fb61 	bl	80069d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006316:	4b1d      	ldr	r3, [pc, #116]	@ (800638c <xTaskCheckForTimeOut+0xc0>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	69ba      	ldr	r2, [r7, #24]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800632e:	d102      	bne.n	8006336 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006330:	2300      	movs	r3, #0
 8006332:	61fb      	str	r3, [r7, #28]
 8006334:	e023      	b.n	800637e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	4b15      	ldr	r3, [pc, #84]	@ (8006390 <xTaskCheckForTimeOut+0xc4>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	429a      	cmp	r2, r3
 8006340:	d007      	beq.n	8006352 <xTaskCheckForTimeOut+0x86>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	429a      	cmp	r2, r3
 800634a:	d302      	bcc.n	8006352 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800634c:	2301      	movs	r3, #1
 800634e:	61fb      	str	r3, [r7, #28]
 8006350:	e015      	b.n	800637e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	429a      	cmp	r2, r3
 800635a:	d20b      	bcs.n	8006374 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	1ad2      	subs	r2, r2, r3
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f7ff ff99 	bl	80062a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800636e:	2300      	movs	r3, #0
 8006370:	61fb      	str	r3, [r7, #28]
 8006372:	e004      	b.n	800637e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2200      	movs	r2, #0
 8006378:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800637a:	2301      	movs	r3, #1
 800637c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800637e:	f000 fb5d 	bl	8006a3c <vPortExitCritical>

	return xReturn;
 8006382:	69fb      	ldr	r3, [r7, #28]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3720      	adds	r7, #32
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	20000844 	.word	0x20000844
 8006390:	20000858 	.word	0x20000858

08006394 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006394:	b480      	push	{r7}
 8006396:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006398:	4b03      	ldr	r3, [pc, #12]	@ (80063a8 <vTaskMissedYield+0x14>)
 800639a:	2201      	movs	r2, #1
 800639c:	601a      	str	r2, [r3, #0]
}
 800639e:	bf00      	nop
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr
 80063a8:	20000854 	.word	0x20000854

080063ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063b4:	f000 f852 	bl	800645c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063b8:	4b06      	ldr	r3, [pc, #24]	@ (80063d4 <prvIdleTask+0x28>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d9f9      	bls.n	80063b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063c0:	4b05      	ldr	r3, [pc, #20]	@ (80063d8 <prvIdleTask+0x2c>)
 80063c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063d0:	e7f0      	b.n	80063b4 <prvIdleTask+0x8>
 80063d2:	bf00      	nop
 80063d4:	20000744 	.word	0x20000744
 80063d8:	e000ed04 	.word	0xe000ed04

080063dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063e2:	2300      	movs	r3, #0
 80063e4:	607b      	str	r3, [r7, #4]
 80063e6:	e00c      	b.n	8006402 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	4613      	mov	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4413      	add	r3, r2
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4a12      	ldr	r2, [pc, #72]	@ (800643c <prvInitialiseTaskLists+0x60>)
 80063f4:	4413      	add	r3, r2
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7fe fee5 	bl	80051c6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3301      	adds	r3, #1
 8006400:	607b      	str	r3, [r7, #4]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2b06      	cmp	r3, #6
 8006406:	d9ef      	bls.n	80063e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006408:	480d      	ldr	r0, [pc, #52]	@ (8006440 <prvInitialiseTaskLists+0x64>)
 800640a:	f7fe fedc 	bl	80051c6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800640e:	480d      	ldr	r0, [pc, #52]	@ (8006444 <prvInitialiseTaskLists+0x68>)
 8006410:	f7fe fed9 	bl	80051c6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006414:	480c      	ldr	r0, [pc, #48]	@ (8006448 <prvInitialiseTaskLists+0x6c>)
 8006416:	f7fe fed6 	bl	80051c6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800641a:	480c      	ldr	r0, [pc, #48]	@ (800644c <prvInitialiseTaskLists+0x70>)
 800641c:	f7fe fed3 	bl	80051c6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006420:	480b      	ldr	r0, [pc, #44]	@ (8006450 <prvInitialiseTaskLists+0x74>)
 8006422:	f7fe fed0 	bl	80051c6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006426:	4b0b      	ldr	r3, [pc, #44]	@ (8006454 <prvInitialiseTaskLists+0x78>)
 8006428:	4a05      	ldr	r2, [pc, #20]	@ (8006440 <prvInitialiseTaskLists+0x64>)
 800642a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800642c:	4b0a      	ldr	r3, [pc, #40]	@ (8006458 <prvInitialiseTaskLists+0x7c>)
 800642e:	4a05      	ldr	r2, [pc, #20]	@ (8006444 <prvInitialiseTaskLists+0x68>)
 8006430:	601a      	str	r2, [r3, #0]
}
 8006432:	bf00      	nop
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	20000744 	.word	0x20000744
 8006440:	200007d0 	.word	0x200007d0
 8006444:	200007e4 	.word	0x200007e4
 8006448:	20000800 	.word	0x20000800
 800644c:	20000814 	.word	0x20000814
 8006450:	2000082c 	.word	0x2000082c
 8006454:	200007f8 	.word	0x200007f8
 8006458:	200007fc 	.word	0x200007fc

0800645c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006462:	e019      	b.n	8006498 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006464:	f000 fab8 	bl	80069d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006468:	4b10      	ldr	r3, [pc, #64]	@ (80064ac <prvCheckTasksWaitingTermination+0x50>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	3304      	adds	r3, #4
 8006474:	4618      	mov	r0, r3
 8006476:	f7fe ff30 	bl	80052da <uxListRemove>
				--uxCurrentNumberOfTasks;
 800647a:	4b0d      	ldr	r3, [pc, #52]	@ (80064b0 <prvCheckTasksWaitingTermination+0x54>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	3b01      	subs	r3, #1
 8006480:	4a0b      	ldr	r2, [pc, #44]	@ (80064b0 <prvCheckTasksWaitingTermination+0x54>)
 8006482:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006484:	4b0b      	ldr	r3, [pc, #44]	@ (80064b4 <prvCheckTasksWaitingTermination+0x58>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	3b01      	subs	r3, #1
 800648a:	4a0a      	ldr	r2, [pc, #40]	@ (80064b4 <prvCheckTasksWaitingTermination+0x58>)
 800648c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800648e:	f000 fad5 	bl	8006a3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f810 	bl	80064b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006498:	4b06      	ldr	r3, [pc, #24]	@ (80064b4 <prvCheckTasksWaitingTermination+0x58>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e1      	bne.n	8006464 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064a0:	bf00      	nop
 80064a2:	bf00      	nop
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	20000814 	.word	0x20000814
 80064b0:	20000840 	.word	0x20000840
 80064b4:	20000828 	.word	0x20000828

080064b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d108      	bne.n	80064dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 fc72 	bl	8006db8 <vPortFree>
				vPortFree( pxTCB );
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f000 fc6f 	bl	8006db8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064da:	e019      	b.n	8006510 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d103      	bne.n	80064ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 fc66 	bl	8006db8 <vPortFree>
	}
 80064ec:	e010      	b.n	8006510 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d00b      	beq.n	8006510 <prvDeleteTCB+0x58>
	__asm volatile
 80064f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	60fb      	str	r3, [r7, #12]
}
 800650a:	bf00      	nop
 800650c:	bf00      	nop
 800650e:	e7fd      	b.n	800650c <prvDeleteTCB+0x54>
	}
 8006510:	bf00      	nop
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800651e:	4b0c      	ldr	r3, [pc, #48]	@ (8006550 <prvResetNextTaskUnblockTime+0x38>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d104      	bne.n	8006532 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006528:	4b0a      	ldr	r3, [pc, #40]	@ (8006554 <prvResetNextTaskUnblockTime+0x3c>)
 800652a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800652e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006530:	e008      	b.n	8006544 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006532:	4b07      	ldr	r3, [pc, #28]	@ (8006550 <prvResetNextTaskUnblockTime+0x38>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	4a04      	ldr	r2, [pc, #16]	@ (8006554 <prvResetNextTaskUnblockTime+0x3c>)
 8006542:	6013      	str	r3, [r2, #0]
}
 8006544:	bf00      	nop
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654e:	4770      	bx	lr
 8006550:	200007f8 	.word	0x200007f8
 8006554:	20000860 	.word	0x20000860

08006558 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800655e:	4b0b      	ldr	r3, [pc, #44]	@ (800658c <xTaskGetSchedulerState+0x34>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d102      	bne.n	800656c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006566:	2301      	movs	r3, #1
 8006568:	607b      	str	r3, [r7, #4]
 800656a:	e008      	b.n	800657e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800656c:	4b08      	ldr	r3, [pc, #32]	@ (8006590 <xTaskGetSchedulerState+0x38>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d102      	bne.n	800657a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006574:	2302      	movs	r3, #2
 8006576:	607b      	str	r3, [r7, #4]
 8006578:	e001      	b.n	800657e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800657a:	2300      	movs	r3, #0
 800657c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800657e:	687b      	ldr	r3, [r7, #4]
	}
 8006580:	4618      	mov	r0, r3
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr
 800658c:	2000084c 	.word	0x2000084c
 8006590:	20000868 	.word	0x20000868

08006594 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006594:	b580      	push	{r7, lr}
 8006596:	b086      	sub	sp, #24
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065a0:	2300      	movs	r3, #0
 80065a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d070      	beq.n	800668c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065aa:	4b3b      	ldr	r3, [pc, #236]	@ (8006698 <xTaskPriorityDisinherit+0x104>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	693a      	ldr	r2, [r7, #16]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d00b      	beq.n	80065cc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80065b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b8:	f383 8811 	msr	BASEPRI, r3
 80065bc:	f3bf 8f6f 	isb	sy
 80065c0:	f3bf 8f4f 	dsb	sy
 80065c4:	60fb      	str	r3, [r7, #12]
}
 80065c6:	bf00      	nop
 80065c8:	bf00      	nop
 80065ca:	e7fd      	b.n	80065c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10b      	bne.n	80065ec <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80065d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065d8:	f383 8811 	msr	BASEPRI, r3
 80065dc:	f3bf 8f6f 	isb	sy
 80065e0:	f3bf 8f4f 	dsb	sy
 80065e4:	60bb      	str	r3, [r7, #8]
}
 80065e6:	bf00      	nop
 80065e8:	bf00      	nop
 80065ea:	e7fd      	b.n	80065e8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065f0:	1e5a      	subs	r2, r3, #1
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065fe:	429a      	cmp	r2, r3
 8006600:	d044      	beq.n	800668c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006606:	2b00      	cmp	r3, #0
 8006608:	d140      	bne.n	800668c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	3304      	adds	r3, #4
 800660e:	4618      	mov	r0, r3
 8006610:	f7fe fe63 	bl	80052da <uxListRemove>
 8006614:	4603      	mov	r3, r0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d115      	bne.n	8006646 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661e:	491f      	ldr	r1, [pc, #124]	@ (800669c <xTaskPriorityDisinherit+0x108>)
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	440b      	add	r3, r1
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10a      	bne.n	8006646 <xTaskPriorityDisinherit+0xb2>
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	2201      	movs	r2, #1
 8006636:	fa02 f303 	lsl.w	r3, r2, r3
 800663a:	43da      	mvns	r2, r3
 800663c:	4b18      	ldr	r3, [pc, #96]	@ (80066a0 <xTaskPriorityDisinherit+0x10c>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4013      	ands	r3, r2
 8006642:	4a17      	ldr	r2, [pc, #92]	@ (80066a0 <xTaskPriorityDisinherit+0x10c>)
 8006644:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006652:	f1c3 0207 	rsb	r2, r3, #7
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665e:	2201      	movs	r2, #1
 8006660:	409a      	lsls	r2, r3
 8006662:	4b0f      	ldr	r3, [pc, #60]	@ (80066a0 <xTaskPriorityDisinherit+0x10c>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4313      	orrs	r3, r2
 8006668:	4a0d      	ldr	r2, [pc, #52]	@ (80066a0 <xTaskPriorityDisinherit+0x10c>)
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006670:	4613      	mov	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4a08      	ldr	r2, [pc, #32]	@ (800669c <xTaskPriorityDisinherit+0x108>)
 800667a:	441a      	add	r2, r3
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	3304      	adds	r3, #4
 8006680:	4619      	mov	r1, r3
 8006682:	4610      	mov	r0, r2
 8006684:	f7fe fdcc 	bl	8005220 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006688:	2301      	movs	r3, #1
 800668a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800668c:	697b      	ldr	r3, [r7, #20]
	}
 800668e:	4618      	mov	r0, r3
 8006690:	3718      	adds	r7, #24
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	20000740 	.word	0x20000740
 800669c:	20000744 	.word	0x20000744
 80066a0:	20000848 	.word	0x20000848

080066a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ae:	4b29      	ldr	r3, [pc, #164]	@ (8006754 <prvAddCurrentTaskToDelayedList+0xb0>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066b4:	4b28      	ldr	r3, [pc, #160]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3304      	adds	r3, #4
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7fe fe0d 	bl	80052da <uxListRemove>
 80066c0:	4603      	mov	r3, r0
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d10b      	bne.n	80066de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80066c6:	4b24      	ldr	r3, [pc, #144]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	2201      	movs	r2, #1
 80066ce:	fa02 f303 	lsl.w	r3, r2, r3
 80066d2:	43da      	mvns	r2, r3
 80066d4:	4b21      	ldr	r3, [pc, #132]	@ (800675c <prvAddCurrentTaskToDelayedList+0xb8>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4013      	ands	r3, r2
 80066da:	4a20      	ldr	r2, [pc, #128]	@ (800675c <prvAddCurrentTaskToDelayedList+0xb8>)
 80066dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066e4:	d10a      	bne.n	80066fc <prvAddCurrentTaskToDelayedList+0x58>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d007      	beq.n	80066fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ec:	4b1a      	ldr	r3, [pc, #104]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3304      	adds	r3, #4
 80066f2:	4619      	mov	r1, r3
 80066f4:	481a      	ldr	r0, [pc, #104]	@ (8006760 <prvAddCurrentTaskToDelayedList+0xbc>)
 80066f6:	f7fe fd93 	bl	8005220 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066fa:	e026      	b.n	800674a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006704:	4b14      	ldr	r3, [pc, #80]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68ba      	ldr	r2, [r7, #8]
 800670a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800670c:	68ba      	ldr	r2, [r7, #8]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	429a      	cmp	r2, r3
 8006712:	d209      	bcs.n	8006728 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006714:	4b13      	ldr	r3, [pc, #76]	@ (8006764 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	4b0f      	ldr	r3, [pc, #60]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	3304      	adds	r3, #4
 800671e:	4619      	mov	r1, r3
 8006720:	4610      	mov	r0, r2
 8006722:	f7fe fda1 	bl	8005268 <vListInsert>
}
 8006726:	e010      	b.n	800674a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006728:	4b0f      	ldr	r3, [pc, #60]	@ (8006768 <prvAddCurrentTaskToDelayedList+0xc4>)
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3304      	adds	r3, #4
 8006732:	4619      	mov	r1, r3
 8006734:	4610      	mov	r0, r2
 8006736:	f7fe fd97 	bl	8005268 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800673a:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <prvAddCurrentTaskToDelayedList+0xc8>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	429a      	cmp	r2, r3
 8006742:	d202      	bcs.n	800674a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006744:	4a09      	ldr	r2, [pc, #36]	@ (800676c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	6013      	str	r3, [r2, #0]
}
 800674a:	bf00      	nop
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	20000844 	.word	0x20000844
 8006758:	20000740 	.word	0x20000740
 800675c:	20000848 	.word	0x20000848
 8006760:	2000082c 	.word	0x2000082c
 8006764:	200007fc 	.word	0x200007fc
 8006768:	200007f8 	.word	0x200007f8
 800676c:	20000860 	.word	0x20000860

08006770 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3b04      	subs	r3, #4
 8006780:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006788:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	3b04      	subs	r3, #4
 800678e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f023 0201 	bic.w	r2, r3, #1
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	3b04      	subs	r3, #4
 800679e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80067a0:	4a0c      	ldr	r2, [pc, #48]	@ (80067d4 <pxPortInitialiseStack+0x64>)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	3b14      	subs	r3, #20
 80067aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	3b04      	subs	r3, #4
 80067b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f06f 0202 	mvn.w	r2, #2
 80067be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	3b20      	subs	r3, #32
 80067c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80067c6:	68fb      	ldr	r3, [r7, #12]
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	080067d9 	.word	0x080067d9

080067d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80067de:	2300      	movs	r3, #0
 80067e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80067e2:	4b13      	ldr	r3, [pc, #76]	@ (8006830 <prvTaskExitError+0x58>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80067ea:	d00b      	beq.n	8006804 <prvTaskExitError+0x2c>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	60fb      	str	r3, [r7, #12]
}
 80067fe:	bf00      	nop
 8006800:	bf00      	nop
 8006802:	e7fd      	b.n	8006800 <prvTaskExitError+0x28>
	__asm volatile
 8006804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006808:	f383 8811 	msr	BASEPRI, r3
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f3bf 8f4f 	dsb	sy
 8006814:	60bb      	str	r3, [r7, #8]
}
 8006816:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006818:	bf00      	nop
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d0fc      	beq.n	800681a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006820:	bf00      	nop
 8006822:	bf00      	nop
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
 800682e:	bf00      	nop
 8006830:	20000020 	.word	0x20000020
	...

08006840 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006840:	4b07      	ldr	r3, [pc, #28]	@ (8006860 <pxCurrentTCBConst2>)
 8006842:	6819      	ldr	r1, [r3, #0]
 8006844:	6808      	ldr	r0, [r1, #0]
 8006846:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684a:	f380 8809 	msr	PSP, r0
 800684e:	f3bf 8f6f 	isb	sy
 8006852:	f04f 0000 	mov.w	r0, #0
 8006856:	f380 8811 	msr	BASEPRI, r0
 800685a:	4770      	bx	lr
 800685c:	f3af 8000 	nop.w

08006860 <pxCurrentTCBConst2>:
 8006860:	20000740 	.word	0x20000740
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop

08006868 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006868:	4808      	ldr	r0, [pc, #32]	@ (800688c <prvPortStartFirstTask+0x24>)
 800686a:	6800      	ldr	r0, [r0, #0]
 800686c:	6800      	ldr	r0, [r0, #0]
 800686e:	f380 8808 	msr	MSP, r0
 8006872:	f04f 0000 	mov.w	r0, #0
 8006876:	f380 8814 	msr	CONTROL, r0
 800687a:	b662      	cpsie	i
 800687c:	b661      	cpsie	f
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	f3bf 8f6f 	isb	sy
 8006886:	df00      	svc	0
 8006888:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800688a:	bf00      	nop
 800688c:	e000ed08 	.word	0xe000ed08

08006890 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b086      	sub	sp, #24
 8006894:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006896:	4b47      	ldr	r3, [pc, #284]	@ (80069b4 <xPortStartScheduler+0x124>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a47      	ldr	r2, [pc, #284]	@ (80069b8 <xPortStartScheduler+0x128>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d10b      	bne.n	80068b8 <xPortStartScheduler+0x28>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	60fb      	str	r3, [r7, #12]
}
 80068b2:	bf00      	nop
 80068b4:	bf00      	nop
 80068b6:	e7fd      	b.n	80068b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80068b8:	4b3e      	ldr	r3, [pc, #248]	@ (80069b4 <xPortStartScheduler+0x124>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a3f      	ldr	r2, [pc, #252]	@ (80069bc <xPortStartScheduler+0x12c>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d10b      	bne.n	80068da <xPortStartScheduler+0x4a>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	613b      	str	r3, [r7, #16]
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop
 80068d8:	e7fd      	b.n	80068d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80068da:	4b39      	ldr	r3, [pc, #228]	@ (80069c0 <xPortStartScheduler+0x130>)
 80068dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	22ff      	movs	r2, #255	@ 0xff
 80068ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80068f4:	78fb      	ldrb	r3, [r7, #3]
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80068fc:	b2da      	uxtb	r2, r3
 80068fe:	4b31      	ldr	r3, [pc, #196]	@ (80069c4 <xPortStartScheduler+0x134>)
 8006900:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006902:	4b31      	ldr	r3, [pc, #196]	@ (80069c8 <xPortStartScheduler+0x138>)
 8006904:	2207      	movs	r2, #7
 8006906:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006908:	e009      	b.n	800691e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800690a:	4b2f      	ldr	r3, [pc, #188]	@ (80069c8 <xPortStartScheduler+0x138>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3b01      	subs	r3, #1
 8006910:	4a2d      	ldr	r2, [pc, #180]	@ (80069c8 <xPortStartScheduler+0x138>)
 8006912:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006914:	78fb      	ldrb	r3, [r7, #3]
 8006916:	b2db      	uxtb	r3, r3
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	b2db      	uxtb	r3, r3
 800691c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800691e:	78fb      	ldrb	r3, [r7, #3]
 8006920:	b2db      	uxtb	r3, r3
 8006922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006926:	2b80      	cmp	r3, #128	@ 0x80
 8006928:	d0ef      	beq.n	800690a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800692a:	4b27      	ldr	r3, [pc, #156]	@ (80069c8 <xPortStartScheduler+0x138>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f1c3 0307 	rsb	r3, r3, #7
 8006932:	2b04      	cmp	r3, #4
 8006934:	d00b      	beq.n	800694e <xPortStartScheduler+0xbe>
	__asm volatile
 8006936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800693a:	f383 8811 	msr	BASEPRI, r3
 800693e:	f3bf 8f6f 	isb	sy
 8006942:	f3bf 8f4f 	dsb	sy
 8006946:	60bb      	str	r3, [r7, #8]
}
 8006948:	bf00      	nop
 800694a:	bf00      	nop
 800694c:	e7fd      	b.n	800694a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800694e:	4b1e      	ldr	r3, [pc, #120]	@ (80069c8 <xPortStartScheduler+0x138>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	021b      	lsls	r3, r3, #8
 8006954:	4a1c      	ldr	r2, [pc, #112]	@ (80069c8 <xPortStartScheduler+0x138>)
 8006956:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006958:	4b1b      	ldr	r3, [pc, #108]	@ (80069c8 <xPortStartScheduler+0x138>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006960:	4a19      	ldr	r2, [pc, #100]	@ (80069c8 <xPortStartScheduler+0x138>)
 8006962:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	b2da      	uxtb	r2, r3
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800696c:	4b17      	ldr	r3, [pc, #92]	@ (80069cc <xPortStartScheduler+0x13c>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a16      	ldr	r2, [pc, #88]	@ (80069cc <xPortStartScheduler+0x13c>)
 8006972:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006976:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006978:	4b14      	ldr	r3, [pc, #80]	@ (80069cc <xPortStartScheduler+0x13c>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a13      	ldr	r2, [pc, #76]	@ (80069cc <xPortStartScheduler+0x13c>)
 800697e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006982:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006984:	f000 f8da 	bl	8006b3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006988:	4b11      	ldr	r3, [pc, #68]	@ (80069d0 <xPortStartScheduler+0x140>)
 800698a:	2200      	movs	r2, #0
 800698c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800698e:	f000 f8f9 	bl	8006b84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006992:	4b10      	ldr	r3, [pc, #64]	@ (80069d4 <xPortStartScheduler+0x144>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a0f      	ldr	r2, [pc, #60]	@ (80069d4 <xPortStartScheduler+0x144>)
 8006998:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800699c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800699e:	f7ff ff63 	bl	8006868 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80069a2:	f7ff fb97 	bl	80060d4 <vTaskSwitchContext>
	prvTaskExitError();
 80069a6:	f7ff ff17 	bl	80067d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3718      	adds	r7, #24
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}
 80069b4:	e000ed00 	.word	0xe000ed00
 80069b8:	410fc271 	.word	0x410fc271
 80069bc:	410fc270 	.word	0x410fc270
 80069c0:	e000e400 	.word	0xe000e400
 80069c4:	2000086c 	.word	0x2000086c
 80069c8:	20000870 	.word	0x20000870
 80069cc:	e000ed20 	.word	0xe000ed20
 80069d0:	20000020 	.word	0x20000020
 80069d4:	e000ef34 	.word	0xe000ef34

080069d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	607b      	str	r3, [r7, #4]
}
 80069f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80069f2:	4b10      	ldr	r3, [pc, #64]	@ (8006a34 <vPortEnterCritical+0x5c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3301      	adds	r3, #1
 80069f8:	4a0e      	ldr	r2, [pc, #56]	@ (8006a34 <vPortEnterCritical+0x5c>)
 80069fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80069fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006a34 <vPortEnterCritical+0x5c>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d110      	bne.n	8006a26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006a04:	4b0c      	ldr	r3, [pc, #48]	@ (8006a38 <vPortEnterCritical+0x60>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00b      	beq.n	8006a26 <vPortEnterCritical+0x4e>
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	603b      	str	r3, [r7, #0]
}
 8006a20:	bf00      	nop
 8006a22:	bf00      	nop
 8006a24:	e7fd      	b.n	8006a22 <vPortEnterCritical+0x4a>
	}
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000020 	.word	0x20000020
 8006a38:	e000ed04 	.word	0xe000ed04

08006a3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006a42:	4b12      	ldr	r3, [pc, #72]	@ (8006a8c <vPortExitCritical+0x50>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10b      	bne.n	8006a62 <vPortExitCritical+0x26>
	__asm volatile
 8006a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4e:	f383 8811 	msr	BASEPRI, r3
 8006a52:	f3bf 8f6f 	isb	sy
 8006a56:	f3bf 8f4f 	dsb	sy
 8006a5a:	607b      	str	r3, [r7, #4]
}
 8006a5c:	bf00      	nop
 8006a5e:	bf00      	nop
 8006a60:	e7fd      	b.n	8006a5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006a62:	4b0a      	ldr	r3, [pc, #40]	@ (8006a8c <vPortExitCritical+0x50>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3b01      	subs	r3, #1
 8006a68:	4a08      	ldr	r2, [pc, #32]	@ (8006a8c <vPortExitCritical+0x50>)
 8006a6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006a6c:	4b07      	ldr	r3, [pc, #28]	@ (8006a8c <vPortExitCritical+0x50>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d105      	bne.n	8006a80 <vPortExitCritical+0x44>
 8006a74:	2300      	movs	r3, #0
 8006a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	f383 8811 	msr	BASEPRI, r3
}
 8006a7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	20000020 	.word	0x20000020

08006a90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a90:	f3ef 8009 	mrs	r0, PSP
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	4b15      	ldr	r3, [pc, #84]	@ (8006af0 <pxCurrentTCBConst>)
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	f01e 0f10 	tst.w	lr, #16
 8006aa0:	bf08      	it	eq
 8006aa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006aa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aaa:	6010      	str	r0, [r2, #0]
 8006aac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ab0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006ab4:	f380 8811 	msr	BASEPRI, r0
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	f3bf 8f6f 	isb	sy
 8006ac0:	f7ff fb08 	bl	80060d4 <vTaskSwitchContext>
 8006ac4:	f04f 0000 	mov.w	r0, #0
 8006ac8:	f380 8811 	msr	BASEPRI, r0
 8006acc:	bc09      	pop	{r0, r3}
 8006ace:	6819      	ldr	r1, [r3, #0]
 8006ad0:	6808      	ldr	r0, [r1, #0]
 8006ad2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ad6:	f01e 0f10 	tst.w	lr, #16
 8006ada:	bf08      	it	eq
 8006adc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006ae0:	f380 8809 	msr	PSP, r0
 8006ae4:	f3bf 8f6f 	isb	sy
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	f3af 8000 	nop.w

08006af0 <pxCurrentTCBConst>:
 8006af0:	20000740 	.word	0x20000740
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006af4:	bf00      	nop
 8006af6:	bf00      	nop

08006af8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	607b      	str	r3, [r7, #4]
}
 8006b10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006b12:	f7ff fa25 	bl	8005f60 <xTaskIncrementTick>
 8006b16:	4603      	mov	r3, r0
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d003      	beq.n	8006b24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006b1c:	4b06      	ldr	r3, [pc, #24]	@ (8006b38 <xPortSysTickHandler+0x40>)
 8006b1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b22:	601a      	str	r2, [r3, #0]
 8006b24:	2300      	movs	r3, #0
 8006b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f383 8811 	msr	BASEPRI, r3
}
 8006b2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006b30:	bf00      	nop
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	e000ed04 	.word	0xe000ed04

08006b3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006b40:	4b0b      	ldr	r3, [pc, #44]	@ (8006b70 <vPortSetupTimerInterrupt+0x34>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006b46:	4b0b      	ldr	r3, [pc, #44]	@ (8006b74 <vPortSetupTimerInterrupt+0x38>)
 8006b48:	2200      	movs	r2, #0
 8006b4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b78 <vPortSetupTimerInterrupt+0x3c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a0a      	ldr	r2, [pc, #40]	@ (8006b7c <vPortSetupTimerInterrupt+0x40>)
 8006b52:	fba2 2303 	umull	r2, r3, r2, r3
 8006b56:	099b      	lsrs	r3, r3, #6
 8006b58:	4a09      	ldr	r2, [pc, #36]	@ (8006b80 <vPortSetupTimerInterrupt+0x44>)
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006b5e:	4b04      	ldr	r3, [pc, #16]	@ (8006b70 <vPortSetupTimerInterrupt+0x34>)
 8006b60:	2207      	movs	r2, #7
 8006b62:	601a      	str	r2, [r3, #0]
}
 8006b64:	bf00      	nop
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	e000e010 	.word	0xe000e010
 8006b74:	e000e018 	.word	0xe000e018
 8006b78:	20000014 	.word	0x20000014
 8006b7c:	10624dd3 	.word	0x10624dd3
 8006b80:	e000e014 	.word	0xe000e014

08006b84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006b94 <vPortEnableVFP+0x10>
 8006b88:	6801      	ldr	r1, [r0, #0]
 8006b8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006b8e:	6001      	str	r1, [r0, #0]
 8006b90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b92:	bf00      	nop
 8006b94:	e000ed88 	.word	0xe000ed88

08006b98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b9e:	f3ef 8305 	mrs	r3, IPSR
 8006ba2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2b0f      	cmp	r3, #15
 8006ba8:	d915      	bls.n	8006bd6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006baa:	4a18      	ldr	r2, [pc, #96]	@ (8006c0c <vPortValidateInterruptPriority+0x74>)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	4413      	add	r3, r2
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006bb4:	4b16      	ldr	r3, [pc, #88]	@ (8006c10 <vPortValidateInterruptPriority+0x78>)
 8006bb6:	781b      	ldrb	r3, [r3, #0]
 8006bb8:	7afa      	ldrb	r2, [r7, #11]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d20b      	bcs.n	8006bd6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	607b      	str	r3, [r7, #4]
}
 8006bd0:	bf00      	nop
 8006bd2:	bf00      	nop
 8006bd4:	e7fd      	b.n	8006bd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8006c14 <vPortValidateInterruptPriority+0x7c>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006bde:	4b0e      	ldr	r3, [pc, #56]	@ (8006c18 <vPortValidateInterruptPriority+0x80>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d90b      	bls.n	8006bfe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	603b      	str	r3, [r7, #0]
}
 8006bf8:	bf00      	nop
 8006bfa:	bf00      	nop
 8006bfc:	e7fd      	b.n	8006bfa <vPortValidateInterruptPriority+0x62>
	}
 8006bfe:	bf00      	nop
 8006c00:	3714      	adds	r7, #20
 8006c02:	46bd      	mov	sp, r7
 8006c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	e000e3f0 	.word	0xe000e3f0
 8006c10:	2000086c 	.word	0x2000086c
 8006c14:	e000ed0c 	.word	0xe000ed0c
 8006c18:	20000870 	.word	0x20000870

08006c1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b08a      	sub	sp, #40	@ 0x28
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006c24:	2300      	movs	r3, #0
 8006c26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006c28:	f7ff f8ee 	bl	8005e08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006c2c:	4b5c      	ldr	r3, [pc, #368]	@ (8006da0 <pvPortMalloc+0x184>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d101      	bne.n	8006c38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006c34:	f000 f924 	bl	8006e80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006c38:	4b5a      	ldr	r3, [pc, #360]	@ (8006da4 <pvPortMalloc+0x188>)
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f040 8095 	bne.w	8006d70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d01e      	beq.n	8006c8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006c4c:	2208      	movs	r2, #8
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4413      	add	r3, r2
 8006c52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f003 0307 	and.w	r3, r3, #7
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d015      	beq.n	8006c8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f023 0307 	bic.w	r3, r3, #7
 8006c64:	3308      	adds	r3, #8
 8006c66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f003 0307 	and.w	r3, r3, #7
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00b      	beq.n	8006c8a <pvPortMalloc+0x6e>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	617b      	str	r3, [r7, #20]
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	e7fd      	b.n	8006c86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d06f      	beq.n	8006d70 <pvPortMalloc+0x154>
 8006c90:	4b45      	ldr	r3, [pc, #276]	@ (8006da8 <pvPortMalloc+0x18c>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d86a      	bhi.n	8006d70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c9a:	4b44      	ldr	r3, [pc, #272]	@ (8006dac <pvPortMalloc+0x190>)
 8006c9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c9e:	4b43      	ldr	r3, [pc, #268]	@ (8006dac <pvPortMalloc+0x190>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ca4:	e004      	b.n	8006cb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d903      	bls.n	8006cc2 <pvPortMalloc+0xa6>
 8006cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d1f1      	bne.n	8006ca6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006cc2:	4b37      	ldr	r3, [pc, #220]	@ (8006da0 <pvPortMalloc+0x184>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d051      	beq.n	8006d70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ccc:	6a3b      	ldr	r3, [r7, #32]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	4413      	add	r3, r2
 8006cd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	6a3b      	ldr	r3, [r7, #32]
 8006cdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce0:	685a      	ldr	r2, [r3, #4]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	1ad2      	subs	r2, r2, r3
 8006ce6:	2308      	movs	r3, #8
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d920      	bls.n	8006d30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006cee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	f003 0307 	and.w	r3, r3, #7
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d00b      	beq.n	8006d18 <pvPortMalloc+0xfc>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d04:	f383 8811 	msr	BASEPRI, r3
 8006d08:	f3bf 8f6f 	isb	sy
 8006d0c:	f3bf 8f4f 	dsb	sy
 8006d10:	613b      	str	r3, [r7, #16]
}
 8006d12:	bf00      	nop
 8006d14:	bf00      	nop
 8006d16:	e7fd      	b.n	8006d14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	1ad2      	subs	r2, r2, r3
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006d2a:	69b8      	ldr	r0, [r7, #24]
 8006d2c:	f000 f90a 	bl	8006f44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006d30:	4b1d      	ldr	r3, [pc, #116]	@ (8006da8 <pvPortMalloc+0x18c>)
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	4a1b      	ldr	r2, [pc, #108]	@ (8006da8 <pvPortMalloc+0x18c>)
 8006d3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8006da8 <pvPortMalloc+0x18c>)
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	4b1b      	ldr	r3, [pc, #108]	@ (8006db0 <pvPortMalloc+0x194>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d203      	bcs.n	8006d52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006d4a:	4b17      	ldr	r3, [pc, #92]	@ (8006da8 <pvPortMalloc+0x18c>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a18      	ldr	r2, [pc, #96]	@ (8006db0 <pvPortMalloc+0x194>)
 8006d50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	4b13      	ldr	r3, [pc, #76]	@ (8006da4 <pvPortMalloc+0x188>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	431a      	orrs	r2, r3
 8006d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006d66:	4b13      	ldr	r3, [pc, #76]	@ (8006db4 <pvPortMalloc+0x198>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	4a11      	ldr	r2, [pc, #68]	@ (8006db4 <pvPortMalloc+0x198>)
 8006d6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d70:	f7ff f858 	bl	8005e24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00b      	beq.n	8006d96 <pvPortMalloc+0x17a>
	__asm volatile
 8006d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d82:	f383 8811 	msr	BASEPRI, r3
 8006d86:	f3bf 8f6f 	isb	sy
 8006d8a:	f3bf 8f4f 	dsb	sy
 8006d8e:	60fb      	str	r3, [r7, #12]
}
 8006d90:	bf00      	nop
 8006d92:	bf00      	nop
 8006d94:	e7fd      	b.n	8006d92 <pvPortMalloc+0x176>
	return pvReturn;
 8006d96:	69fb      	ldr	r3, [r7, #28]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3728      	adds	r7, #40	@ 0x28
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	20001434 	.word	0x20001434
 8006da4:	20001448 	.word	0x20001448
 8006da8:	20001438 	.word	0x20001438
 8006dac:	2000142c 	.word	0x2000142c
 8006db0:	2000143c 	.word	0x2000143c
 8006db4:	20001440 	.word	0x20001440

08006db8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b086      	sub	sp, #24
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d04f      	beq.n	8006e6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006dca:	2308      	movs	r3, #8
 8006dcc:	425b      	negs	r3, r3
 8006dce:	697a      	ldr	r2, [r7, #20]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	4b25      	ldr	r3, [pc, #148]	@ (8006e74 <vPortFree+0xbc>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4013      	ands	r3, r2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d10b      	bne.n	8006dfe <vPortFree+0x46>
	__asm volatile
 8006de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dea:	f383 8811 	msr	BASEPRI, r3
 8006dee:	f3bf 8f6f 	isb	sy
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	60fb      	str	r3, [r7, #12]
}
 8006df8:	bf00      	nop
 8006dfa:	bf00      	nop
 8006dfc:	e7fd      	b.n	8006dfa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d00b      	beq.n	8006e1e <vPortFree+0x66>
	__asm volatile
 8006e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0a:	f383 8811 	msr	BASEPRI, r3
 8006e0e:	f3bf 8f6f 	isb	sy
 8006e12:	f3bf 8f4f 	dsb	sy
 8006e16:	60bb      	str	r3, [r7, #8]
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	e7fd      	b.n	8006e1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	685a      	ldr	r2, [r3, #4]
 8006e22:	4b14      	ldr	r3, [pc, #80]	@ (8006e74 <vPortFree+0xbc>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4013      	ands	r3, r2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d01e      	beq.n	8006e6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d11a      	bne.n	8006e6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	4b0e      	ldr	r3, [pc, #56]	@ (8006e74 <vPortFree+0xbc>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	43db      	mvns	r3, r3
 8006e3e:	401a      	ands	r2, r3
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006e44:	f7fe ffe0 	bl	8005e08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	685a      	ldr	r2, [r3, #4]
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e78 <vPortFree+0xc0>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4413      	add	r3, r2
 8006e52:	4a09      	ldr	r2, [pc, #36]	@ (8006e78 <vPortFree+0xc0>)
 8006e54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006e56:	6938      	ldr	r0, [r7, #16]
 8006e58:	f000 f874 	bl	8006f44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006e5c:	4b07      	ldr	r3, [pc, #28]	@ (8006e7c <vPortFree+0xc4>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	3301      	adds	r3, #1
 8006e62:	4a06      	ldr	r2, [pc, #24]	@ (8006e7c <vPortFree+0xc4>)
 8006e64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006e66:	f7fe ffdd 	bl	8005e24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006e6a:	bf00      	nop
 8006e6c:	3718      	adds	r7, #24
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20001448 	.word	0x20001448
 8006e78:	20001438 	.word	0x20001438
 8006e7c:	20001444 	.word	0x20001444

08006e80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e80:	b480      	push	{r7}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e86:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006e8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e8c:	4b27      	ldr	r3, [pc, #156]	@ (8006f2c <prvHeapInit+0xac>)
 8006e8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f003 0307 	and.w	r3, r3, #7
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00c      	beq.n	8006eb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	3307      	adds	r3, #7
 8006e9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f023 0307 	bic.w	r3, r3, #7
 8006ea6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	4a1f      	ldr	r2, [pc, #124]	@ (8006f2c <prvHeapInit+0xac>)
 8006eb0:	4413      	add	r3, r2
 8006eb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f30 <prvHeapInit+0xb0>)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8006f30 <prvHeapInit+0xb0>)
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	4413      	add	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006ecc:	2208      	movs	r2, #8
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	1a9b      	subs	r3, r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f023 0307 	bic.w	r3, r3, #7
 8006eda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	4a15      	ldr	r2, [pc, #84]	@ (8006f34 <prvHeapInit+0xb4>)
 8006ee0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ee2:	4b14      	ldr	r3, [pc, #80]	@ (8006f34 <prvHeapInit+0xb4>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006eea:	4b12      	ldr	r3, [pc, #72]	@ (8006f34 <prvHeapInit+0xb4>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	1ad2      	subs	r2, r2, r3
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f00:	4b0c      	ldr	r3, [pc, #48]	@ (8006f34 <prvHeapInit+0xb4>)
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8006f38 <prvHeapInit+0xb8>)
 8006f0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	4a09      	ldr	r2, [pc, #36]	@ (8006f3c <prvHeapInit+0xbc>)
 8006f16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f18:	4b09      	ldr	r3, [pc, #36]	@ (8006f40 <prvHeapInit+0xc0>)
 8006f1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006f1e:	601a      	str	r2, [r3, #0]
}
 8006f20:	bf00      	nop
 8006f22:	3714      	adds	r7, #20
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr
 8006f2c:	20000874 	.word	0x20000874
 8006f30:	2000142c 	.word	0x2000142c
 8006f34:	20001434 	.word	0x20001434
 8006f38:	2000143c 	.word	0x2000143c
 8006f3c:	20001438 	.word	0x20001438
 8006f40:	20001448 	.word	0x20001448

08006f44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f4c:	4b28      	ldr	r3, [pc, #160]	@ (8006ff0 <prvInsertBlockIntoFreeList+0xac>)
 8006f4e:	60fb      	str	r3, [r7, #12]
 8006f50:	e002      	b.n	8006f58 <prvInsertBlockIntoFreeList+0x14>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d8f7      	bhi.n	8006f52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d108      	bne.n	8006f86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	685a      	ldr	r2, [r3, #4]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	441a      	add	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	68ba      	ldr	r2, [r7, #8]
 8006f90:	441a      	add	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d118      	bne.n	8006fcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	4b15      	ldr	r3, [pc, #84]	@ (8006ff4 <prvInsertBlockIntoFreeList+0xb0>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d00d      	beq.n	8006fc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	441a      	add	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	601a      	str	r2, [r3, #0]
 8006fc0:	e008      	b.n	8006fd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006ff4 <prvInsertBlockIntoFreeList+0xb0>)
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	601a      	str	r2, [r3, #0]
 8006fca:	e003      	b.n	8006fd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006fd4:	68fa      	ldr	r2, [r7, #12]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d002      	beq.n	8006fe2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fe2:	bf00      	nop
 8006fe4:	3714      	adds	r7, #20
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	2000142c 	.word	0x2000142c
 8006ff4:	20001434 	.word	0x20001434

08006ff8 <drv_uart1_transmit>:
	return 0;	// Life's too short for error management
}
*/

uint8_t drv_uart1_transmit(const char * pData, uint16_t size)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	460b      	mov	r3, r1
 8007002:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8007004:	887a      	ldrh	r2, [r7, #2]
 8007006:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800700a:	6879      	ldr	r1, [r7, #4]
 800700c:	4803      	ldr	r0, [pc, #12]	@ (800701c <drv_uart1_transmit+0x24>)
 800700e:	f7fc fcbf 	bl	8003990 <HAL_UART_Transmit>

	return 0;	// Srsly, don't do that kids
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3708      	adds	r7, #8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	200006b4 	.word	0x200006b4

08007020 <sh_help>:
#include "shell.h"
#include "drv_uart1.h"

extern QueueHandle_t uartQueue;      // Queue pour les caractères UART

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8007020:	b590      	push	{r4, r7, lr}
 8007022:	b089      	sub	sp, #36	@ 0x24
 8007024:	af02      	add	r7, sp, #8
 8007026:	60f8      	str	r0, [r7, #12]
 8007028:	60b9      	str	r1, [r7, #8]
 800702a:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800702c:	2300      	movs	r3, #0
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	e029      	b.n	8007086 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8007038:	68f9      	ldr	r1, [r7, #12]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	4613      	mov	r3, r2
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	4413      	add	r3, r2
 8007042:	009b      	lsls	r3, r3, #2
 8007044:	440b      	add	r3, r1
 8007046:	3304      	adds	r3, #4
 8007048:	781b      	ldrb	r3, [r3, #0]
 800704a:	461c      	mov	r4, r3
 800704c:	68f9      	ldr	r1, [r7, #12]
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4613      	mov	r3, r2
 8007052:	005b      	lsls	r3, r3, #1
 8007054:	4413      	add	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	440b      	add	r3, r1
 800705a:	330c      	adds	r3, #12
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	4623      	mov	r3, r4
 8007062:	4a0e      	ldr	r2, [pc, #56]	@ (800709c <sh_help+0x7c>)
 8007064:	2128      	movs	r1, #40	@ 0x28
 8007066:	f000 f99b 	bl	80073a0 <sniprintf>
 800706a:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8007078:	6939      	ldr	r1, [r7, #16]
 800707a:	b289      	uxth	r1, r1
 800707c:	4610      	mov	r0, r2
 800707e:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	3301      	adds	r3, #1
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	697a      	ldr	r2, [r7, #20]
 800708c:	429a      	cmp	r2, r3
 800708e:	dbd0      	blt.n	8007032 <sh_help+0x12>
	}

	return 0;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	371c      	adds	r7, #28
 8007096:	46bd      	mov	sp, r7
 8007098:	bd90      	pop	{r4, r7, pc}
 800709a:	bf00      	nop
 800709c:	08007d94 	.word	0x08007d94

080070a0 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
	int size = 0;
 80070a8:	2300      	movs	r3, #0
 80070aa:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80070b8:	4a16      	ldr	r2, [pc, #88]	@ (8007114 <shell_init+0x74>)
 80070ba:	2128      	movs	r1, #40	@ 0x28
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 f96f 	bl	80073a0 <sniprintf>
 80070c2:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80070ca:	687a      	ldr	r2, [r7, #4]
 80070cc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80070d0:	68f9      	ldr	r1, [r7, #12]
 80070d2:	b289      	uxth	r1, r1
 80070d4:	4610      	mov	r0, r2
 80070d6:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80070de:	4a0e      	ldr	r2, [pc, #56]	@ (8007118 <shell_init+0x78>)
 80070e0:	2128      	movs	r1, #40	@ 0x28
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 f95c 	bl	80073a0 <sniprintf>
 80070e8:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80070f0:	687a      	ldr	r2, [r7, #4]
 80070f2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80070f6:	68f9      	ldr	r1, [r7, #12]
 80070f8:	b289      	uxth	r1, r1
 80070fa:	4610      	mov	r0, r2
 80070fc:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 80070fe:	4b07      	ldr	r3, [pc, #28]	@ (800711c <shell_init+0x7c>)
 8007100:	4a07      	ldr	r2, [pc, #28]	@ (8007120 <shell_init+0x80>)
 8007102:	2168      	movs	r1, #104	@ 0x68
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f80d 	bl	8007124 <shell_add>
}
 800710a:	bf00      	nop
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	08007da0 	.word	0x08007da0
 8007118:	08007dc8 	.word	0x08007dc8
 800711c:	08007dec 	.word	0x08007dec
 8007120:	08007021 	.word	0x08007021

08007124 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	603b      	str	r3, [r7, #0]
 8007130:	460b      	mov	r3, r1
 8007132:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2b3f      	cmp	r3, #63	@ 0x3f
 800713a:	dc27      	bgt.n	800718c <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	68f9      	ldr	r1, [r7, #12]
 8007142:	4613      	mov	r3, r2
 8007144:	005b      	lsls	r3, r3, #1
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	440b      	add	r3, r1
 800714c:	3304      	adds	r3, #4
 800714e:	7afa      	ldrb	r2, [r7, #11]
 8007150:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	68f9      	ldr	r1, [r7, #12]
 8007158:	4613      	mov	r3, r2
 800715a:	005b      	lsls	r3, r3, #1
 800715c:	4413      	add	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	440b      	add	r3, r1
 8007162:	3308      	adds	r3, #8
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	68f9      	ldr	r1, [r7, #12]
 800716e:	4613      	mov	r3, r2
 8007170:	005b      	lsls	r3, r3, #1
 8007172:	4413      	add	r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	440b      	add	r3, r1
 8007178:	330c      	adds	r3, #12
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	1c5a      	adds	r2, r3, #1
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	601a      	str	r2, [r3, #0]
		return 0;
 8007188:	2300      	movs	r3, #0
 800718a:	e001      	b.n	8007190 <shell_add+0x6c>
	}

	return -1;
 800718c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800719c:	b580      	push	{r7, lr}
 800719e:	b090      	sub	sp, #64	@ 0x40
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80071ae:	2300      	movs	r3, #0
 80071b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071b2:	e041      	b.n	8007238 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80071b4:	6879      	ldr	r1, [r7, #4]
 80071b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80071b8:	4613      	mov	r3, r2
 80071ba:	005b      	lsls	r3, r3, #1
 80071bc:	4413      	add	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	440b      	add	r3, r1
 80071c2:	3304      	adds	r3, #4
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d131      	bne.n	8007232 <shell_exec+0x96>
			argc = 1;
 80071ce:	2301      	movs	r3, #1
 80071d0:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071da:	e013      	b.n	8007204 <shell_exec+0x68>
				if(*p == ' ') {
 80071dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	2b20      	cmp	r3, #32
 80071e2:	d10c      	bne.n	80071fe <shell_exec+0x62>
					*p = '\0';
 80071e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e6:	2200      	movs	r2, #0
 80071e8:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80071ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ec:	1c5a      	adds	r2, r3, #1
 80071ee:	63ba      	str	r2, [r7, #56]	@ 0x38
 80071f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80071f2:	3201      	adds	r2, #1
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	3340      	adds	r3, #64	@ 0x40
 80071f8:	443b      	add	r3, r7
 80071fa:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80071fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007200:	3301      	adds	r3, #1
 8007202:	637b      	str	r3, [r7, #52]	@ 0x34
 8007204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d002      	beq.n	8007212 <shell_exec+0x76>
 800720c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720e:	2b07      	cmp	r3, #7
 8007210:	dde4      	ble.n	80071dc <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8007212:	6879      	ldr	r1, [r7, #4]
 8007214:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007216:	4613      	mov	r3, r2
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	440b      	add	r3, r1
 8007220:	3308      	adds	r3, #8
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f107 020c 	add.w	r2, r7, #12
 8007228:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	4798      	blx	r3
 800722e:	4603      	mov	r3, r0
 8007230:	e01d      	b.n	800726e <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8007232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007234:	3301      	adds	r3, #1
 8007236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800723e:	429a      	cmp	r2, r3
 8007240:	dbb8      	blt.n	80071b4 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8007248:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800724c:	4a0a      	ldr	r2, [pc, #40]	@ (8007278 <shell_exec+0xdc>)
 800724e:	2128      	movs	r1, #40	@ 0x28
 8007250:	f000 f8a6 	bl	80073a0 <sniprintf>
 8007254:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8007262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007264:	b289      	uxth	r1, r1
 8007266:	4610      	mov	r0, r2
 8007268:	4798      	blx	r3
	return -1;
 800726a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800726e:	4618      	mov	r0, r3
 8007270:	3740      	adds	r7, #64	@ 0x40
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	08007df4 	.word	0x08007df4

0800727c <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8007284:	2300      	movs	r3, #0
 8007286:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8007288:	2300      	movs	r3, #0
 800728a:	613b      	str	r3, [r7, #16]


	while (1) {
		h_shell->drv.transmit(prompt, 2);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8007292:	2102      	movs	r1, #2
 8007294:	483d      	ldr	r0, [pc, #244]	@ (800738c <shell_run+0x110>)
 8007296:	4798      	blx	r3
		reading = 1;
 8007298:	2301      	movs	r3, #1
 800729a:	617b      	str	r3, [r7, #20]

		while(reading) {
 800729c:	e068      	b.n	8007370 <shell_run+0xf4>
			char c;
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 800729e:	4b3c      	ldr	r3, [pc, #240]	@ (8007390 <shell_run+0x114>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f107 010b 	add.w	r1, r7, #11
 80072a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7fe f9a2 	bl	80055f4 <xQueueReceive>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d160      	bne.n	8007378 <shell_run+0xfc>
			int size;

			switch (c) {
 80072b6:	7afb      	ldrb	r3, [r7, #11]
 80072b8:	2b08      	cmp	r3, #8
 80072ba:	d036      	beq.n	800732a <shell_run+0xae>
 80072bc:	2b0d      	cmp	r3, #13
 80072be:	d141      	bne.n	8007344 <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80072c6:	4a33      	ldr	r2, [pc, #204]	@ (8007394 <shell_run+0x118>)
 80072c8:	2128      	movs	r1, #40	@ 0x28
 80072ca:	4618      	mov	r0, r3
 80072cc:	f000 f868 	bl	80073a0 <sniprintf>
 80072d0:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80072de:	68f9      	ldr	r1, [r7, #12]
 80072e0:	b289      	uxth	r1, r1
 80072e2:	4610      	mov	r0, r2
 80072e4:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	613a      	str	r2, [r7, #16]
 80072ec:	687a      	ldr	r2, [r7, #4]
 80072ee:	4413      	add	r3, r2
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8007302:	4a25      	ldr	r2, [pc, #148]	@ (8007398 <shell_run+0x11c>)
 8007304:	2128      	movs	r1, #40	@ 0x28
 8007306:	f000 f84b 	bl	80073a0 <sniprintf>
 800730a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8007318:	68f9      	ldr	r1, [r7, #12]
 800731a:	b289      	uxth	r1, r1
 800731c:	4610      	mov	r0, r2
 800731e:	4798      	blx	r3
				reading = 0;        //exit read loop
 8007320:	2300      	movs	r3, #0
 8007322:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8007324:	2300      	movs	r3, #0
 8007326:	613b      	str	r3, [r7, #16]
				break;
 8007328:	e022      	b.n	8007370 <shell_run+0xf4>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	2b00      	cmp	r3, #0
 800732e:	dd1e      	ble.n	800736e <shell_run+0xf2>
					pos--;          //remove it in buffer
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	3b01      	subs	r3, #1
 8007334:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800733c:	2103      	movs	r1, #3
 800733e:	4817      	ldr	r0, [pc, #92]	@ (800739c <shell_run+0x120>)
 8007340:	4798      	blx	r3
				}
				break;
 8007342:	e014      	b.n	800736e <shell_run+0xf2>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b27      	cmp	r3, #39	@ 0x27
 8007348:	dc12      	bgt.n	8007370 <shell_run+0xf4>
					h_shell->drv.transmit(&c, 1);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8007350:	f107 020b 	add.w	r2, r7, #11
 8007354:	2101      	movs	r1, #1
 8007356:	4610      	mov	r0, r2
 8007358:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	1c5a      	adds	r2, r3, #1
 800735e:	613a      	str	r2, [r7, #16]
 8007360:	7af9      	ldrb	r1, [r7, #11]
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	4413      	add	r3, r2
 8007366:	460a      	mov	r2, r1
 8007368:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 800736c:	e000      	b.n	8007370 <shell_run+0xf4>
				break;
 800736e:	bf00      	nop
		while(reading) {
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d193      	bne.n	800729e <shell_run+0x22>
 8007376:	e000      	b.n	800737a <shell_run+0xfe>
			if (xQueueReceive(uartQueue, &c, portMAX_DELAY)!= pdTRUE){break;}
 8007378:	bf00      	nop
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8007380:	4619      	mov	r1, r3
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7ff ff0a 	bl	800719c <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8007388:	e780      	b.n	800728c <shell_run+0x10>
 800738a:	bf00      	nop
 800738c:	08007e64 	.word	0x08007e64
 8007390:	200002e8 	.word	0x200002e8
 8007394:	08007e0c 	.word	0x08007e0c
 8007398:	08007e10 	.word	0x08007e10
 800739c:	08007e60 	.word	0x08007e60

080073a0 <sniprintf>:
 80073a0:	b40c      	push	{r2, r3}
 80073a2:	b530      	push	{r4, r5, lr}
 80073a4:	4b18      	ldr	r3, [pc, #96]	@ (8007408 <sniprintf+0x68>)
 80073a6:	1e0c      	subs	r4, r1, #0
 80073a8:	681d      	ldr	r5, [r3, #0]
 80073aa:	b09d      	sub	sp, #116	@ 0x74
 80073ac:	da08      	bge.n	80073c0 <sniprintf+0x20>
 80073ae:	238b      	movs	r3, #139	@ 0x8b
 80073b0:	602b      	str	r3, [r5, #0]
 80073b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80073b6:	b01d      	add	sp, #116	@ 0x74
 80073b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073bc:	b002      	add	sp, #8
 80073be:	4770      	bx	lr
 80073c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80073c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80073c8:	f04f 0300 	mov.w	r3, #0
 80073cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80073ce:	bf14      	ite	ne
 80073d0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80073d4:	4623      	moveq	r3, r4
 80073d6:	9304      	str	r3, [sp, #16]
 80073d8:	9307      	str	r3, [sp, #28]
 80073da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80073de:	9002      	str	r0, [sp, #8]
 80073e0:	9006      	str	r0, [sp, #24]
 80073e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80073e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80073e8:	ab21      	add	r3, sp, #132	@ 0x84
 80073ea:	a902      	add	r1, sp, #8
 80073ec:	4628      	mov	r0, r5
 80073ee:	9301      	str	r3, [sp, #4]
 80073f0:	f000 f8aa 	bl	8007548 <_svfiprintf_r>
 80073f4:	1c43      	adds	r3, r0, #1
 80073f6:	bfbc      	itt	lt
 80073f8:	238b      	movlt	r3, #139	@ 0x8b
 80073fa:	602b      	strlt	r3, [r5, #0]
 80073fc:	2c00      	cmp	r4, #0
 80073fe:	d0da      	beq.n	80073b6 <sniprintf+0x16>
 8007400:	9b02      	ldr	r3, [sp, #8]
 8007402:	2200      	movs	r2, #0
 8007404:	701a      	strb	r2, [r3, #0]
 8007406:	e7d6      	b.n	80073b6 <sniprintf+0x16>
 8007408:	20000024 	.word	0x20000024

0800740c <memset>:
 800740c:	4402      	add	r2, r0
 800740e:	4603      	mov	r3, r0
 8007410:	4293      	cmp	r3, r2
 8007412:	d100      	bne.n	8007416 <memset+0xa>
 8007414:	4770      	bx	lr
 8007416:	f803 1b01 	strb.w	r1, [r3], #1
 800741a:	e7f9      	b.n	8007410 <memset+0x4>

0800741c <__errno>:
 800741c:	4b01      	ldr	r3, [pc, #4]	@ (8007424 <__errno+0x8>)
 800741e:	6818      	ldr	r0, [r3, #0]
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	20000024 	.word	0x20000024

08007428 <__libc_init_array>:
 8007428:	b570      	push	{r4, r5, r6, lr}
 800742a:	4d0d      	ldr	r5, [pc, #52]	@ (8007460 <__libc_init_array+0x38>)
 800742c:	4c0d      	ldr	r4, [pc, #52]	@ (8007464 <__libc_init_array+0x3c>)
 800742e:	1b64      	subs	r4, r4, r5
 8007430:	10a4      	asrs	r4, r4, #2
 8007432:	2600      	movs	r6, #0
 8007434:	42a6      	cmp	r6, r4
 8007436:	d109      	bne.n	800744c <__libc_init_array+0x24>
 8007438:	4d0b      	ldr	r5, [pc, #44]	@ (8007468 <__libc_init_array+0x40>)
 800743a:	4c0c      	ldr	r4, [pc, #48]	@ (800746c <__libc_init_array+0x44>)
 800743c:	f000 fc64 	bl	8007d08 <_init>
 8007440:	1b64      	subs	r4, r4, r5
 8007442:	10a4      	asrs	r4, r4, #2
 8007444:	2600      	movs	r6, #0
 8007446:	42a6      	cmp	r6, r4
 8007448:	d105      	bne.n	8007456 <__libc_init_array+0x2e>
 800744a:	bd70      	pop	{r4, r5, r6, pc}
 800744c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007450:	4798      	blx	r3
 8007452:	3601      	adds	r6, #1
 8007454:	e7ee      	b.n	8007434 <__libc_init_array+0xc>
 8007456:	f855 3b04 	ldr.w	r3, [r5], #4
 800745a:	4798      	blx	r3
 800745c:	3601      	adds	r6, #1
 800745e:	e7f2      	b.n	8007446 <__libc_init_array+0x1e>
 8007460:	08007ea4 	.word	0x08007ea4
 8007464:	08007ea4 	.word	0x08007ea4
 8007468:	08007ea4 	.word	0x08007ea4
 800746c:	08007ea8 	.word	0x08007ea8

08007470 <__retarget_lock_acquire_recursive>:
 8007470:	4770      	bx	lr

08007472 <__retarget_lock_release_recursive>:
 8007472:	4770      	bx	lr

08007474 <memcpy>:
 8007474:	440a      	add	r2, r1
 8007476:	4291      	cmp	r1, r2
 8007478:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800747c:	d100      	bne.n	8007480 <memcpy+0xc>
 800747e:	4770      	bx	lr
 8007480:	b510      	push	{r4, lr}
 8007482:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007486:	f803 4f01 	strb.w	r4, [r3, #1]!
 800748a:	4291      	cmp	r1, r2
 800748c:	d1f9      	bne.n	8007482 <memcpy+0xe>
 800748e:	bd10      	pop	{r4, pc}

08007490 <__ssputs_r>:
 8007490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007494:	688e      	ldr	r6, [r1, #8]
 8007496:	461f      	mov	r7, r3
 8007498:	42be      	cmp	r6, r7
 800749a:	680b      	ldr	r3, [r1, #0]
 800749c:	4682      	mov	sl, r0
 800749e:	460c      	mov	r4, r1
 80074a0:	4690      	mov	r8, r2
 80074a2:	d82d      	bhi.n	8007500 <__ssputs_r+0x70>
 80074a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074ac:	d026      	beq.n	80074fc <__ssputs_r+0x6c>
 80074ae:	6965      	ldr	r5, [r4, #20]
 80074b0:	6909      	ldr	r1, [r1, #16]
 80074b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074b6:	eba3 0901 	sub.w	r9, r3, r1
 80074ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074be:	1c7b      	adds	r3, r7, #1
 80074c0:	444b      	add	r3, r9
 80074c2:	106d      	asrs	r5, r5, #1
 80074c4:	429d      	cmp	r5, r3
 80074c6:	bf38      	it	cc
 80074c8:	461d      	movcc	r5, r3
 80074ca:	0553      	lsls	r3, r2, #21
 80074cc:	d527      	bpl.n	800751e <__ssputs_r+0x8e>
 80074ce:	4629      	mov	r1, r5
 80074d0:	f000 f958 	bl	8007784 <_malloc_r>
 80074d4:	4606      	mov	r6, r0
 80074d6:	b360      	cbz	r0, 8007532 <__ssputs_r+0xa2>
 80074d8:	6921      	ldr	r1, [r4, #16]
 80074da:	464a      	mov	r2, r9
 80074dc:	f7ff ffca 	bl	8007474 <memcpy>
 80074e0:	89a3      	ldrh	r3, [r4, #12]
 80074e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ea:	81a3      	strh	r3, [r4, #12]
 80074ec:	6126      	str	r6, [r4, #16]
 80074ee:	6165      	str	r5, [r4, #20]
 80074f0:	444e      	add	r6, r9
 80074f2:	eba5 0509 	sub.w	r5, r5, r9
 80074f6:	6026      	str	r6, [r4, #0]
 80074f8:	60a5      	str	r5, [r4, #8]
 80074fa:	463e      	mov	r6, r7
 80074fc:	42be      	cmp	r6, r7
 80074fe:	d900      	bls.n	8007502 <__ssputs_r+0x72>
 8007500:	463e      	mov	r6, r7
 8007502:	6820      	ldr	r0, [r4, #0]
 8007504:	4632      	mov	r2, r6
 8007506:	4641      	mov	r1, r8
 8007508:	f000 fb82 	bl	8007c10 <memmove>
 800750c:	68a3      	ldr	r3, [r4, #8]
 800750e:	1b9b      	subs	r3, r3, r6
 8007510:	60a3      	str	r3, [r4, #8]
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	4433      	add	r3, r6
 8007516:	6023      	str	r3, [r4, #0]
 8007518:	2000      	movs	r0, #0
 800751a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800751e:	462a      	mov	r2, r5
 8007520:	f000 fb48 	bl	8007bb4 <_realloc_r>
 8007524:	4606      	mov	r6, r0
 8007526:	2800      	cmp	r0, #0
 8007528:	d1e0      	bne.n	80074ec <__ssputs_r+0x5c>
 800752a:	6921      	ldr	r1, [r4, #16]
 800752c:	4650      	mov	r0, sl
 800752e:	f000 fb99 	bl	8007c64 <_free_r>
 8007532:	230c      	movs	r3, #12
 8007534:	f8ca 3000 	str.w	r3, [sl]
 8007538:	89a3      	ldrh	r3, [r4, #12]
 800753a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800753e:	81a3      	strh	r3, [r4, #12]
 8007540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007544:	e7e9      	b.n	800751a <__ssputs_r+0x8a>
	...

08007548 <_svfiprintf_r>:
 8007548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754c:	4698      	mov	r8, r3
 800754e:	898b      	ldrh	r3, [r1, #12]
 8007550:	061b      	lsls	r3, r3, #24
 8007552:	b09d      	sub	sp, #116	@ 0x74
 8007554:	4607      	mov	r7, r0
 8007556:	460d      	mov	r5, r1
 8007558:	4614      	mov	r4, r2
 800755a:	d510      	bpl.n	800757e <_svfiprintf_r+0x36>
 800755c:	690b      	ldr	r3, [r1, #16]
 800755e:	b973      	cbnz	r3, 800757e <_svfiprintf_r+0x36>
 8007560:	2140      	movs	r1, #64	@ 0x40
 8007562:	f000 f90f 	bl	8007784 <_malloc_r>
 8007566:	6028      	str	r0, [r5, #0]
 8007568:	6128      	str	r0, [r5, #16]
 800756a:	b930      	cbnz	r0, 800757a <_svfiprintf_r+0x32>
 800756c:	230c      	movs	r3, #12
 800756e:	603b      	str	r3, [r7, #0]
 8007570:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007574:	b01d      	add	sp, #116	@ 0x74
 8007576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800757a:	2340      	movs	r3, #64	@ 0x40
 800757c:	616b      	str	r3, [r5, #20]
 800757e:	2300      	movs	r3, #0
 8007580:	9309      	str	r3, [sp, #36]	@ 0x24
 8007582:	2320      	movs	r3, #32
 8007584:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007588:	f8cd 800c 	str.w	r8, [sp, #12]
 800758c:	2330      	movs	r3, #48	@ 0x30
 800758e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800772c <_svfiprintf_r+0x1e4>
 8007592:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007596:	f04f 0901 	mov.w	r9, #1
 800759a:	4623      	mov	r3, r4
 800759c:	469a      	mov	sl, r3
 800759e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075a2:	b10a      	cbz	r2, 80075a8 <_svfiprintf_r+0x60>
 80075a4:	2a25      	cmp	r2, #37	@ 0x25
 80075a6:	d1f9      	bne.n	800759c <_svfiprintf_r+0x54>
 80075a8:	ebba 0b04 	subs.w	fp, sl, r4
 80075ac:	d00b      	beq.n	80075c6 <_svfiprintf_r+0x7e>
 80075ae:	465b      	mov	r3, fp
 80075b0:	4622      	mov	r2, r4
 80075b2:	4629      	mov	r1, r5
 80075b4:	4638      	mov	r0, r7
 80075b6:	f7ff ff6b 	bl	8007490 <__ssputs_r>
 80075ba:	3001      	adds	r0, #1
 80075bc:	f000 80a7 	beq.w	800770e <_svfiprintf_r+0x1c6>
 80075c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075c2:	445a      	add	r2, fp
 80075c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80075c6:	f89a 3000 	ldrb.w	r3, [sl]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	f000 809f 	beq.w	800770e <_svfiprintf_r+0x1c6>
 80075d0:	2300      	movs	r3, #0
 80075d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80075d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075da:	f10a 0a01 	add.w	sl, sl, #1
 80075de:	9304      	str	r3, [sp, #16]
 80075e0:	9307      	str	r3, [sp, #28]
 80075e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80075e8:	4654      	mov	r4, sl
 80075ea:	2205      	movs	r2, #5
 80075ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075f0:	484e      	ldr	r0, [pc, #312]	@ (800772c <_svfiprintf_r+0x1e4>)
 80075f2:	f7f8 fded 	bl	80001d0 <memchr>
 80075f6:	9a04      	ldr	r2, [sp, #16]
 80075f8:	b9d8      	cbnz	r0, 8007632 <_svfiprintf_r+0xea>
 80075fa:	06d0      	lsls	r0, r2, #27
 80075fc:	bf44      	itt	mi
 80075fe:	2320      	movmi	r3, #32
 8007600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007604:	0711      	lsls	r1, r2, #28
 8007606:	bf44      	itt	mi
 8007608:	232b      	movmi	r3, #43	@ 0x2b
 800760a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800760e:	f89a 3000 	ldrb.w	r3, [sl]
 8007612:	2b2a      	cmp	r3, #42	@ 0x2a
 8007614:	d015      	beq.n	8007642 <_svfiprintf_r+0xfa>
 8007616:	9a07      	ldr	r2, [sp, #28]
 8007618:	4654      	mov	r4, sl
 800761a:	2000      	movs	r0, #0
 800761c:	f04f 0c0a 	mov.w	ip, #10
 8007620:	4621      	mov	r1, r4
 8007622:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007626:	3b30      	subs	r3, #48	@ 0x30
 8007628:	2b09      	cmp	r3, #9
 800762a:	d94b      	bls.n	80076c4 <_svfiprintf_r+0x17c>
 800762c:	b1b0      	cbz	r0, 800765c <_svfiprintf_r+0x114>
 800762e:	9207      	str	r2, [sp, #28]
 8007630:	e014      	b.n	800765c <_svfiprintf_r+0x114>
 8007632:	eba0 0308 	sub.w	r3, r0, r8
 8007636:	fa09 f303 	lsl.w	r3, r9, r3
 800763a:	4313      	orrs	r3, r2
 800763c:	9304      	str	r3, [sp, #16]
 800763e:	46a2      	mov	sl, r4
 8007640:	e7d2      	b.n	80075e8 <_svfiprintf_r+0xa0>
 8007642:	9b03      	ldr	r3, [sp, #12]
 8007644:	1d19      	adds	r1, r3, #4
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	9103      	str	r1, [sp, #12]
 800764a:	2b00      	cmp	r3, #0
 800764c:	bfbb      	ittet	lt
 800764e:	425b      	neglt	r3, r3
 8007650:	f042 0202 	orrlt.w	r2, r2, #2
 8007654:	9307      	strge	r3, [sp, #28]
 8007656:	9307      	strlt	r3, [sp, #28]
 8007658:	bfb8      	it	lt
 800765a:	9204      	strlt	r2, [sp, #16]
 800765c:	7823      	ldrb	r3, [r4, #0]
 800765e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007660:	d10a      	bne.n	8007678 <_svfiprintf_r+0x130>
 8007662:	7863      	ldrb	r3, [r4, #1]
 8007664:	2b2a      	cmp	r3, #42	@ 0x2a
 8007666:	d132      	bne.n	80076ce <_svfiprintf_r+0x186>
 8007668:	9b03      	ldr	r3, [sp, #12]
 800766a:	1d1a      	adds	r2, r3, #4
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	9203      	str	r2, [sp, #12]
 8007670:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007674:	3402      	adds	r4, #2
 8007676:	9305      	str	r3, [sp, #20]
 8007678:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800773c <_svfiprintf_r+0x1f4>
 800767c:	7821      	ldrb	r1, [r4, #0]
 800767e:	2203      	movs	r2, #3
 8007680:	4650      	mov	r0, sl
 8007682:	f7f8 fda5 	bl	80001d0 <memchr>
 8007686:	b138      	cbz	r0, 8007698 <_svfiprintf_r+0x150>
 8007688:	9b04      	ldr	r3, [sp, #16]
 800768a:	eba0 000a 	sub.w	r0, r0, sl
 800768e:	2240      	movs	r2, #64	@ 0x40
 8007690:	4082      	lsls	r2, r0
 8007692:	4313      	orrs	r3, r2
 8007694:	3401      	adds	r4, #1
 8007696:	9304      	str	r3, [sp, #16]
 8007698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800769c:	4824      	ldr	r0, [pc, #144]	@ (8007730 <_svfiprintf_r+0x1e8>)
 800769e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076a2:	2206      	movs	r2, #6
 80076a4:	f7f8 fd94 	bl	80001d0 <memchr>
 80076a8:	2800      	cmp	r0, #0
 80076aa:	d036      	beq.n	800771a <_svfiprintf_r+0x1d2>
 80076ac:	4b21      	ldr	r3, [pc, #132]	@ (8007734 <_svfiprintf_r+0x1ec>)
 80076ae:	bb1b      	cbnz	r3, 80076f8 <_svfiprintf_r+0x1b0>
 80076b0:	9b03      	ldr	r3, [sp, #12]
 80076b2:	3307      	adds	r3, #7
 80076b4:	f023 0307 	bic.w	r3, r3, #7
 80076b8:	3308      	adds	r3, #8
 80076ba:	9303      	str	r3, [sp, #12]
 80076bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076be:	4433      	add	r3, r6
 80076c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076c2:	e76a      	b.n	800759a <_svfiprintf_r+0x52>
 80076c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80076c8:	460c      	mov	r4, r1
 80076ca:	2001      	movs	r0, #1
 80076cc:	e7a8      	b.n	8007620 <_svfiprintf_r+0xd8>
 80076ce:	2300      	movs	r3, #0
 80076d0:	3401      	adds	r4, #1
 80076d2:	9305      	str	r3, [sp, #20]
 80076d4:	4619      	mov	r1, r3
 80076d6:	f04f 0c0a 	mov.w	ip, #10
 80076da:	4620      	mov	r0, r4
 80076dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076e0:	3a30      	subs	r2, #48	@ 0x30
 80076e2:	2a09      	cmp	r2, #9
 80076e4:	d903      	bls.n	80076ee <_svfiprintf_r+0x1a6>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d0c6      	beq.n	8007678 <_svfiprintf_r+0x130>
 80076ea:	9105      	str	r1, [sp, #20]
 80076ec:	e7c4      	b.n	8007678 <_svfiprintf_r+0x130>
 80076ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80076f2:	4604      	mov	r4, r0
 80076f4:	2301      	movs	r3, #1
 80076f6:	e7f0      	b.n	80076da <_svfiprintf_r+0x192>
 80076f8:	ab03      	add	r3, sp, #12
 80076fa:	9300      	str	r3, [sp, #0]
 80076fc:	462a      	mov	r2, r5
 80076fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007738 <_svfiprintf_r+0x1f0>)
 8007700:	a904      	add	r1, sp, #16
 8007702:	4638      	mov	r0, r7
 8007704:	f3af 8000 	nop.w
 8007708:	1c42      	adds	r2, r0, #1
 800770a:	4606      	mov	r6, r0
 800770c:	d1d6      	bne.n	80076bc <_svfiprintf_r+0x174>
 800770e:	89ab      	ldrh	r3, [r5, #12]
 8007710:	065b      	lsls	r3, r3, #25
 8007712:	f53f af2d 	bmi.w	8007570 <_svfiprintf_r+0x28>
 8007716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007718:	e72c      	b.n	8007574 <_svfiprintf_r+0x2c>
 800771a:	ab03      	add	r3, sp, #12
 800771c:	9300      	str	r3, [sp, #0]
 800771e:	462a      	mov	r2, r5
 8007720:	4b05      	ldr	r3, [pc, #20]	@ (8007738 <_svfiprintf_r+0x1f0>)
 8007722:	a904      	add	r1, sp, #16
 8007724:	4638      	mov	r0, r7
 8007726:	f000 f91b 	bl	8007960 <_printf_i>
 800772a:	e7ed      	b.n	8007708 <_svfiprintf_r+0x1c0>
 800772c:	08007e67 	.word	0x08007e67
 8007730:	08007e71 	.word	0x08007e71
 8007734:	00000000 	.word	0x00000000
 8007738:	08007491 	.word	0x08007491
 800773c:	08007e6d 	.word	0x08007e6d

08007740 <sbrk_aligned>:
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	4e0f      	ldr	r6, [pc, #60]	@ (8007780 <sbrk_aligned+0x40>)
 8007744:	460c      	mov	r4, r1
 8007746:	6831      	ldr	r1, [r6, #0]
 8007748:	4605      	mov	r5, r0
 800774a:	b911      	cbnz	r1, 8007752 <sbrk_aligned+0x12>
 800774c:	f000 fa7a 	bl	8007c44 <_sbrk_r>
 8007750:	6030      	str	r0, [r6, #0]
 8007752:	4621      	mov	r1, r4
 8007754:	4628      	mov	r0, r5
 8007756:	f000 fa75 	bl	8007c44 <_sbrk_r>
 800775a:	1c43      	adds	r3, r0, #1
 800775c:	d103      	bne.n	8007766 <sbrk_aligned+0x26>
 800775e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007762:	4620      	mov	r0, r4
 8007764:	bd70      	pop	{r4, r5, r6, pc}
 8007766:	1cc4      	adds	r4, r0, #3
 8007768:	f024 0403 	bic.w	r4, r4, #3
 800776c:	42a0      	cmp	r0, r4
 800776e:	d0f8      	beq.n	8007762 <sbrk_aligned+0x22>
 8007770:	1a21      	subs	r1, r4, r0
 8007772:	4628      	mov	r0, r5
 8007774:	f000 fa66 	bl	8007c44 <_sbrk_r>
 8007778:	3001      	adds	r0, #1
 800777a:	d1f2      	bne.n	8007762 <sbrk_aligned+0x22>
 800777c:	e7ef      	b.n	800775e <sbrk_aligned+0x1e>
 800777e:	bf00      	nop
 8007780:	20001588 	.word	0x20001588

08007784 <_malloc_r>:
 8007784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007788:	1ccd      	adds	r5, r1, #3
 800778a:	f025 0503 	bic.w	r5, r5, #3
 800778e:	3508      	adds	r5, #8
 8007790:	2d0c      	cmp	r5, #12
 8007792:	bf38      	it	cc
 8007794:	250c      	movcc	r5, #12
 8007796:	2d00      	cmp	r5, #0
 8007798:	4606      	mov	r6, r0
 800779a:	db01      	blt.n	80077a0 <_malloc_r+0x1c>
 800779c:	42a9      	cmp	r1, r5
 800779e:	d904      	bls.n	80077aa <_malloc_r+0x26>
 80077a0:	230c      	movs	r3, #12
 80077a2:	6033      	str	r3, [r6, #0]
 80077a4:	2000      	movs	r0, #0
 80077a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007880 <_malloc_r+0xfc>
 80077ae:	f000 f9f5 	bl	8007b9c <__malloc_lock>
 80077b2:	f8d8 3000 	ldr.w	r3, [r8]
 80077b6:	461c      	mov	r4, r3
 80077b8:	bb44      	cbnz	r4, 800780c <_malloc_r+0x88>
 80077ba:	4629      	mov	r1, r5
 80077bc:	4630      	mov	r0, r6
 80077be:	f7ff ffbf 	bl	8007740 <sbrk_aligned>
 80077c2:	1c43      	adds	r3, r0, #1
 80077c4:	4604      	mov	r4, r0
 80077c6:	d158      	bne.n	800787a <_malloc_r+0xf6>
 80077c8:	f8d8 4000 	ldr.w	r4, [r8]
 80077cc:	4627      	mov	r7, r4
 80077ce:	2f00      	cmp	r7, #0
 80077d0:	d143      	bne.n	800785a <_malloc_r+0xd6>
 80077d2:	2c00      	cmp	r4, #0
 80077d4:	d04b      	beq.n	800786e <_malloc_r+0xea>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	4639      	mov	r1, r7
 80077da:	4630      	mov	r0, r6
 80077dc:	eb04 0903 	add.w	r9, r4, r3
 80077e0:	f000 fa30 	bl	8007c44 <_sbrk_r>
 80077e4:	4581      	cmp	r9, r0
 80077e6:	d142      	bne.n	800786e <_malloc_r+0xea>
 80077e8:	6821      	ldr	r1, [r4, #0]
 80077ea:	1a6d      	subs	r5, r5, r1
 80077ec:	4629      	mov	r1, r5
 80077ee:	4630      	mov	r0, r6
 80077f0:	f7ff ffa6 	bl	8007740 <sbrk_aligned>
 80077f4:	3001      	adds	r0, #1
 80077f6:	d03a      	beq.n	800786e <_malloc_r+0xea>
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	442b      	add	r3, r5
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	f8d8 3000 	ldr.w	r3, [r8]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	bb62      	cbnz	r2, 8007860 <_malloc_r+0xdc>
 8007806:	f8c8 7000 	str.w	r7, [r8]
 800780a:	e00f      	b.n	800782c <_malloc_r+0xa8>
 800780c:	6822      	ldr	r2, [r4, #0]
 800780e:	1b52      	subs	r2, r2, r5
 8007810:	d420      	bmi.n	8007854 <_malloc_r+0xd0>
 8007812:	2a0b      	cmp	r2, #11
 8007814:	d917      	bls.n	8007846 <_malloc_r+0xc2>
 8007816:	1961      	adds	r1, r4, r5
 8007818:	42a3      	cmp	r3, r4
 800781a:	6025      	str	r5, [r4, #0]
 800781c:	bf18      	it	ne
 800781e:	6059      	strne	r1, [r3, #4]
 8007820:	6863      	ldr	r3, [r4, #4]
 8007822:	bf08      	it	eq
 8007824:	f8c8 1000 	streq.w	r1, [r8]
 8007828:	5162      	str	r2, [r4, r5]
 800782a:	604b      	str	r3, [r1, #4]
 800782c:	4630      	mov	r0, r6
 800782e:	f000 f9bb 	bl	8007ba8 <__malloc_unlock>
 8007832:	f104 000b 	add.w	r0, r4, #11
 8007836:	1d23      	adds	r3, r4, #4
 8007838:	f020 0007 	bic.w	r0, r0, #7
 800783c:	1ac2      	subs	r2, r0, r3
 800783e:	bf1c      	itt	ne
 8007840:	1a1b      	subne	r3, r3, r0
 8007842:	50a3      	strne	r3, [r4, r2]
 8007844:	e7af      	b.n	80077a6 <_malloc_r+0x22>
 8007846:	6862      	ldr	r2, [r4, #4]
 8007848:	42a3      	cmp	r3, r4
 800784a:	bf0c      	ite	eq
 800784c:	f8c8 2000 	streq.w	r2, [r8]
 8007850:	605a      	strne	r2, [r3, #4]
 8007852:	e7eb      	b.n	800782c <_malloc_r+0xa8>
 8007854:	4623      	mov	r3, r4
 8007856:	6864      	ldr	r4, [r4, #4]
 8007858:	e7ae      	b.n	80077b8 <_malloc_r+0x34>
 800785a:	463c      	mov	r4, r7
 800785c:	687f      	ldr	r7, [r7, #4]
 800785e:	e7b6      	b.n	80077ce <_malloc_r+0x4a>
 8007860:	461a      	mov	r2, r3
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	42a3      	cmp	r3, r4
 8007866:	d1fb      	bne.n	8007860 <_malloc_r+0xdc>
 8007868:	2300      	movs	r3, #0
 800786a:	6053      	str	r3, [r2, #4]
 800786c:	e7de      	b.n	800782c <_malloc_r+0xa8>
 800786e:	230c      	movs	r3, #12
 8007870:	6033      	str	r3, [r6, #0]
 8007872:	4630      	mov	r0, r6
 8007874:	f000 f998 	bl	8007ba8 <__malloc_unlock>
 8007878:	e794      	b.n	80077a4 <_malloc_r+0x20>
 800787a:	6005      	str	r5, [r0, #0]
 800787c:	e7d6      	b.n	800782c <_malloc_r+0xa8>
 800787e:	bf00      	nop
 8007880:	2000158c 	.word	0x2000158c

08007884 <_printf_common>:
 8007884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007888:	4616      	mov	r6, r2
 800788a:	4698      	mov	r8, r3
 800788c:	688a      	ldr	r2, [r1, #8]
 800788e:	690b      	ldr	r3, [r1, #16]
 8007890:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007894:	4293      	cmp	r3, r2
 8007896:	bfb8      	it	lt
 8007898:	4613      	movlt	r3, r2
 800789a:	6033      	str	r3, [r6, #0]
 800789c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80078a0:	4607      	mov	r7, r0
 80078a2:	460c      	mov	r4, r1
 80078a4:	b10a      	cbz	r2, 80078aa <_printf_common+0x26>
 80078a6:	3301      	adds	r3, #1
 80078a8:	6033      	str	r3, [r6, #0]
 80078aa:	6823      	ldr	r3, [r4, #0]
 80078ac:	0699      	lsls	r1, r3, #26
 80078ae:	bf42      	ittt	mi
 80078b0:	6833      	ldrmi	r3, [r6, #0]
 80078b2:	3302      	addmi	r3, #2
 80078b4:	6033      	strmi	r3, [r6, #0]
 80078b6:	6825      	ldr	r5, [r4, #0]
 80078b8:	f015 0506 	ands.w	r5, r5, #6
 80078bc:	d106      	bne.n	80078cc <_printf_common+0x48>
 80078be:	f104 0a19 	add.w	sl, r4, #25
 80078c2:	68e3      	ldr	r3, [r4, #12]
 80078c4:	6832      	ldr	r2, [r6, #0]
 80078c6:	1a9b      	subs	r3, r3, r2
 80078c8:	42ab      	cmp	r3, r5
 80078ca:	dc26      	bgt.n	800791a <_printf_common+0x96>
 80078cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80078d0:	6822      	ldr	r2, [r4, #0]
 80078d2:	3b00      	subs	r3, #0
 80078d4:	bf18      	it	ne
 80078d6:	2301      	movne	r3, #1
 80078d8:	0692      	lsls	r2, r2, #26
 80078da:	d42b      	bmi.n	8007934 <_printf_common+0xb0>
 80078dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80078e0:	4641      	mov	r1, r8
 80078e2:	4638      	mov	r0, r7
 80078e4:	47c8      	blx	r9
 80078e6:	3001      	adds	r0, #1
 80078e8:	d01e      	beq.n	8007928 <_printf_common+0xa4>
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	6922      	ldr	r2, [r4, #16]
 80078ee:	f003 0306 	and.w	r3, r3, #6
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	bf02      	ittt	eq
 80078f6:	68e5      	ldreq	r5, [r4, #12]
 80078f8:	6833      	ldreq	r3, [r6, #0]
 80078fa:	1aed      	subeq	r5, r5, r3
 80078fc:	68a3      	ldr	r3, [r4, #8]
 80078fe:	bf0c      	ite	eq
 8007900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007904:	2500      	movne	r5, #0
 8007906:	4293      	cmp	r3, r2
 8007908:	bfc4      	itt	gt
 800790a:	1a9b      	subgt	r3, r3, r2
 800790c:	18ed      	addgt	r5, r5, r3
 800790e:	2600      	movs	r6, #0
 8007910:	341a      	adds	r4, #26
 8007912:	42b5      	cmp	r5, r6
 8007914:	d11a      	bne.n	800794c <_printf_common+0xc8>
 8007916:	2000      	movs	r0, #0
 8007918:	e008      	b.n	800792c <_printf_common+0xa8>
 800791a:	2301      	movs	r3, #1
 800791c:	4652      	mov	r2, sl
 800791e:	4641      	mov	r1, r8
 8007920:	4638      	mov	r0, r7
 8007922:	47c8      	blx	r9
 8007924:	3001      	adds	r0, #1
 8007926:	d103      	bne.n	8007930 <_printf_common+0xac>
 8007928:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800792c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007930:	3501      	adds	r5, #1
 8007932:	e7c6      	b.n	80078c2 <_printf_common+0x3e>
 8007934:	18e1      	adds	r1, r4, r3
 8007936:	1c5a      	adds	r2, r3, #1
 8007938:	2030      	movs	r0, #48	@ 0x30
 800793a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800793e:	4422      	add	r2, r4
 8007940:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007944:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007948:	3302      	adds	r3, #2
 800794a:	e7c7      	b.n	80078dc <_printf_common+0x58>
 800794c:	2301      	movs	r3, #1
 800794e:	4622      	mov	r2, r4
 8007950:	4641      	mov	r1, r8
 8007952:	4638      	mov	r0, r7
 8007954:	47c8      	blx	r9
 8007956:	3001      	adds	r0, #1
 8007958:	d0e6      	beq.n	8007928 <_printf_common+0xa4>
 800795a:	3601      	adds	r6, #1
 800795c:	e7d9      	b.n	8007912 <_printf_common+0x8e>
	...

08007960 <_printf_i>:
 8007960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007964:	7e0f      	ldrb	r7, [r1, #24]
 8007966:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007968:	2f78      	cmp	r7, #120	@ 0x78
 800796a:	4691      	mov	r9, r2
 800796c:	4680      	mov	r8, r0
 800796e:	460c      	mov	r4, r1
 8007970:	469a      	mov	sl, r3
 8007972:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007976:	d807      	bhi.n	8007988 <_printf_i+0x28>
 8007978:	2f62      	cmp	r7, #98	@ 0x62
 800797a:	d80a      	bhi.n	8007992 <_printf_i+0x32>
 800797c:	2f00      	cmp	r7, #0
 800797e:	f000 80d1 	beq.w	8007b24 <_printf_i+0x1c4>
 8007982:	2f58      	cmp	r7, #88	@ 0x58
 8007984:	f000 80b8 	beq.w	8007af8 <_printf_i+0x198>
 8007988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800798c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007990:	e03a      	b.n	8007a08 <_printf_i+0xa8>
 8007992:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007996:	2b15      	cmp	r3, #21
 8007998:	d8f6      	bhi.n	8007988 <_printf_i+0x28>
 800799a:	a101      	add	r1, pc, #4	@ (adr r1, 80079a0 <_printf_i+0x40>)
 800799c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079a0:	080079f9 	.word	0x080079f9
 80079a4:	08007a0d 	.word	0x08007a0d
 80079a8:	08007989 	.word	0x08007989
 80079ac:	08007989 	.word	0x08007989
 80079b0:	08007989 	.word	0x08007989
 80079b4:	08007989 	.word	0x08007989
 80079b8:	08007a0d 	.word	0x08007a0d
 80079bc:	08007989 	.word	0x08007989
 80079c0:	08007989 	.word	0x08007989
 80079c4:	08007989 	.word	0x08007989
 80079c8:	08007989 	.word	0x08007989
 80079cc:	08007b0b 	.word	0x08007b0b
 80079d0:	08007a37 	.word	0x08007a37
 80079d4:	08007ac5 	.word	0x08007ac5
 80079d8:	08007989 	.word	0x08007989
 80079dc:	08007989 	.word	0x08007989
 80079e0:	08007b2d 	.word	0x08007b2d
 80079e4:	08007989 	.word	0x08007989
 80079e8:	08007a37 	.word	0x08007a37
 80079ec:	08007989 	.word	0x08007989
 80079f0:	08007989 	.word	0x08007989
 80079f4:	08007acd 	.word	0x08007acd
 80079f8:	6833      	ldr	r3, [r6, #0]
 80079fa:	1d1a      	adds	r2, r3, #4
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	6032      	str	r2, [r6, #0]
 8007a00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007a04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007a08:	2301      	movs	r3, #1
 8007a0a:	e09c      	b.n	8007b46 <_printf_i+0x1e6>
 8007a0c:	6833      	ldr	r3, [r6, #0]
 8007a0e:	6820      	ldr	r0, [r4, #0]
 8007a10:	1d19      	adds	r1, r3, #4
 8007a12:	6031      	str	r1, [r6, #0]
 8007a14:	0606      	lsls	r6, r0, #24
 8007a16:	d501      	bpl.n	8007a1c <_printf_i+0xbc>
 8007a18:	681d      	ldr	r5, [r3, #0]
 8007a1a:	e003      	b.n	8007a24 <_printf_i+0xc4>
 8007a1c:	0645      	lsls	r5, r0, #25
 8007a1e:	d5fb      	bpl.n	8007a18 <_printf_i+0xb8>
 8007a20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007a24:	2d00      	cmp	r5, #0
 8007a26:	da03      	bge.n	8007a30 <_printf_i+0xd0>
 8007a28:	232d      	movs	r3, #45	@ 0x2d
 8007a2a:	426d      	negs	r5, r5
 8007a2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a30:	4858      	ldr	r0, [pc, #352]	@ (8007b94 <_printf_i+0x234>)
 8007a32:	230a      	movs	r3, #10
 8007a34:	e011      	b.n	8007a5a <_printf_i+0xfa>
 8007a36:	6821      	ldr	r1, [r4, #0]
 8007a38:	6833      	ldr	r3, [r6, #0]
 8007a3a:	0608      	lsls	r0, r1, #24
 8007a3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007a40:	d402      	bmi.n	8007a48 <_printf_i+0xe8>
 8007a42:	0649      	lsls	r1, r1, #25
 8007a44:	bf48      	it	mi
 8007a46:	b2ad      	uxthmi	r5, r5
 8007a48:	2f6f      	cmp	r7, #111	@ 0x6f
 8007a4a:	4852      	ldr	r0, [pc, #328]	@ (8007b94 <_printf_i+0x234>)
 8007a4c:	6033      	str	r3, [r6, #0]
 8007a4e:	bf14      	ite	ne
 8007a50:	230a      	movne	r3, #10
 8007a52:	2308      	moveq	r3, #8
 8007a54:	2100      	movs	r1, #0
 8007a56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007a5a:	6866      	ldr	r6, [r4, #4]
 8007a5c:	60a6      	str	r6, [r4, #8]
 8007a5e:	2e00      	cmp	r6, #0
 8007a60:	db05      	blt.n	8007a6e <_printf_i+0x10e>
 8007a62:	6821      	ldr	r1, [r4, #0]
 8007a64:	432e      	orrs	r6, r5
 8007a66:	f021 0104 	bic.w	r1, r1, #4
 8007a6a:	6021      	str	r1, [r4, #0]
 8007a6c:	d04b      	beq.n	8007b06 <_printf_i+0x1a6>
 8007a6e:	4616      	mov	r6, r2
 8007a70:	fbb5 f1f3 	udiv	r1, r5, r3
 8007a74:	fb03 5711 	mls	r7, r3, r1, r5
 8007a78:	5dc7      	ldrb	r7, [r0, r7]
 8007a7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a7e:	462f      	mov	r7, r5
 8007a80:	42bb      	cmp	r3, r7
 8007a82:	460d      	mov	r5, r1
 8007a84:	d9f4      	bls.n	8007a70 <_printf_i+0x110>
 8007a86:	2b08      	cmp	r3, #8
 8007a88:	d10b      	bne.n	8007aa2 <_printf_i+0x142>
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	07df      	lsls	r7, r3, #31
 8007a8e:	d508      	bpl.n	8007aa2 <_printf_i+0x142>
 8007a90:	6923      	ldr	r3, [r4, #16]
 8007a92:	6861      	ldr	r1, [r4, #4]
 8007a94:	4299      	cmp	r1, r3
 8007a96:	bfde      	ittt	le
 8007a98:	2330      	movle	r3, #48	@ 0x30
 8007a9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a9e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007aa2:	1b92      	subs	r2, r2, r6
 8007aa4:	6122      	str	r2, [r4, #16]
 8007aa6:	f8cd a000 	str.w	sl, [sp]
 8007aaa:	464b      	mov	r3, r9
 8007aac:	aa03      	add	r2, sp, #12
 8007aae:	4621      	mov	r1, r4
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	f7ff fee7 	bl	8007884 <_printf_common>
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	d14a      	bne.n	8007b50 <_printf_i+0x1f0>
 8007aba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007abe:	b004      	add	sp, #16
 8007ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	f043 0320 	orr.w	r3, r3, #32
 8007aca:	6023      	str	r3, [r4, #0]
 8007acc:	4832      	ldr	r0, [pc, #200]	@ (8007b98 <_printf_i+0x238>)
 8007ace:	2778      	movs	r7, #120	@ 0x78
 8007ad0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	6831      	ldr	r1, [r6, #0]
 8007ad8:	061f      	lsls	r7, r3, #24
 8007ada:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ade:	d402      	bmi.n	8007ae6 <_printf_i+0x186>
 8007ae0:	065f      	lsls	r7, r3, #25
 8007ae2:	bf48      	it	mi
 8007ae4:	b2ad      	uxthmi	r5, r5
 8007ae6:	6031      	str	r1, [r6, #0]
 8007ae8:	07d9      	lsls	r1, r3, #31
 8007aea:	bf44      	itt	mi
 8007aec:	f043 0320 	orrmi.w	r3, r3, #32
 8007af0:	6023      	strmi	r3, [r4, #0]
 8007af2:	b11d      	cbz	r5, 8007afc <_printf_i+0x19c>
 8007af4:	2310      	movs	r3, #16
 8007af6:	e7ad      	b.n	8007a54 <_printf_i+0xf4>
 8007af8:	4826      	ldr	r0, [pc, #152]	@ (8007b94 <_printf_i+0x234>)
 8007afa:	e7e9      	b.n	8007ad0 <_printf_i+0x170>
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	f023 0320 	bic.w	r3, r3, #32
 8007b02:	6023      	str	r3, [r4, #0]
 8007b04:	e7f6      	b.n	8007af4 <_printf_i+0x194>
 8007b06:	4616      	mov	r6, r2
 8007b08:	e7bd      	b.n	8007a86 <_printf_i+0x126>
 8007b0a:	6833      	ldr	r3, [r6, #0]
 8007b0c:	6825      	ldr	r5, [r4, #0]
 8007b0e:	6961      	ldr	r1, [r4, #20]
 8007b10:	1d18      	adds	r0, r3, #4
 8007b12:	6030      	str	r0, [r6, #0]
 8007b14:	062e      	lsls	r6, r5, #24
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	d501      	bpl.n	8007b1e <_printf_i+0x1be>
 8007b1a:	6019      	str	r1, [r3, #0]
 8007b1c:	e002      	b.n	8007b24 <_printf_i+0x1c4>
 8007b1e:	0668      	lsls	r0, r5, #25
 8007b20:	d5fb      	bpl.n	8007b1a <_printf_i+0x1ba>
 8007b22:	8019      	strh	r1, [r3, #0]
 8007b24:	2300      	movs	r3, #0
 8007b26:	6123      	str	r3, [r4, #16]
 8007b28:	4616      	mov	r6, r2
 8007b2a:	e7bc      	b.n	8007aa6 <_printf_i+0x146>
 8007b2c:	6833      	ldr	r3, [r6, #0]
 8007b2e:	1d1a      	adds	r2, r3, #4
 8007b30:	6032      	str	r2, [r6, #0]
 8007b32:	681e      	ldr	r6, [r3, #0]
 8007b34:	6862      	ldr	r2, [r4, #4]
 8007b36:	2100      	movs	r1, #0
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f7f8 fb49 	bl	80001d0 <memchr>
 8007b3e:	b108      	cbz	r0, 8007b44 <_printf_i+0x1e4>
 8007b40:	1b80      	subs	r0, r0, r6
 8007b42:	6060      	str	r0, [r4, #4]
 8007b44:	6863      	ldr	r3, [r4, #4]
 8007b46:	6123      	str	r3, [r4, #16]
 8007b48:	2300      	movs	r3, #0
 8007b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b4e:	e7aa      	b.n	8007aa6 <_printf_i+0x146>
 8007b50:	6923      	ldr	r3, [r4, #16]
 8007b52:	4632      	mov	r2, r6
 8007b54:	4649      	mov	r1, r9
 8007b56:	4640      	mov	r0, r8
 8007b58:	47d0      	blx	sl
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	d0ad      	beq.n	8007aba <_printf_i+0x15a>
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	079b      	lsls	r3, r3, #30
 8007b62:	d413      	bmi.n	8007b8c <_printf_i+0x22c>
 8007b64:	68e0      	ldr	r0, [r4, #12]
 8007b66:	9b03      	ldr	r3, [sp, #12]
 8007b68:	4298      	cmp	r0, r3
 8007b6a:	bfb8      	it	lt
 8007b6c:	4618      	movlt	r0, r3
 8007b6e:	e7a6      	b.n	8007abe <_printf_i+0x15e>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4632      	mov	r2, r6
 8007b74:	4649      	mov	r1, r9
 8007b76:	4640      	mov	r0, r8
 8007b78:	47d0      	blx	sl
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	d09d      	beq.n	8007aba <_printf_i+0x15a>
 8007b7e:	3501      	adds	r5, #1
 8007b80:	68e3      	ldr	r3, [r4, #12]
 8007b82:	9903      	ldr	r1, [sp, #12]
 8007b84:	1a5b      	subs	r3, r3, r1
 8007b86:	42ab      	cmp	r3, r5
 8007b88:	dcf2      	bgt.n	8007b70 <_printf_i+0x210>
 8007b8a:	e7eb      	b.n	8007b64 <_printf_i+0x204>
 8007b8c:	2500      	movs	r5, #0
 8007b8e:	f104 0619 	add.w	r6, r4, #25
 8007b92:	e7f5      	b.n	8007b80 <_printf_i+0x220>
 8007b94:	08007e78 	.word	0x08007e78
 8007b98:	08007e89 	.word	0x08007e89

08007b9c <__malloc_lock>:
 8007b9c:	4801      	ldr	r0, [pc, #4]	@ (8007ba4 <__malloc_lock+0x8>)
 8007b9e:	f7ff bc67 	b.w	8007470 <__retarget_lock_acquire_recursive>
 8007ba2:	bf00      	nop
 8007ba4:	20001584 	.word	0x20001584

08007ba8 <__malloc_unlock>:
 8007ba8:	4801      	ldr	r0, [pc, #4]	@ (8007bb0 <__malloc_unlock+0x8>)
 8007baa:	f7ff bc62 	b.w	8007472 <__retarget_lock_release_recursive>
 8007bae:	bf00      	nop
 8007bb0:	20001584 	.word	0x20001584

08007bb4 <_realloc_r>:
 8007bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb8:	4607      	mov	r7, r0
 8007bba:	4614      	mov	r4, r2
 8007bbc:	460d      	mov	r5, r1
 8007bbe:	b921      	cbnz	r1, 8007bca <_realloc_r+0x16>
 8007bc0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc4:	4611      	mov	r1, r2
 8007bc6:	f7ff bddd 	b.w	8007784 <_malloc_r>
 8007bca:	b92a      	cbnz	r2, 8007bd8 <_realloc_r+0x24>
 8007bcc:	f000 f84a 	bl	8007c64 <_free_r>
 8007bd0:	4625      	mov	r5, r4
 8007bd2:	4628      	mov	r0, r5
 8007bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bd8:	f000 f88e 	bl	8007cf8 <_malloc_usable_size_r>
 8007bdc:	4284      	cmp	r4, r0
 8007bde:	4606      	mov	r6, r0
 8007be0:	d802      	bhi.n	8007be8 <_realloc_r+0x34>
 8007be2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007be6:	d8f4      	bhi.n	8007bd2 <_realloc_r+0x1e>
 8007be8:	4621      	mov	r1, r4
 8007bea:	4638      	mov	r0, r7
 8007bec:	f7ff fdca 	bl	8007784 <_malloc_r>
 8007bf0:	4680      	mov	r8, r0
 8007bf2:	b908      	cbnz	r0, 8007bf8 <_realloc_r+0x44>
 8007bf4:	4645      	mov	r5, r8
 8007bf6:	e7ec      	b.n	8007bd2 <_realloc_r+0x1e>
 8007bf8:	42b4      	cmp	r4, r6
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	bf28      	it	cs
 8007c00:	4632      	movcs	r2, r6
 8007c02:	f7ff fc37 	bl	8007474 <memcpy>
 8007c06:	4629      	mov	r1, r5
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f000 f82b 	bl	8007c64 <_free_r>
 8007c0e:	e7f1      	b.n	8007bf4 <_realloc_r+0x40>

08007c10 <memmove>:
 8007c10:	4288      	cmp	r0, r1
 8007c12:	b510      	push	{r4, lr}
 8007c14:	eb01 0402 	add.w	r4, r1, r2
 8007c18:	d902      	bls.n	8007c20 <memmove+0x10>
 8007c1a:	4284      	cmp	r4, r0
 8007c1c:	4623      	mov	r3, r4
 8007c1e:	d807      	bhi.n	8007c30 <memmove+0x20>
 8007c20:	1e43      	subs	r3, r0, #1
 8007c22:	42a1      	cmp	r1, r4
 8007c24:	d008      	beq.n	8007c38 <memmove+0x28>
 8007c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c2e:	e7f8      	b.n	8007c22 <memmove+0x12>
 8007c30:	4402      	add	r2, r0
 8007c32:	4601      	mov	r1, r0
 8007c34:	428a      	cmp	r2, r1
 8007c36:	d100      	bne.n	8007c3a <memmove+0x2a>
 8007c38:	bd10      	pop	{r4, pc}
 8007c3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c42:	e7f7      	b.n	8007c34 <memmove+0x24>

08007c44 <_sbrk_r>:
 8007c44:	b538      	push	{r3, r4, r5, lr}
 8007c46:	4d06      	ldr	r5, [pc, #24]	@ (8007c60 <_sbrk_r+0x1c>)
 8007c48:	2300      	movs	r3, #0
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	4608      	mov	r0, r1
 8007c4e:	602b      	str	r3, [r5, #0]
 8007c50:	f7f9 f89c 	bl	8000d8c <_sbrk>
 8007c54:	1c43      	adds	r3, r0, #1
 8007c56:	d102      	bne.n	8007c5e <_sbrk_r+0x1a>
 8007c58:	682b      	ldr	r3, [r5, #0]
 8007c5a:	b103      	cbz	r3, 8007c5e <_sbrk_r+0x1a>
 8007c5c:	6023      	str	r3, [r4, #0]
 8007c5e:	bd38      	pop	{r3, r4, r5, pc}
 8007c60:	20001590 	.word	0x20001590

08007c64 <_free_r>:
 8007c64:	b538      	push	{r3, r4, r5, lr}
 8007c66:	4605      	mov	r5, r0
 8007c68:	2900      	cmp	r1, #0
 8007c6a:	d041      	beq.n	8007cf0 <_free_r+0x8c>
 8007c6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c70:	1f0c      	subs	r4, r1, #4
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	bfb8      	it	lt
 8007c76:	18e4      	addlt	r4, r4, r3
 8007c78:	f7ff ff90 	bl	8007b9c <__malloc_lock>
 8007c7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cf4 <_free_r+0x90>)
 8007c7e:	6813      	ldr	r3, [r2, #0]
 8007c80:	b933      	cbnz	r3, 8007c90 <_free_r+0x2c>
 8007c82:	6063      	str	r3, [r4, #4]
 8007c84:	6014      	str	r4, [r2, #0]
 8007c86:	4628      	mov	r0, r5
 8007c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c8c:	f7ff bf8c 	b.w	8007ba8 <__malloc_unlock>
 8007c90:	42a3      	cmp	r3, r4
 8007c92:	d908      	bls.n	8007ca6 <_free_r+0x42>
 8007c94:	6820      	ldr	r0, [r4, #0]
 8007c96:	1821      	adds	r1, r4, r0
 8007c98:	428b      	cmp	r3, r1
 8007c9a:	bf01      	itttt	eq
 8007c9c:	6819      	ldreq	r1, [r3, #0]
 8007c9e:	685b      	ldreq	r3, [r3, #4]
 8007ca0:	1809      	addeq	r1, r1, r0
 8007ca2:	6021      	streq	r1, [r4, #0]
 8007ca4:	e7ed      	b.n	8007c82 <_free_r+0x1e>
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	b10b      	cbz	r3, 8007cb0 <_free_r+0x4c>
 8007cac:	42a3      	cmp	r3, r4
 8007cae:	d9fa      	bls.n	8007ca6 <_free_r+0x42>
 8007cb0:	6811      	ldr	r1, [r2, #0]
 8007cb2:	1850      	adds	r0, r2, r1
 8007cb4:	42a0      	cmp	r0, r4
 8007cb6:	d10b      	bne.n	8007cd0 <_free_r+0x6c>
 8007cb8:	6820      	ldr	r0, [r4, #0]
 8007cba:	4401      	add	r1, r0
 8007cbc:	1850      	adds	r0, r2, r1
 8007cbe:	4283      	cmp	r3, r0
 8007cc0:	6011      	str	r1, [r2, #0]
 8007cc2:	d1e0      	bne.n	8007c86 <_free_r+0x22>
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	6053      	str	r3, [r2, #4]
 8007cca:	4408      	add	r0, r1
 8007ccc:	6010      	str	r0, [r2, #0]
 8007cce:	e7da      	b.n	8007c86 <_free_r+0x22>
 8007cd0:	d902      	bls.n	8007cd8 <_free_r+0x74>
 8007cd2:	230c      	movs	r3, #12
 8007cd4:	602b      	str	r3, [r5, #0]
 8007cd6:	e7d6      	b.n	8007c86 <_free_r+0x22>
 8007cd8:	6820      	ldr	r0, [r4, #0]
 8007cda:	1821      	adds	r1, r4, r0
 8007cdc:	428b      	cmp	r3, r1
 8007cde:	bf04      	itt	eq
 8007ce0:	6819      	ldreq	r1, [r3, #0]
 8007ce2:	685b      	ldreq	r3, [r3, #4]
 8007ce4:	6063      	str	r3, [r4, #4]
 8007ce6:	bf04      	itt	eq
 8007ce8:	1809      	addeq	r1, r1, r0
 8007cea:	6021      	streq	r1, [r4, #0]
 8007cec:	6054      	str	r4, [r2, #4]
 8007cee:	e7ca      	b.n	8007c86 <_free_r+0x22>
 8007cf0:	bd38      	pop	{r3, r4, r5, pc}
 8007cf2:	bf00      	nop
 8007cf4:	2000158c 	.word	0x2000158c

08007cf8 <_malloc_usable_size_r>:
 8007cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cfc:	1f18      	subs	r0, r3, #4
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bfbc      	itt	lt
 8007d02:	580b      	ldrlt	r3, [r1, r0]
 8007d04:	18c0      	addlt	r0, r0, r3
 8007d06:	4770      	bx	lr

08007d08 <_init>:
 8007d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d0a:	bf00      	nop
 8007d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d0e:	bc08      	pop	{r3}
 8007d10:	469e      	mov	lr, r3
 8007d12:	4770      	bx	lr

08007d14 <_fini>:
 8007d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d16:	bf00      	nop
 8007d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d1a:	bc08      	pop	{r3}
 8007d1c:	469e      	mov	lr, r3
 8007d1e:	4770      	bx	lr
