# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9 Final.srcs/sources_1/import/Lab 4 2D4 3D8 8M1/Decoder_2_to_4.vhd" \
"../../../../../lab4/lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../../Lab6/Lab6.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab 9 Final.srcs/sources_1/new/Register_Bank.vhd" \

# Do not sort compile order
nosort
