============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Wed Aug 28 09:53:48 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../tx_control.v
HDL-1007 : analyze verilog file ../../calculate_rx.v
HDL-1007 : analyze verilog file ../../tx_bitrate.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 17 view nodes, 30 trigger nets, 30 data nets.
KIT-1004 : Chipwatcher code = 0010010011001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=150) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=150) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=150)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=150)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=17,BUS_DIN_NUM=30,BUS_CTRL_NUM=128,BUS_WIDTH='{32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0101,32'sb0110,32'sb0111,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101,32'sb010101,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010,32'sb01010110,32'sb01100010,32'sb01101000,32'sb01101110,32'sb01110100,32'sb01111010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2284/59 useful/useless nets, 1250/48 useful/useless insts
SYN-1016 : Merged 76 instances.
SYN-1032 : 1873/28 useful/useless nets, 1677/28 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1857/16 useful/useless nets, 1665/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 474 better
SYN-1014 : Optimize round 2
SYN-1032 : 1501/45 useful/useless nets, 1309/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1537/224 useful/useless nets, 1371/35 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 292 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1950/5 useful/useless nets, 1784/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 220 (3.85), #lev = 5 (2.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 237 (3.91), #lev = 4 (1.91)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 715 instances into 237 LUTs, name keeping = 78%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 440 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.147644s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (100.7%)

RUN-1004 : used memory is 117 MB, reserved memory is 82 MB, peak memory is 122 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U6/rTX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U8/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (307 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 244 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1162 instances
RUN-0007 : 439 luts, 541 seqs, 71 mslices, 53 lslices, 25 pads, 27 brams, 0 dsps
RUN-1001 : There are total 1328 nets
RUN-1001 : 709 nets have 2 pins
RUN-1001 : 502 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     24      
RUN-1001 :   No   |  No   |  Yes  |     188     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     321     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1160 instances, 439 luts, 541 seqs, 124 slices, 25 macros(124 instances: 71 mslices 53 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 323932
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1160.
PHY-3001 : End clustering;  0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 208445, overlap = 60.75
PHY-3002 : Step(2): len = 138879, overlap = 60.75
PHY-3002 : Step(3): len = 103856, overlap = 60.75
PHY-3002 : Step(4): len = 81042.9, overlap = 60.75
PHY-3002 : Step(5): len = 69299.4, overlap = 60.75
PHY-3002 : Step(6): len = 56564.8, overlap = 60.75
PHY-3002 : Step(7): len = 46339.9, overlap = 60.75
PHY-3002 : Step(8): len = 39778.2, overlap = 60.75
PHY-3002 : Step(9): len = 36977, overlap = 60.75
PHY-3002 : Step(10): len = 34483.4, overlap = 60.75
PHY-3002 : Step(11): len = 30212.3, overlap = 60.75
PHY-3002 : Step(12): len = 29287.9, overlap = 60.75
PHY-3002 : Step(13): len = 29465.8, overlap = 60.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63512e-06
PHY-3002 : Step(14): len = 28757.8, overlap = 54
PHY-3002 : Step(15): len = 29009.5, overlap = 54
PHY-3002 : Step(16): len = 27558.3, overlap = 60.75
PHY-3002 : Step(17): len = 27385.9, overlap = 60.75
PHY-3002 : Step(18): len = 26048.7, overlap = 56.25
PHY-3002 : Step(19): len = 25841.1, overlap = 56.25
PHY-3002 : Step(20): len = 25847.6, overlap = 54.0625
PHY-3002 : Step(21): len = 25925.8, overlap = 54.0625
PHY-3002 : Step(22): len = 25816.1, overlap = 51.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27024e-06
PHY-3002 : Step(23): len = 26519.8, overlap = 49.8125
PHY-3002 : Step(24): len = 26644.9, overlap = 49.875
PHY-3002 : Step(25): len = 25874.6, overlap = 52.5312
PHY-3002 : Step(26): len = 25873.3, overlap = 50.2812
PHY-3002 : Step(27): len = 25861.7, overlap = 50.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54048e-06
PHY-3002 : Step(28): len = 25949.6, overlap = 50
PHY-3002 : Step(29): len = 25949.6, overlap = 49.9375
PHY-3002 : Step(30): len = 25966.7, overlap = 52.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.3081e-05
PHY-3002 : Step(31): len = 26127.2, overlap = 52.1875
PHY-3002 : Step(32): len = 26146.1, overlap = 52.1875
PHY-3002 : Step(33): len = 26445.6, overlap = 47.75
PHY-3002 : Step(34): len = 26894.2, overlap = 47.875
PHY-3002 : Step(35): len = 26940.5, overlap = 48
PHY-3002 : Step(36): len = 26474.7, overlap = 50.125
PHY-3002 : Step(37): len = 26406.7, overlap = 50.1875
PHY-3002 : Step(38): len = 26083.7, overlap = 50.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.96631e-06
PHY-3002 : Step(39): len = 29407.1, overlap = 16.0938
PHY-3002 : Step(40): len = 29444.5, overlap = 16.4375
PHY-3002 : Step(41): len = 28891.6, overlap = 17.7188
PHY-3002 : Step(42): len = 28953, overlap = 17.5625
PHY-3002 : Step(43): len = 28863.1, overlap = 14.5625
PHY-3002 : Step(44): len = 28742.1, overlap = 12.4688
PHY-3002 : Step(45): len = 28714, overlap = 12.1562
PHY-3002 : Step(46): len = 28486.9, overlap = 11.6562
PHY-3002 : Step(47): len = 28564.4, overlap = 11.5938
PHY-3002 : Step(48): len = 28265.2, overlap = 12.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79326e-05
PHY-3002 : Step(49): len = 28090.8, overlap = 11.7188
PHY-3002 : Step(50): len = 28163.8, overlap = 11.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.58653e-05
PHY-3002 : Step(51): len = 27909.5, overlap = 11.7812
PHY-3002 : Step(52): len = 27924.8, overlap = 11.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.79827e-06
PHY-3002 : Step(53): len = 28197, overlap = 46.9375
PHY-3002 : Step(54): len = 28197, overlap = 46.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35965e-05
PHY-3002 : Step(55): len = 28536.3, overlap = 46.75
PHY-3002 : Step(56): len = 28694.1, overlap = 46.6875
PHY-3002 : Step(57): len = 28829.2, overlap = 41.6562
PHY-3002 : Step(58): len = 29185, overlap = 42.5938
PHY-3002 : Step(59): len = 29377.3, overlap = 43.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.71931e-05
PHY-3002 : Step(60): len = 28948, overlap = 41.2188
PHY-3002 : Step(61): len = 28948, overlap = 41.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.43862e-05
PHY-3002 : Step(62): len = 29699.5, overlap = 36.0625
PHY-3002 : Step(63): len = 29925.2, overlap = 36.4375
PHY-3002 : Step(64): len = 30411.3, overlap = 31.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000108772
PHY-3002 : Step(65): len = 29791.4, overlap = 30.2812
PHY-3002 : Step(66): len = 29810.2, overlap = 30.4688
PHY-3002 : Step(67): len = 30367.5, overlap = 28.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000217545
PHY-3002 : Step(68): len = 30424.3, overlap = 26.9375
PHY-3002 : Step(69): len = 30445.3, overlap = 27
PHY-3002 : Step(70): len = 30355.4, overlap = 24.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000435089
PHY-3002 : Step(71): len = 30228.5, overlap = 23.9062
PHY-3002 : Step(72): len = 30291.4, overlap = 24.1562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000870179
PHY-3002 : Step(73): len = 30359.2, overlap = 24.25
PHY-3002 : Step(74): len = 30375.8, overlap = 24
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00157088
PHY-3002 : Step(75): len = 30404.5, overlap = 23.5
PHY-3002 : Step(76): len = 30428.5, overlap = 23.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00254169
PHY-3002 : Step(77): len = 30517, overlap = 23.9062
PHY-3002 : Step(78): len = 30581.9, overlap = 23.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00411245
PHY-3002 : Step(79): len = 30592.7, overlap = 23.3125
PHY-3002 : Step(80): len = 30592.7, overlap = 23.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00665395
PHY-3002 : Step(81): len = 30668.2, overlap = 23.2812
PHY-3002 : Step(82): len = 30694.4, overlap = 23.2812
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 58.53 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1328.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42576, over cnt = 165(0%), over = 491, worst = 15
PHY-1001 : End global iterations;  0.088172s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (177.2%)

PHY-1001 : Congestion index: top1 = 29.20, top5 = 18.16, top10 = 12.16, top15 = 8.87.
PHY-1001 : End incremental global routing;  0.142202s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (142.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6125, tnet num: 1326, tinst num: 1160, tnode num: 8257, tedge num: 10193.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.139189s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (89.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.300016s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (114.6%)

OPT-1001 : Current memory(MB): used = 174, reserve = 138, peak = 174.
OPT-1001 : End physical optimization;  0.311860s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (190.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 439 LUT to BLE ...
SYN-4008 : Packed 439 LUT and 163 SEQ to BLE.
SYN-4003 : Packing 378 remaining SEQ's ...
SYN-4005 : Packed 180 SEQ with LUT/SLICE
SYN-4006 : 121 single LUT's are left
SYN-4006 : 198 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 637/833 primitive instances ...
PHY-3001 : End packing;  0.034671s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.2%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 545 instances
RUN-1001 : 243 mslices, 244 lslices, 25 pads, 27 brams, 0 dsps
RUN-1001 : There are total 1170 nets
RUN-1001 : 502 nets have 2 pins
RUN-1001 : 546 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 543 instances, 487 slices, 25 macros(124 instances: 71 mslices 53 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 31634, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.244e-05
PHY-3002 : Step(83): len = 30761.7, overlap = 32.25
PHY-3002 : Step(84): len = 30859.3, overlap = 31.5
PHY-3002 : Step(85): len = 30802.9, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48801e-05
PHY-3002 : Step(86): len = 30583.1, overlap = 30.75
PHY-3002 : Step(87): len = 30667.4, overlap = 30.75
PHY-3002 : Step(88): len = 30857.2, overlap = 30
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.97602e-05
PHY-3002 : Step(89): len = 31148.4, overlap = 28.75
PHY-3002 : Step(90): len = 31392.4, overlap = 28.25
PHY-3002 : Step(91): len = 31591, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.165461s wall, 0.125000s user + 0.406250s system = 0.531250s CPU (321.1%)

PHY-3001 : Trial Legalized: Len = 42305.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000854247
PHY-3002 : Step(92): len = 37913.5, overlap = 6.25
PHY-3002 : Step(93): len = 36347.5, overlap = 8.75
PHY-3002 : Step(94): len = 34038.1, overlap = 11.25
PHY-3002 : Step(95): len = 33677.5, overlap = 12.75
PHY-3002 : Step(96): len = 33236.7, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00170849
PHY-3002 : Step(97): len = 33209, overlap = 14.5
PHY-3002 : Step(98): len = 33163.8, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00341699
PHY-3002 : Step(99): len = 33175.8, overlap = 14.25
PHY-3002 : Step(100): len = 33147.9, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004230s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (369.4%)

PHY-3001 : Legalized: Len = 37762.7, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 14 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 37948.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50888, over cnt = 175(0%), over = 278, worst = 5
PHY-1002 : len = 52112, over cnt = 83(0%), over = 109, worst = 4
PHY-1002 : len = 52880, over cnt = 28(0%), over = 42, worst = 4
PHY-1002 : len = 53224, over cnt = 6(0%), over = 8, worst = 3
PHY-1002 : len = 53352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.170699s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (228.8%)

PHY-1001 : Congestion index: top1 = 27.33, top5 = 19.57, top10 = 14.47, top15 = 10.91.
PHY-1001 : End incremental global routing;  0.229205s wall, 0.312500s user + 0.140625s system = 0.453125s CPU (197.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5391, tnet num: 1168, tinst num: 543, tnode num: 6938, tedge num: 9297.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.159354s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.407654s wall, 0.484375s user + 0.156250s system = 0.640625s CPU (157.1%)

OPT-1001 : Current memory(MB): used = 178, reserve = 142, peak = 178.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001546s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 985/1170.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.33, top5 = 19.57, top10 = 14.47, top15 = 10.91.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002381s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.490780s wall, 0.562500s user + 0.156250s system = 0.718750s CPU (146.5%)

RUN-1003 : finish command "place" in  3.752391s wall, 5.140625s user + 4.921875s system = 10.062500s CPU (268.2%)

RUN-1004 : used memory is 158 MB, reserved memory is 122 MB, peak memory is 179 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 545 instances
RUN-1001 : 243 mslices, 244 lslices, 25 pads, 27 brams, 0 dsps
RUN-1001 : There are total 1170 nets
RUN-1001 : 502 nets have 2 pins
RUN-1001 : 546 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5391, tnet num: 1168, tinst num: 543, tnode num: 6938, tedge num: 9297.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 243 mslices, 244 lslices, 25 pads, 27 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 718 clock pins, and constraint 1547 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 50592, over cnt = 181(0%), over = 286, worst = 5
PHY-1002 : len = 51848, over cnt = 91(0%), over = 115, worst = 4
PHY-1002 : len = 52744, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 53040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168300s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (120.7%)

PHY-1001 : Congestion index: top1 = 27.09, top5 = 19.41, top10 = 14.31, top15 = 10.83.
PHY-1001 : End global routing;  0.222117s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (112.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 173, peak = 221.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 474, reserve = 444, peak = 474.
PHY-1001 : End build detailed router design. 2.974987s wall, 2.906250s user + 0.062500s system = 2.968750s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 32192, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.006700s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 506, reserve = 477, peak = 506.
PHY-1001 : End phase 1; 1.011912s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 241392, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 478, peak = 507.
PHY-1001 : End initial routed; 2.355963s wall, 2.859375s user + 0.218750s system = 3.078125s CPU (130.7%)

PHY-1001 : Current memory(MB): used = 507, reserve = 478, peak = 507.
PHY-1001 : End phase 2; 2.356047s wall, 2.859375s user + 0.218750s system = 3.078125s CPU (130.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 240456, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.215092s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 240496, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.104092s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 240392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.024487s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.140762s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 521, reserve = 491, peak = 521.
PHY-1001 : End phase 3; 0.598096s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.3%)

PHY-1003 : Routed, final wirelength = 240392
PHY-1001 : Current memory(MB): used = 521, reserve = 492, peak = 521.
PHY-1001 : End export database. 0.009596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.8%)

PHY-1001 : End detail routing;  7.149772s wall, 7.578125s user + 0.296875s system = 7.875000s CPU (110.1%)

RUN-1003 : finish command "route" in  7.644977s wall, 8.062500s user + 0.328125s system = 8.390625s CPU (109.8%)

RUN-1004 : used memory is 457 MB, reserved memory is 427 MB, peak memory is 521 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      730   out of  19600    3.72%
#reg                      547   out of  19600    2.79%
#le                       928
  #lut only               381   out of    928   41.06%
  #reg only               198   out of    928   21.34%
  #lut&reg                349   out of    928   37.61%
#dsp                        0   out of     29    0.00%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           171
#2        CLK_500K             GCLK               mslice             cnt2_b[4]_syn_19.q0        166
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               18
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    8


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |928    |606     |124     |561     |27      |0       |
|  U1                                 |detect_module       |1      |1       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |28     |24      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |47     |42      |5       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |104    |84      |18      |22      |0       |0       |
|  U6                                 |calculate_rx        |46     |46      |0       |27      |0       |0       |
|  U7                                 |tx_bitrate          |27     |23      |4       |13      |0       |0       |
|  U8                                 |uart_tx             |25     |25      |0       |6       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |618    |339     |83      |438     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |618    |339     |83      |438     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |295    |126     |0       |289     |0       |0       |
|        reg_inst                     |register            |293    |124     |0       |287     |0       |0       |
|        tap_inst                     |tap                 |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger             |323    |213     |83      |149     |0       |0       |
|        bus_inst                     |bus_top             |90     |53      |22      |56      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |26     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |16     |7       |6       |8       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[14]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[15]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[16]$bus_nodes |bus_det             |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |14     |8       |6       |5       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det             |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |3      |1       |0       |3       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |119    |90      |29      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       477   
    #2          2       433   
    #3          3        84   
    #4          4        29   
    #5        5-10       53   
    #6        11-50      57   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.36            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 489d4debaadd24d1ecbf3d9e92da4bfde99d0429ae4f23d64cba83f689075432 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 706
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1170, pip num: 13973
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1591 valid insts, and 36759 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001000010010011001011
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.931372s wall, 16.921875s user + 0.187500s system = 17.109375s CPU (885.9%)

RUN-1004 : used memory is 460 MB, reserved memory is 437 MB, peak memory is 655 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240828_095348.log"
