<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Twilight Princess: include/dolphin/base/PPCArch.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Twilight Princess
   </div>
   <div id="projectbrief">Decompilation of The Legend of Zelda: Twilight Princess</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b778c3f297ab88300258a2935792c8cc.html">dolphin</a></li><li class="navelem"><a class="el" href="dir_79a1ec55bd3d63dbffc944250452287c.html">base</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">PPCArch.h</div></div>
</div><!--header-->
<div class="contents">
<a href="PPCArch_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef PPCARCH_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define PPCARCH_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#include &quot;<a class="code" href="types_8h.html">dolphin/types.h</a>&quot;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa445a79fc0f7373036c72d198e51f19a">   10</a></span><span class="preprocessor">#define CTR     9</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8c83bf2915bce7cee0be559d5935410d">   11</a></span><span class="preprocessor">#define XER     1</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3572ba4e929ec4380493fcfbbde0efa2">   12</a></span><span class="preprocessor">#define LR      8</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af6a680da4bd6fabcebde885b83992ffa">   14</a></span><span class="preprocessor">#define UPMC1   937</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1b0d76a73921f5b10d3a26859d56009f">   15</a></span><span class="preprocessor">#define UPMC2   938</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa15123ea5896b77558584abd669706fc">   16</a></span><span class="preprocessor">#define UPMC3   941</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6e324006abede95404a3d1067f0699f0">   17</a></span><span class="preprocessor">#define UPMC4   942</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4ce36fb487bb2275d42d46fde36df68f">   19</a></span><span class="preprocessor">#define USIA    939</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a859198e0ca1077d0a9b89df9f9a2ec1a">   21</a></span><span class="preprocessor">#define UMMCR0  936</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad2d5ee6cb76396e44b8eac1ce947237d">   22</a></span><span class="preprocessor">#define UMMCR1  940</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab2a91458de4f18cc710a35fc9652f5b5">   24</a></span><span class="preprocessor">#define HID0    1008</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab1b509b7c2f086aaf402e88dadc320fb">   25</a></span><span class="preprocessor">#define HID1    1009</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa97ce5983eeb0c13a98c115322a7545d">   27</a></span><span class="preprocessor">#define PVR     287</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa3da2383806e40d8b2351c9895117fe2">   29</a></span><span class="preprocessor">#define IBAT0U  528</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a16d686f744a11d3f28ae8c5c88633dbd">   30</a></span><span class="preprocessor">#define IBAT0L  529</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8bd9acf9a01ce46a797de9e0efd6497b">   31</a></span><span class="preprocessor">#define IBAT1U  530</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a86aa123ddc25248fdea3fc0e2ee753a3">   32</a></span><span class="preprocessor">#define IBAT1L  531</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2941a53cd275d582a54f4cb606c95f37">   33</a></span><span class="preprocessor">#define IBAT2U  532</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae79c8c9331b809cb5b3138bf3b8c009c">   34</a></span><span class="preprocessor">#define IBAT2L  533</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a17b12b719c5de186961c757735736cb9">   35</a></span><span class="preprocessor">#define IBAT3U  534</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae969b63aa657256f15b1db1bce5a3db4">   36</a></span><span class="preprocessor">#define IBAT3L  535</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac94fae80b757326b858247aff6041369">   38</a></span><span class="preprocessor">#define DBAT0U  536</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a10b56c7d3c94c1d25b2a7de08503d485">   39</a></span><span class="preprocessor">#define DBAT0L  537</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2893c74ab64e087d0795f46f5d801c84">   40</a></span><span class="preprocessor">#define DBAT1U  538</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#acd8d50474989def4b38054ef527a0118">   41</a></span><span class="preprocessor">#define DBAT1L  539</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8465b851fcf1eae5cbbf11254b6eda9d">   42</a></span><span class="preprocessor">#define DBAT2U  540</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad8ac33657dafa142e933a6eb5eac84d3">   43</a></span><span class="preprocessor">#define DBAT2L  541</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aff90733fa9b83733b7ef01dc87dc3d7d">   44</a></span><span class="preprocessor">#define DBAT3U  542</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8b7f94935800e3e50ec8d7be40d9f9dd">   45</a></span><span class="preprocessor">#define DBAT3L  543</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a80dae6a48e910b49c04a9627506cb7fd">   47</a></span><span class="preprocessor">#define SDR1    25</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1eea2db46eb96a68b9e7343563a59b48">   49</a></span><span class="preprocessor">#define SPRG0   272</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a795434bc2c7a4f79b2236025e361a601">   50</a></span><span class="preprocessor">#define SPRG1   273</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa4d4a6405be294bdeedb6fa0af2488a3">   51</a></span><span class="preprocessor">#define SPRG2   274</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9aa1e543ce261b342afa470bfb4b4fc4">   52</a></span><span class="preprocessor">#define SPRG3   275</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a39174fabdee3d62c4d87f497e0bce9c3">   54</a></span><span class="preprocessor">#define DAR     19</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6fdc775836f72baa0bb7210504c9af48">   55</a></span><span class="preprocessor">#define DSISR   18</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a641629768bc5979dc55d43f6e3e96b20">   57</a></span><span class="preprocessor">#define SRR0    26</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0766c6aa37dc5d0b38533027534dbcb2">   58</a></span><span class="preprocessor">#define SRR1    27</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5f5b770507c5f290c876b2666155cce2">   60</a></span><span class="preprocessor">#define EAR     282</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1b20d8150e88103351bfdce09432f204">   62</a></span><span class="preprocessor">#define DABR    1013</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae5c05b4db028080fcf4cf19401e21ee3">   64</a></span><span class="preprocessor">#define TBL     284</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a80c2514124ffbae03159c0ad028ea4f8">   65</a></span><span class="preprocessor">#define TBU     285</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6bda98aa5560ac8efbeba4b119cbd9e7">   67</a></span><span class="preprocessor">#define L2CR    1017</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#afe38ec6126e35e40049e27fdf4586ba5">   69</a></span><span class="preprocessor">#define DEC     22</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a46a2ea3623bde1c04cab8ae39aa41a6e">   71</a></span><span class="preprocessor">#define IABR    1010</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab10b6f7579768e112c9f4b477774c5a0">   73</a></span><span class="preprocessor">#define PMC1    953</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aeeac0c5e51e12412a5f95e03817b466c">   74</a></span><span class="preprocessor">#define PMC2    954</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa6ba83b59a29597421b37a29037554ec">   75</a></span><span class="preprocessor">#define PMC3    957</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0e3231810b202b59503713029491aeae">   76</a></span><span class="preprocessor">#define PMC4    958</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0bed5c661931f91091f2dc8ac8fd6b1d">   78</a></span><span class="preprocessor">#define SIA     955</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a57b1b93bf0725f7d55bfb49cfdd7334e">   80</a></span><span class="preprocessor">#define MMCR0   952</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a65646a6cf0bb7c32204add905409408f">   81</a></span><span class="preprocessor">#define MMCR1   956</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9554bea67b6271683b2e577233621f19">   83</a></span><span class="preprocessor">#define THRM1   1020</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa0bc4e232d39f15803b755f9c1176093">   84</a></span><span class="preprocessor">#define THRM2   1021</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2c8f5c071f5fce512ff5cbe98e18c469">   85</a></span><span class="preprocessor">#define THRM3   1022</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abdc90c112a3f03612fdb81a61b4ae1fb">   87</a></span><span class="preprocessor">#define ICTC    1019</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8a408ebcbe783eae8ff7f1f3b72830dd">   89</a></span><span class="preprocessor">#define GQR0    912</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad0dcd3cf8f5838f6c810b9509af41aa4">   90</a></span><span class="preprocessor">#define GQR1    913</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a44a527d2bf12c875152e204fc9011a68">   91</a></span><span class="preprocessor">#define GQR2    914</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a24dc138a554bfb77c7f8a28b6033e44a">   92</a></span><span class="preprocessor">#define GQR3    915</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af028676197c21c9b4ec776dcf96dffc6">   93</a></span><span class="preprocessor">#define GQR4    916</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad4d30c68e6ddf6d3c9980d05cf05bc78">   94</a></span><span class="preprocessor">#define GQR5    917</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab574c987d96c8b5c4f6005a6b59eeb3d">   95</a></span><span class="preprocessor">#define GQR6    918</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a007544dd398f238db998ec41f5f4dddb">   96</a></span><span class="preprocessor">#define GQR7    919</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae19bc597638604ac6834070a55f272b3">   98</a></span><span class="preprocessor">#define HID2    920</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad906951a517d3a19a1c3a180fefac8e0">  100</a></span><span class="preprocessor">#define WPAR    921</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0da2637bb9976482189e4ae2492d0a1d">  102</a></span><span class="preprocessor">#define DMA_U   922</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a65688ef2a5f0e2f37ac378d647732da9">  103</a></span><span class="preprocessor">#define DMA_L   923</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad4b9be5268fd83225e9124f52a7536c0">  105</a></span><span class="preprocessor">#define MSR_POW         0x00040000  </span><span class="comment">// Power Management</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa9d3ac71bfd69b60861982be42dd5d5d">  106</a></span><span class="preprocessor">#define MSR_ILE         0x00010000  </span><span class="comment">// Interrupt Little Endian</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4675abd6a577d993e36d7afe868d09ec">  107</a></span><span class="preprocessor">#define MSR_EE          0x00008000  </span><span class="comment">// external interrupt</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad4d070fa9bf5dd3bb982c85d5c94b68c">  108</a></span><span class="preprocessor">#define MSR_PR          0x00004000  </span><span class="comment">// privilege level(should be 0)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab47b61c0cd12a858c4c99638895bd750">  109</a></span><span class="preprocessor">#define MSR_FP          0x00002000  </span><span class="comment">// floating point available</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a47f02689f26390253980699e2f50eece">  110</a></span><span class="preprocessor">#define MSR_ME          0x00001000  </span><span class="comment">// machine check enable</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a97dfb8f99980d38d357931ad3c31f60b">  111</a></span><span class="preprocessor">#define MSR_FE0         0x00000800  </span><span class="comment">// floating point exception enable</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a48d9a48243b7b0da81ee90deb31900bc">  112</a></span><span class="preprocessor">#define MSR_SE          0x00000400  </span><span class="comment">// single step trace enable</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a244ebc9f905f0389d17e1ebd58af1cec">  113</a></span><span class="preprocessor">#define MSR_BE          0x00000200  </span><span class="comment">// branch trace enable</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a140da9d712c0eb169e7fb8a33c38f9bf">  114</a></span><span class="preprocessor">#define MSR_FE1         0x00000100  </span><span class="comment">// floating point exception enable</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8ef47e6ff8984d6dcdea69052ed247e6">  115</a></span><span class="preprocessor">#define MSR_IP          0x00000040  </span><span class="comment">// Exception prefix</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6925a5f32be7c59226e4458980d2dac3">  116</a></span><span class="preprocessor">#define MSR_IR          0x00000020  </span><span class="comment">// instruction relocate</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa834487559acadb50b2c4e6d67a8c330">  117</a></span><span class="preprocessor">#define MSR_DR          0x00000010  </span><span class="comment">// data relocate</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a13a7606ee8c303d568dce0793bbce984">  118</a></span><span class="preprocessor">#define MSR_PM          0x00000004  </span><span class="comment">// Performance monitor marked mode</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0960208e3de952801488883144eae96b">  119</a></span><span class="preprocessor">#define MSR_RI          0x00000002  </span><span class="comment">// Recoverable interrupt</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abc831c3d2b97e5bbead4e9ff1910c52a">  120</a></span><span class="preprocessor">#define MSR_LE          0x00000001  </span><span class="comment">// Little Endian</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aec8228666b86ac89ee94a87319564bc7">  122</a></span><span class="preprocessor">#define MSR_POW_BIT     13          </span><span class="comment">// Power Management</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a43dcc48b43b0d2daf0831ef4d7d5ace7">  123</a></span><span class="preprocessor">#define MSR_ILE_BIT     15          </span><span class="comment">// Interrupt Little Endian</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a78a4401523efdba09765cc8bdb483565">  124</a></span><span class="preprocessor">#define MSR_EE_BIT      16          </span><span class="comment">// external interrupt</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#afb70e236a003eb774e88f0d9d90052a7">  125</a></span><span class="preprocessor">#define MSR_PR_BIT      17          </span><span class="comment">// privilege level (should be 0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae4fe9c9364cea11f02e09a00c1fd6448">  126</a></span><span class="preprocessor">#define MSR_FP_BIT      18          </span><span class="comment">// floating point available</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a72ebf46382274a54d137bca800c0d3a7">  127</a></span><span class="preprocessor">#define MSR_ME_BIT      19          </span><span class="comment">// machine check enable</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5a11313421052e2431ef3c269f0c1277">  128</a></span><span class="preprocessor">#define MSR_FE0_BIT     20          </span><span class="comment">// floating point exception enable</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab4429cbf1599af17c98933c4631efbe4">  129</a></span><span class="preprocessor">#define MSR_SE_BIT      21          </span><span class="comment">// single step trace enable</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abb2c88057ae93e8acc19e068769ceea1">  130</a></span><span class="preprocessor">#define MSR_BE_BIT      22          </span><span class="comment">// branch trace enable</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a99f4ce87cc40044e1348be523cd2c096">  131</a></span><span class="preprocessor">#define MSR_FE1_BIT     23          </span><span class="comment">// floating point exception enable</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3a1eb0ed94edeb1812e2833a24eba7fe">  132</a></span><span class="preprocessor">#define MSR_IP_BIT      25          </span><span class="comment">// Exception prefix</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1ea2970a5ff8fae1ace7d4876d88212f">  133</a></span><span class="preprocessor">#define MSR_IR_BIT      26          </span><span class="comment">// instruction relocate</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5fb1b345326233955edec4b93581cb86">  134</a></span><span class="preprocessor">#define MSR_DR_BIT      27          </span><span class="comment">// data relocate</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aae0c004afa16be914560f6b6b045f38f">  135</a></span><span class="preprocessor">#define MSR_PM_BIT      29          </span><span class="comment">// Performance monitor marked mode</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a16b3c315c4ab9fb9ffe8241231fc376b">  136</a></span><span class="preprocessor">#define MSR_RI_BIT      30          </span><span class="comment">// Recoverable interrupt</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a25eafd39aa4103f7fd75feee6eb2ef76">  137</a></span><span class="preprocessor">#define MSR_LE_BIT      31          </span><span class="comment">// Little Endian</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*---------------------------------------------------------------------------*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">    HID0 bits</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ada707ac1298c50039a30112a2925b1e3">  142</a></span><span class="preprocessor">#define HID0_EMCP       0x80000000  </span><span class="comment">// Enable MCP</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9c090acadf372a20e7c59c3338f95304">  143</a></span><span class="preprocessor">#define HID0_DBP        0x40000000  </span><span class="comment">// Enable 60x bus address and data parity chk</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1291c0bceba862c5452df08e10f6fe1e">  144</a></span><span class="preprocessor">#define HID0_EBA        0x20000000  </span><span class="comment">// Enable 60x address parity checking</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a462c7e1c54c78b425b134bb25dd3cad7">  145</a></span><span class="preprocessor">#define HID0_EBD        0x10000000  </span><span class="comment">// Enable 60x data parity checking</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5a823b0ce1b343812ce776a3e559bedf">  146</a></span><span class="preprocessor">#define HID0_BCLK       0x08000000  </span><span class="comment">// CLK_OUT output enable and clk selection</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2ecd1eada7974a4e9f30898b944776eb">  147</a></span><span class="preprocessor">#define HID0_ECLK       0x02000000  </span><span class="comment">// CLK_OUT output enable and clk selection</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac951151c2ba87bdc6d0562bfaf7483a3">  148</a></span><span class="preprocessor">#define HID0_PAR        0x01000000  </span><span class="comment">// Disable !ARTRY precharge</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2f31521da481e2c4044c02053d21a0d1">  149</a></span><span class="preprocessor">#define HID0_DOZE       0x00800000  </span><span class="comment">// Doze mode enable</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6ab76e7c0f70911cdbfa3d1b752af581">  150</a></span><span class="preprocessor">#define HID0_NAP        0x00400000  </span><span class="comment">// Nap mode enable</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a162e7302c937c7f900bc5645319dafd7">  151</a></span><span class="preprocessor">#define HID0_SLEEP      0x00200000  </span><span class="comment">// Sleep mode enable</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad2ac28c0de3913a92ee6b56dbf526d58">  152</a></span><span class="preprocessor">#define HID0_DPM        0x00100000  </span><span class="comment">// Dynamic power management enable</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a31a9d3885280af22d32ad7d816c14aa4">  153</a></span><span class="preprocessor">#define HID0_NHR        0x00010000  </span><span class="comment">// Not hard reset (0 hard reset if s/w set it)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2e6925830c6ee3f61db5a537385176ae">  154</a></span><span class="preprocessor">#define HID0_ICE        0x00008000  </span><span class="comment">// Instruction cache enable</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a320c0b74fa15e5a07fd6ea0161cf2857">  155</a></span><span class="preprocessor">#define HID0_DCE        0x00004000  </span><span class="comment">// Data cache enable</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac7c552fa7780904eb125b7686a03a88f">  156</a></span><span class="preprocessor">#define HID0_ILOCK      0x00002000  </span><span class="comment">// ICache lock</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a37195544a63dafc7243cea1f9f25e693">  157</a></span><span class="preprocessor">#define HID0_DLOCK      0x00001000  </span><span class="comment">// DCache lock</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aec09120d91e6c58ea9663e4f9e0dc63b">  158</a></span><span class="preprocessor">#define HID0_ICFI       0x00000800  </span><span class="comment">// ICache flash invalidate</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2e734e07f1ec24bbdbd6d4cb821574d6">  159</a></span><span class="preprocessor">#define HID0_DCFI       0x00000400  </span><span class="comment">// DCache flash invalidate</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa641705487f6b6233429cca3438a02c2">  160</a></span><span class="preprocessor">#define HID0_SPD        0x00000200  </span><span class="comment">// Speculative cache access enable (0 enable)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2dc3276ee377317f1dd6d4b0d118997f">  161</a></span><span class="preprocessor">#define HID0_IFEM       0x00000100  </span><span class="comment">// Enable M bit on bus for Ifetch</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad307a3152e730183f23e19b50a8f19ba">  162</a></span><span class="preprocessor">#define HID0_SGE        0x00000080  </span><span class="comment">// Store gathering enable</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5d89cdf7e36cdfe78015e4d3ec6dc7d9">  163</a></span><span class="preprocessor">#define HID0_DCFA       0x00000040  </span><span class="comment">// DCache flush assist - set before a flush</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6d1852456b3d54e5eac905ffd24bebab">  164</a></span><span class="preprocessor">#define HID0_BTIC       0x00000020  </span><span class="comment">// Branch target icache enable</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a104c76ccde3e0fbb7e7626c31d7386ca">  165</a></span><span class="preprocessor">#define HID0_ABE        0x00000008  </span><span class="comment">// Address bcast enable</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a52a9df576e4a7a043bd0d66812a37bdd">  166</a></span><span class="preprocessor">#define HID0_BHT        0x00000004  </span><span class="comment">// Branch history table enable</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac188529d1e163eb8b85329356a8b5b15">  167</a></span><span class="preprocessor">#define HID0_NOOPTI     0x00000001  </span><span class="comment">// No-op Dcache touch instructions</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a59402610c1c58cb29239187d9f6e52db">  169</a></span><span class="preprocessor">#define HID0_ICE_BIT    16          </span><span class="comment">// Instruction cache enable</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a72355ac400423aebd42e49ccfb15fe00">  170</a></span><span class="preprocessor">#define HID0_DCE_BIT    17          </span><span class="comment">// Data cache enable</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2ee142c732b3eacfb1ef72f955b83655">  171</a></span><span class="preprocessor">#define HID0_ILOCK_BIT  18          </span><span class="comment">// ICache lock</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8b921c50b3db64e7a925ac61b2d0f9c6">  172</a></span><span class="preprocessor">#define HID0_DLOCK_BIT  19          </span><span class="comment">// DCache lock</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4013ad3df9d490f08e83b7df4e0cac91">  174</a></span><span class="preprocessor">#define HID2_LSQE           0x80000000  </span><span class="comment">// L/S quantize enable</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a62f4a565421d0b65cb0b8f6b088df29e">  175</a></span><span class="preprocessor">#define HID2_WPE            0x40000000  </span><span class="comment">// Write pipe enable</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a32874ce0c381617671122e83dcf23159">  176</a></span><span class="preprocessor">#define HID2_PSE            0x20000000  </span><span class="comment">// Paired single enable</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a226b9b5977d0d85c135a317c84027318">  177</a></span><span class="preprocessor">#define HID2_LCE            0x10000000  </span><span class="comment">// Locked cache enable</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad9de28d2e1a52162ea25a22a80ac92a7">  179</a></span><span class="preprocessor">#define HID2_DCHERR         0x00800000  </span><span class="comment">// ERROR: dcbz_l cache hit</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6ac38d5a3752246fd9ef580df8f6d373">  180</a></span><span class="preprocessor">#define HID2_DNCERR         0x00400000  </span><span class="comment">// ERROR: DMA access to normal cache</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1b298cd5a90df7eed9807a64724abc54">  181</a></span><span class="preprocessor">#define HID2_DCMERR         0x00200000  </span><span class="comment">// ERROR: DMA cache miss error</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab65ce7d02b061a9541cb92457a152d43">  182</a></span><span class="preprocessor">#define HID2_DQOERR         0x00100000  </span><span class="comment">// ERROR: DMA queue overflow</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a99d7310f8ec096c6cf87f10f7de15f51">  183</a></span><span class="preprocessor">#define HID2_DCHEE          0x00080000  </span><span class="comment">// dcbz_l cache hit error enable</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abc2b6493c9d72e078ffb2f1fed10aa91">  184</a></span><span class="preprocessor">#define HID2_DNCEE          0x00040000  </span><span class="comment">// DMA access to normal cache error enable</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a77b02cc2668e442326a9e92204c3ab5e">  185</a></span><span class="preprocessor">#define HID2_DCMEE          0x00020000  </span><span class="comment">// DMA cache miss error error enable</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae74ab18e5f42d2aa6b7571b1e074fdc8">  186</a></span><span class="preprocessor">#define HID2_DQOEE          0x00010000  </span><span class="comment">// DMA queue overflow error enable</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5817f705519ea1514735a87af04dd572">  188</a></span><span class="preprocessor">#define HID2_DMAQL_MASK     0x0F000000  </span><span class="comment">// DMA queue length mask</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1e95ff733ffbeda04c2c17cb43707f14">  189</a></span><span class="preprocessor">#define HID2_DMAQL_SHIFT    24          </span><span class="comment">// DMA queue shift</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2ea7db826ce2d564e4fbc686e3a6e42b">  191</a></span><span class="preprocessor">#define HID2_LSQE_BIT       0</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ade00f7f55856c38a68ab910fc92f5868">  192</a></span><span class="preprocessor">#define HID2_WPE_BIT        1</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4fa53b029682960685ab5683881fb78e">  193</a></span><span class="preprocessor">#define HID2_PSE_BIT        2</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0fad53106cc23d23c8632675248a3e7f">  194</a></span><span class="preprocessor">#define HID2_LCE_BIT        3</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa8d73b83f66db4f8466ee95d0af530e9">  196</a></span><span class="preprocessor">#define HID2_DCHERR_BIT     8</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9d46516444c52fefc3413e629269180a">  197</a></span><span class="preprocessor">#define HID2_DNCERR_BIT     9</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa243966bd0ec8bc5bb496ce9c468c5f9">  198</a></span><span class="preprocessor">#define HID2_DCMERR_BIT     10</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aba3c3334a961616c82e4938b1584ceb9">  199</a></span><span class="preprocessor">#define HID2_DQOERR_BIT     11</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad6205c30ca60b04d7853b194b0e69171">  200</a></span><span class="preprocessor">#define HID2_DCHEE_BIT      12</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae60a2c145b044a105af19aae68188cae">  201</a></span><span class="preprocessor">#define HID2_DNCEE_BIT      13</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2354f4802b47e88161586186087d122a">  202</a></span><span class="preprocessor">#define HID2_DCMEE_BIT      14</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa2bba30ee34a72769d89135d33d56c1c">  203</a></span><span class="preprocessor">#define HID2_DQOEE_BIT      15</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa59b7fed8d2d397226e6ad721519b0e7">  205</a></span><span class="preprocessor">#define GQR_LOAD_SCALE_MASK         0x3F000000  </span><span class="comment">// load scale field</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa4f2fa4c562f4255fb6e876e632e54f8">  206</a></span><span class="preprocessor">#define GQR_LOAD_TYPE_MASK          0x00070000  </span><span class="comment">// load type field</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0d869babb3a8f69515b42eb4bc61030a">  207</a></span><span class="preprocessor">#define GQR_STORE_SCALE_MASK        0x00003F00  </span><span class="comment">// store scale field</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6ae13599ce320ab4ee64fdd097843c1f">  208</a></span><span class="preprocessor">#define GQR_STORE_TYPE_MASK         0x00000007  </span><span class="comment">// store type field</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html">  210</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#ab1cb8e46fc876b97dda7160691b6ed2f">  211</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#ab1cb8e46fc876b97dda7160691b6ed2f">_pad0</a>       :2;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#ad2536a0f8f5651debad152d267fea28a">  212</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#ad2536a0f8f5651debad152d267fea28a">loadScale</a>   :6;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#a91d4846b0c24a5504edc9edb3751c9db">  213</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#a91d4846b0c24a5504edc9edb3751c9db">_pad1</a>       :5;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#a5906d9de7a2080aa1e868e2f56ce6199">  214</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#a5906d9de7a2080aa1e868e2f56ce6199">loadType</a>    :3;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#a978c71befc11d4a2d0f44b12f70ba4cf">  215</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#a978c71befc11d4a2d0f44b12f70ba4cf">_pad2</a>       :2;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#a7b73ea6842db1fa0d4fdbc20eb6c41e9">  216</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#a7b73ea6842db1fa0d4fdbc20eb6c41e9">storeScale</a>  :6;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#af12537447604a056a17e8f1945788804">  217</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#af12537447604a056a17e8f1945788804">_pad3</a>       :5;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structPPC__GQR__t.html#a7a18619b32da7dcbe75254906f88b028">  218</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__GQR__t.html#a7a18619b32da7dcbe75254906f88b028">storeType</a>   :3;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>} <a class="code hl_struct" href="structPPC__GQR__t.html">PPC_GQR_t</a>;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="unionPPC__GQR__u.html">  221</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="unionPPC__GQR__u.html#a3c0408b9e5f49113ee8749cb0e42ef7b">  222</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>         <a class="code hl_variable" href="unionPPC__GQR__u.html#a3c0408b9e5f49113ee8749cb0e42ef7b">val</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="unionPPC__GQR__u.html#aa9fd6571e02a84b3b59449fc5dcc9a91">  223</a></span>    <a class="code hl_struct" href="structPPC__GQR__t.html">PPC_GQR_t</a>   <a class="code hl_variable" href="unionPPC__GQR__u.html#aa9fd6571e02a84b3b59449fc5dcc9a91">f</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>} <a class="code hl_union" href="unionPPC__GQR__u.html">PPC_GQR_u</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a952e291c1cba72e97c70ca0b0190b150">  227</a></span><span class="preprocessor">#define DMA_U_ADDR_MASK             0xFFFFFFE0  </span><span class="comment">// Start addr in memory</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3a3942987857a7a51a8aaa421f1469f2">  228</a></span><span class="preprocessor">#define DMA_U_LEN_U_MASK            0x0000001F  </span><span class="comment">// lines to transfer (U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a50ea4ccaa7a32317884e3cdd16a031cd">  230</a></span><span class="preprocessor">#define DMA_L_LC_ADDR_MASK          0xFFFFFFE0  </span><span class="comment">// Start addr in LC</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae2811cf9edb26a1296f93ef440046413">  231</a></span><span class="preprocessor">#define DMA_L_LOAD                  0x00000010  </span><span class="comment">// 0 - store, 1 - load</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8708cd6c0717a9b0dc03f48a5cb67c1d">  232</a></span><span class="preprocessor">#define DMA_L_STORE                 0x00000000  </span><span class="comment">// 0 - store, 1 - load</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a53faf9c5373990760c302be00a5de242">  233</a></span><span class="preprocessor">#define DMA_L_LEN_MASK              0x0000000C  </span><span class="comment">// lines to transfer (L)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad872156620412c4f25501cac278c760f">  234</a></span><span class="preprocessor">#define DMA_L_TRIGGER               0x00000002  </span><span class="comment">// 0 - cmd inactive, 1 - cmd rdy</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a71a1915b82ac478ad646999f8f7c14cd">  235</a></span><span class="preprocessor">#define DMA_L_FLUSH                 0x00000001  </span><span class="comment">// 1 - Flush DMA queue</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structPPC__DMA__U__t.html">  237</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structPPC__DMA__U__t.html#ae19038b6f1305ea5eac74c839aa1370d">  238</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__U__t.html#ae19038b6f1305ea5eac74c839aa1370d">memAddr</a>     :27;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structPPC__DMA__U__t.html#a6f199c21b0db709c6a195936067af7a5">  239</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__U__t.html#a6f199c21b0db709c6a195936067af7a5">dmaLenU</a>     :5;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>} <a class="code hl_struct" href="structPPC__DMA__U__t.html">PPC_DMA_U_t</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="unionPPC__DMA__U__u.html">  242</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="unionPPC__DMA__U__u.html#ae2eea1e88921a90e89458b5396e93d90">  243</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>             <a class="code hl_variable" href="unionPPC__DMA__U__u.html#ae2eea1e88921a90e89458b5396e93d90">val</a>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="unionPPC__DMA__U__u.html#aac6b565022bb99b795c9a1972eac3c47">  244</a></span>    <a class="code hl_struct" href="structPPC__DMA__U__t.html">PPC_DMA_U_t</a>     <a class="code hl_variable" href="unionPPC__DMA__U__u.html#aac6b565022bb99b795c9a1972eac3c47">f</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>} <a class="code hl_union" href="unionPPC__DMA__U__u.html">PPC_DMA_U_u</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html">  248</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html#a44042ae693c547c4dc48725769e2ea4b">  249</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__L__t.html#a44042ae693c547c4dc48725769e2ea4b">lcAddr</a>      :27;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html#ab90f53fdf8f296919d2c44a38ce6970f">  250</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__L__t.html#ab90f53fdf8f296919d2c44a38ce6970f">dmaLd</a>       :1;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html#a709a73b373e2ac98201d8b900ba9c460">  251</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__L__t.html#a709a73b373e2ac98201d8b900ba9c460">dmaLenL</a>     :2;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html#a3000f4dfb4890009a5ca160f6fa5bf3a">  252</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__L__t.html#a3000f4dfb4890009a5ca160f6fa5bf3a">dmaTrigger</a>  :1;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structPPC__DMA__L__t.html#a2c2343a36e1ba927e80aa0f5ea50e858">  253</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="structPPC__DMA__L__t.html#a2c2343a36e1ba927e80aa0f5ea50e858">dmaFlush</a>    :1;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>} <a class="code hl_struct" href="structPPC__DMA__L__t.html">PPC_DMA_L_t</a>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="unionPPC__DMA__L__u.html">  257</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="unionPPC__DMA__L__u.html#ab6349ef9db721cdaf8707f7f94acf59c">  258</a></span>    <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a>             <a class="code hl_variable" href="unionPPC__DMA__L__u.html#ab6349ef9db721cdaf8707f7f94acf59c">val</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="unionPPC__DMA__L__u.html#ad5f0b73a6a7c713b067786ff66715f96">  259</a></span>    <a class="code hl_struct" href="structPPC__DMA__L__t.html">PPC_DMA_L_t</a>     <a class="code hl_variable" href="unionPPC__DMA__L__u.html#ad5f0b73a6a7c713b067786ff66715f96">f</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>} <a class="code hl_union" href="unionPPC__DMA__L__u.html">PPC_DMA_L_u</a>;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a547d37b4cfcef21b52f54d7d4cf1ba07">  263</a></span><span class="preprocessor">#define WPAR_ADDR                   0xFFFFFFE0  </span><span class="comment">// 32byte gather address</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2835f0bcff44f5bce7c05ffde2ff42e9">  264</a></span><span class="preprocessor">#define WPAR_BNE                    0x00000001  </span><span class="comment">// Buffer not empty (R)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a81177be1d4b9ebe0d74b8dd082722503">  266</a></span><span class="preprocessor">#define SRR1_DMA_BIT                0x00200000</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a015f0111bef83117472f50d193e4f7a8">  267</a></span><span class="preprocessor">#define SRR1_L2DP_BIT               0x00100000</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5b87808234994307c875834dd2e5f205">  269</a></span><span class="preprocessor">#define L2CR_L2E                    0x80000000  </span><span class="comment">// L2 Enable</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#afd23247f5d4ba5556aefe4bc62b5a6ae">  270</a></span><span class="preprocessor">#define L2CR_L2PE                   0x40000000  </span><span class="comment">// L2 data parity generation and checking enable</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a72b1de2e3fdc029240533db4fc838fe7">  272</a></span><span class="preprocessor">#define L2CR_L2SIZ_256K             0x10000000  </span><span class="comment">// L2 size 256K</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3ac34a1e83b5195505ece7ffdc0c53c2">  273</a></span><span class="preprocessor">#define L2CR_L2SIZ_512K             0x20000000  </span><span class="comment">// L2 size 512</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aaa164bcae69f2c86428a7676d1164709">  274</a></span><span class="preprocessor">#define L2CR_L2SIZ_1M               0x30000000  </span><span class="comment">// L2 size 1M</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa9cceadfeef1cbb0de1d0197b89f267b">  276</a></span><span class="preprocessor">#define L2CR_L2CLK_1_0              0x02000000  </span><span class="comment">// L2 clock ratio 1</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a7500b4e1cf28be44eb513d09ebf8aedf">  277</a></span><span class="preprocessor">#define L2CR_L2CLK_1_5              0x04000000  </span><span class="comment">// L2 clock ratio 1.5</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a57a9745a2aa880cd9c96f752968c5afb">  278</a></span><span class="preprocessor">#define L2CR_L2CLK_2_0              0x08000000  </span><span class="comment">// L2 clock ratio 2</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac15ed02671df54d3449202a4f3683fbf">  279</a></span><span class="preprocessor">#define L2CR_L2CLK_2_5              0x0A000000  </span><span class="comment">// L2 clock ratio 2.5</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a58a10ae7527b02d3359264381932f1a4">  280</a></span><span class="preprocessor">#define L2CR_L2CLK_3_0              0x0C000000  </span><span class="comment">// L2 clock ratio 3</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab670e889a192d70447ee7aef409b01eb">  282</a></span><span class="preprocessor">#define L2CR_RAM_FLOW_THRU_BURST    0x00000000  </span><span class="comment">// L2 RAM type flow-through sync. burst SRAM</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a40771127ff50c7de7ef2872bebc23103">  283</a></span><span class="preprocessor">#define L2CR_RAM_PIPELINE_BURST     0x01000000  </span><span class="comment">// L2 RAM type pipelined sync. burst SRAM</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2060f48c3e80bd3e9654c35fd9508b29">  284</a></span><span class="preprocessor">#define L2CR_RAM_PIPELINE_LATE      0x01800000  </span><span class="comment">// L2 RAM type pipelined sync. late-write SRAM</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aceb254638079405478ff43cef813b5a2">  286</a></span><span class="preprocessor">#define L2CR_L2DO                   0x00400000  </span><span class="comment">// Data only</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2166ee60b757428749c01677dc851068">  287</a></span><span class="preprocessor">#define L2CR_L2I                    0x00200000  </span><span class="comment">// Global invalidate</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a46b150bc911a83bffdd7443c2d1d894b">  288</a></span><span class="preprocessor">#define L2CR_L2CTL                  0x00100000  </span><span class="comment">// ZZ enable</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1a789b38dd269e366ba79072cf834e52">  289</a></span><span class="preprocessor">#define L2CR_L2WT                   0x00080000  </span><span class="comment">// L2 write through</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa9031322b686c02724c88dba5e5fdb32">  290</a></span><span class="preprocessor">#define L2CR_L2TS                   0x00040000  </span><span class="comment">// L2 test support</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab0a596fff8533332741fa1c1231304c6">  292</a></span><span class="preprocessor">#define L2CR_L2OH_0_5               0x00000000  </span><span class="comment">// L2 output hold 0.5 ns</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0ca8ed6601bc32cfc667db65babc414e">  293</a></span><span class="preprocessor">#define L2CR_L2OH_1_0               0x00010000  </span><span class="comment">// L2 output hold 1.0 ns</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abcfb5be11da04f969d233846853fd6c0">  295</a></span><span class="preprocessor">#define L2CR_L2SL                   0x00008000  </span><span class="comment">// L2 DLL slow</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#add72544778c13cbeb417d0b68e55cb61">  296</a></span><span class="preprocessor">#define L2CR_L2DF                   0x00004000  </span><span class="comment">// L2 differential clock</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aac4169f5da0c6fb9bb0846f1b90f7cd6">  297</a></span><span class="preprocessor">#define L2CR_L2BYP                  0x00002000  </span><span class="comment">// L2 DLL bypass</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad8d34dfe07d7d82f370d0011013d4b02">  298</a></span><span class="preprocessor">#define L2CR_L2CS                   0x00000200  </span><span class="comment">// L2 clock stop</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a78124993fb273fb4bdac4e4eb2374dcd">  299</a></span><span class="preprocessor">#define L2CR_L2DRO                  0x00000100  </span><span class="comment">// L2 DLL rollover checkstop enable</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af26ab05c4d77faefe16966791a71a230">  300</a></span><span class="preprocessor">#define L2CR_L2CTR_MASK             0x000000FE  </span><span class="comment">// L2 counter value mask</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#afa83012d1f90a45259a86fe9600fee20">  301</a></span><span class="preprocessor">#define L2CR_L2IP                   0x00000001  </span><span class="comment">// L2 global invalidate in progress</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abdde652cd5b69a632fe9cba0d8a6cc65">  303</a></span><span class="preprocessor">#define MMCR0_DIS                   0x80000000  </span><span class="comment">// Disables counting unconditionally</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#adc54b9fe08cf2628d09c45e949604eda">  304</a></span><span class="preprocessor">#define MMCR0_DP                    0x40000000  </span><span class="comment">// Disables counting while in supervisor mode</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa21de3922d6987b09d4d69caf250962a">  305</a></span><span class="preprocessor">#define MMCR0_DU                    0x20000000  </span><span class="comment">// Disables counting while in user mode</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a46576d1399e6b41e56371f859113d0db">  306</a></span><span class="preprocessor">#define MMCR0_DMS                   0x10000000  </span><span class="comment">// Disables counting while MSR[PM] is set</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af97557abd17fdb0114a988a3e04b3181">  307</a></span><span class="preprocessor">#define MMCR0_DMR                   0x08000000  </span><span class="comment">// Disables counting while MSR[PM] is zero</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a86ccdd436359763d8a6328b38974eaed">  308</a></span><span class="preprocessor">#define MMCR0_ENINT                 0x04000000  </span><span class="comment">// Enables performance monitor interrupt signaling</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#acf118a7f5af0cd3a27755208d8bcd3c4">  309</a></span><span class="preprocessor">#define MMCR0_DISCOUNT              0x02000000  </span><span class="comment">// Disables counting of PMCn when a performance monitor interrupt is signaled or...</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a7afa2187f2023cebecc6809cd9138825">  310</a></span><span class="preprocessor">#define MMCR0_RTCSELECT_MASK        0x01800000  </span><span class="comment">// 64-bit time base, bit selection enable</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af2e702216a391cc615ce2b16818fb9c5">  311</a></span><span class="preprocessor">#define MMCR0_RTCSELECT_63          0x00000000  </span><span class="comment">// Pick bit 63 to count</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a66619aa1568300f2f1c760153b8c1283">  312</a></span><span class="preprocessor">#define MMCR0_RTCSELECT_55          0x00800000  </span><span class="comment">// Pick bit 55 to count</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae87b5d7bc53623e5b227fc5ad9bd98cc">  313</a></span><span class="preprocessor">#define MMCR0_RTCSELECT_51          0x01000000  </span><span class="comment">// Pick bit 51 to count</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af577230c0729920b3644f3a7929459b8">  314</a></span><span class="preprocessor">#define MMCR0_RTCSELECT_47          0x01800000  </span><span class="comment">// Pick bit 47 to count</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab51fd92c70162dec6d69ea06785c0699">  315</a></span><span class="preprocessor">#define MMCR0_INTONBITTRANS         0x00400000  </span><span class="comment">// Causes interrupt signaling on bit transition from off to on</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aabae2f059f31a433366c6dfc06ba2971">  316</a></span><span class="preprocessor">#define MMCR0_THRESHOLD_MASK        0x003F0000  </span><span class="comment">// Threshold value</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa18c7fe376157313db62eb7dfca9b3d7">  317</a></span><span class="preprocessor">#define MMCR0_THRESHOLD(n)          ((n) &lt;&lt; 16) </span><span class="comment">// Threshold value (0 - 63)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a315b1270c13f52127cdb6fe9b742ed86">  318</a></span><span class="preprocessor">#define MMCR0_PMC1INTCONTROL        0x00008000  </span><span class="comment">// Enables interrupt signaling due to PMC1 counter overflow</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac6f9cb93f25d19c704c49ee1bd946417">  319</a></span><span class="preprocessor">#define MMCR0_PMC2INTCONTROL        0x00004000  </span><span class="comment">// Enables interrupt signaling due to PMC2-PMC4 counter overflow</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aedd04f54eeddb649e1837b2faa9a1328">  320</a></span><span class="preprocessor">#define MMCR0_PMCTRIGGER            0x00002000  </span><span class="comment">// Can be used to trigger counting of PMC2-PMC4 after PMC1 has overflowed or...</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a51aeda27728008a2264d2a0cbe3204c1">  321</a></span><span class="preprocessor">#define MMCR0_PMC1SELECT_MASK       0x00001FC0  </span><span class="comment">// PMC1 input selector</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a781491739d1c94195e53146d26db285d">  322</a></span><span class="preprocessor">#define MMCR0_PMC2SELECT_MASK       0x0000003F  </span><span class="comment">// PMC2 input selector</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5e8ab8f039897f529b608f29c6de7c42">  324</a></span><span class="preprocessor">#define MMCR1_PMC3SELECT_MASK       0xF8000000  </span><span class="comment">// PMC3 input selector</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aac42d6ecafac22f1a4f09ded799aee83">  325</a></span><span class="preprocessor">#define MMCR1_PMC4SELECT_MASK       0x07C00000  </span><span class="comment">// PMC4 input selector</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4b00313f33bfe22fce3934746bf35a1b">  327</a></span><span class="preprocessor">#define PMC1_OV                     0x80000000  </span><span class="comment">// Overflow</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a51194e5fcb2580407e93041a394421af">  328</a></span><span class="preprocessor">#define PMC1_COUNTER                0x7FFFFFFF  </span><span class="comment">// Counter value</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a13a7462412464d8f5ac2ce9131d5515b">  329</a></span><span class="preprocessor">#define PMC2_OV                     0x80000000  </span><span class="comment">// Overflow</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a858671cce5c771588063bb904bb64ee9">  330</a></span><span class="preprocessor">#define PMC2_COUNTER                0x7FFFFFFF  </span><span class="comment">// Counter value</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1890e0efa16f32a93caf02a91f9277c0">  331</a></span><span class="preprocessor">#define PMC3_OV                     0x80000000  </span><span class="comment">// Overflow</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a445ced3411b19753f02e7d5ca52cc7af">  332</a></span><span class="preprocessor">#define PMC3_COUNTER                0x7FFFFFFF  </span><span class="comment">// Counter value</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4fb82b7b48daff3ec29de76d073e8338">  333</a></span><span class="preprocessor">#define PMC4_OV                     0x80000000  </span><span class="comment">// Overflow</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a39d8348ba58781ce40dbac95ecffc9c6">  334</a></span><span class="preprocessor">#define PMC4_COUNTER                0x7FFFFFFF  </span><span class="comment">// Counter value</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*---------------------------------------------------------------------------*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">    PMC1 Events</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a7229ab2b1d298457661087deda419cf0">  339</a></span><span class="preprocessor">#define MMCR0_PMC1_HOLD             0x00000000  </span><span class="comment">// Register holds current value</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af511232b1ac774ba747b603968883b8b">  340</a></span><span class="preprocessor">#define MMCR0_PMC1_CYCLE            0x00000040  </span><span class="comment">// Processor cycles</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4077e0ef58cf7b619367ae7866590cc3">  341</a></span><span class="preprocessor">#define MMCR0_PMC1_INSTRUCTION      0x00000080  </span><span class="comment">// # of instructions completed.</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aad05869800903ab743f7a607e1598405">  342</a></span><span class="preprocessor">#define MMCR0_PMC1_TRANSITION       0x000000C0  </span><span class="comment">// # of transitions for 0 to 1</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af06a59c3b0d68a00bd44122ee031e2f6">  343</a></span><span class="preprocessor">#define MMCR0_PMC1_DISPATCHED       0x00000100  </span><span class="comment">// # of instructions dispatched</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6d12f497591ff9b5d256fa1e09fc8be1">  344</a></span><span class="preprocessor">#define MMCR0_PMC1_EIEIO            0x00000140  </span><span class="comment">// # of eieio instructions completed</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aaa928513da16b360b7da2183a40c82b4">  345</a></span><span class="preprocessor">#define MMCR0_PMC1_ITLB_CYCLE       0x00000180  </span><span class="comment">// # of cycles spent performing table search op. for the ITLB</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a63a528f18f193964a005107ba0918a3f">  346</a></span><span class="preprocessor">#define MMCR0_PMC1_L2_HIT           0x000001C0  </span><span class="comment">// # of access that hit the L2.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a40d0ec3340adf1ad180271076b937682">  347</a></span><span class="preprocessor">#define MMCR0_PMC1_EA               0x00000200  </span><span class="comment">// # of valid instruction EAs delivered to the memory subsystem</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a69e6ea43de38e8e86240da36a8d43570">  348</a></span><span class="preprocessor">#define MMCR0_PMC1_IABR             0x00000240  </span><span class="comment">// # of time the address of an instruction matches the IABR</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a82547801b072ff520c00347dd4036668">  349</a></span><span class="preprocessor">#define MMCR0_PMC1_L1_MISS          0x00000280  </span><span class="comment">// # of loads that miss the L1</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8350548c8a8c0bc76c99ceab04414a66">  350</a></span><span class="preprocessor">#define MMCR0_PMC1_Bx_UNRESOLVED    0x000002C0  </span><span class="comment">// # of branches that are unresolved when processed</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#acf790050aa4d8282a0e86595b6b4e7b1">  351</a></span><span class="preprocessor">#define MMCR0_PMC1_Bx_STALL_CYCLE   0x00000300  </span><span class="comment">// # of cycles that dispatcher stalls due to a second</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                                                <span class="comment">//      unresolved branch in the instruction stream</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab7d3c8f955afa53465ec1fa455f3043c">  353</a></span><span class="preprocessor">#define MMCR0_PMC1_IC_FETCH_MISS    0x00000340  </span><span class="comment">// # of times an instruction fetch missed the L1 Icache</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5d34f6d5b84b4b10e58d68e020f9b156">  354</a></span><span class="preprocessor">#define MMCR0_PMC2_HOLD             0x00000000  </span><span class="comment">// Register holds current value</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a21fd72489df6f5a458f94b4ae93a7c15">  355</a></span><span class="preprocessor">#define MMCR0_PMC2_CYCLE            0x00000001  </span><span class="comment">// Processor cycles</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#adffab84674fc01a71cadd3c1aed48688">  356</a></span><span class="preprocessor">#define MMCR0_PMC2_INSTRUCTION      0x00000002  </span><span class="comment">// # of instructions completed</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af45343bfb18e6762ca0b76a9d232d772">  357</a></span><span class="preprocessor">#define MMCR0_PMC2_TRANSITION       0x00000003  </span><span class="comment">// # of time-base (lower) bit transitions</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aba243b3a519d02e00101fc27942ecb75">  358</a></span><span class="preprocessor">#define MMCR0_PMC2_DISPATCHED       0x00000004  </span><span class="comment">// # of instructions dispatched</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aaf8aa79c68940cf50c269034205e4fb9">  359</a></span><span class="preprocessor">#define MMCR0_PMC2_IC_MISS          0x00000005  </span><span class="comment">// # of L1 instruction cache misses</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a681e3808e984154f69630d810a9f6baf">  360</a></span><span class="preprocessor">#define MMCR0_PMC2_ITLB_MISS        0x00000006  </span><span class="comment">// # of ITLB misses</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aab0484b07711b48754bf911355f5648e">  361</a></span><span class="preprocessor">#define MMCR0_PMC2_L2_I_MISS        0x00000007  </span><span class="comment">// # of L2 instruction misses</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a48df7e30aca6bceceeaf68a589dc7322">  362</a></span><span class="preprocessor">#define MMCR0_PMC2_Bx_FALL_TROUGH   0x00000008  </span><span class="comment">// # of fall-through branches</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab52d00c39e72ff7408af7b224ac1e404">  363</a></span><span class="preprocessor">#define MMCR0_PMC2_PR_SWITCH        0x00000009  </span><span class="comment">// # of MSR[PR] bit toggles</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8b68004022a768f515567460d43a45d9">  364</a></span><span class="preprocessor">#define MMCR0_PMC2_RESERVED_LOAD    0x0000000A  </span><span class="comment">// # of reserved loads completed</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af4dbf5b31ac0d8496c25348e4f7cb074">  365</a></span><span class="preprocessor">#define MMCR0_PMC2_LOAD_STORE       0x0000000B  </span><span class="comment">// # of completed loads and stores</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5353002c7522315cdee83b58bf4e6873">  366</a></span><span class="preprocessor">#define MMCR0_PMC2_SNOOP            0x0000000C  </span><span class="comment">// # of snoops</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8c0123d191fccea74f8746f1fbae2cd7">  367</a></span><span class="preprocessor">#define MMCR0_PMC2_L1_CASTOUT       0x0000000D  </span><span class="comment">// # of L1 castouts to L2</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#adbdebab46083aa7eeb05245b437e574e">  368</a></span><span class="preprocessor">#define MMCR0_PMC2_SYSTEM           0x0000000E  </span><span class="comment">// # of completed system unit instructions</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a29333e4cccb3bd56b9c4287892ffb43d">  369</a></span><span class="preprocessor">#define MMCR0_PMC2_IC_FETCH_MISS    0x0000000F  </span><span class="comment">// # of instruction fetch misses in the L1</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a79269b234c5b3568dcd94aa6dd1553c1">  370</a></span><span class="preprocessor">#define MMCR0_PMC2_Bx_OUT_OF_ORDER  0x00000010  </span><span class="comment">// # of branches allowing out-of-order execution</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">/*---------------------------------------------------------------------------*</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">    PMC3 Events</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> *---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a836ecbd29e6e494d68505394a2a2466c">  375</a></span><span class="preprocessor">#define MMCR1_PMC3_HOLD             0x00000000  </span><span class="comment">// Register holds current value</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9785d4ec340e24a5c560a68d3f9824f8">  376</a></span><span class="preprocessor">#define MMCR1_PMC3_CYCLE            0x08000000  </span><span class="comment">// Processor cycles</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a301f048472c70a5203daea460db4479b">  377</a></span><span class="preprocessor">#define MMCR1_PMC3_INSTRUCTION      0x10000000  </span><span class="comment">// # of instructions completed</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a37fb0a848b21bdcfa83658bb874d92f0">  378</a></span><span class="preprocessor">#define MMCR1_PMC3_TRANSITION       0x18000000  </span><span class="comment">// # of time-base (lower) bit transitions</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a319aa7fde5f682f9c74083a402b67fed">  379</a></span><span class="preprocessor">#define MMCR1_PMC3_DISPATCHED       0x20000000  </span><span class="comment">// # of instructions dispatched</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a306ee5e4c4f8d6a406e9ea0afd29918f">  380</a></span><span class="preprocessor">#define MMCR1_PMC3_DC_MISS          0x28000000  </span><span class="comment">// # of L1 data cache misses</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a261dc8880e5aa11566c04e8fff7a6af1">  381</a></span><span class="preprocessor">#define MMCR1_PMC3_DTLB_MISS        0x30000000  </span><span class="comment">// # of DTLB misses</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abfd83c12cc22728120b09a23bdd37c7e">  382</a></span><span class="preprocessor">#define MMCR1_PMC3_L2_D_MISS        0x38000000  </span><span class="comment">// # of L2 data misses</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a7b2872de37b0dffd33aa4e65481acde2">  383</a></span><span class="preprocessor">#define MMCR1_PMC3_Bx_TAKEN         0x40000000  </span><span class="comment">// # predicted branches that were taken</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aedeb4e1edce1dd7c6b47b732ae21251c">  384</a></span><span class="preprocessor">#define MMCR1_PMC3_PM_SWITCH        0x48000000  </span><span class="comment">// # of transitions between marked and unmarked processes</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6b9fdf8a8dd15cc459b54ac9b32422b1">  385</a></span><span class="preprocessor">#define MMCR1_PMC3_COND_STORE       0x50000000  </span><span class="comment">// # of store conditional instructions completed</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad73ee19c14da4ae5658390fe6f53412a">  386</a></span><span class="preprocessor">#define MMCR1_PMC3_FPU              0x58000000  </span><span class="comment">// # of instructions completed from the FPU</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a766f73211f47099350aed03b0f5dfa3a">  387</a></span><span class="preprocessor">#define MMCR1_PMC3_L2_SNOOP_CASTOUT 0x60000000  </span><span class="comment">// # of L2 castout caused by snoops to modified lines</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa16ee5e2f171cf451d0fd4e7e9cbd5af">  388</a></span><span class="preprocessor">#define MMCR1_PMC3_L2_HIT           0x68000000  </span><span class="comment">// # of cache operations that hit in the L2 cache</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a686c218178c88bfa053b7a06db058ec5">  389</a></span><span class="preprocessor">#define MMCR1_PMC3_L1_MISS_CYCLE    0x78000000  </span><span class="comment">// # of cycles generated by L1 load misses</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a088f02b09dfd918779bebc2c5e7355c0">  390</a></span><span class="preprocessor">#define MMCR1_PMC3_Bx_SECOND        0x80000000  </span><span class="comment">// # of branches in the second speculative branch</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                                                <span class="comment">//   resolved correctly</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af5b51b05f6d5b65eb4107dd8aeab21f4">  392</a></span><span class="preprocessor">#define MMCR1_PMC3_BPU_LR_CR        0x88000000  </span><span class="comment">// # of cycles the BPU stalls due to LR or CR unresolved</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                                                <span class="comment">//   dependencies</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a331d1ea6818e8dc1000e852cac2efd4e">  395</a></span><span class="preprocessor">#define MMCR1_PMC4_HOLD             0x00000000  </span><span class="comment">// Register holds current value</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3f093fa642faf995baa9c1f69661e1f7">  396</a></span><span class="preprocessor">#define MMCR1_PMC4_CYCLE            0x00400000  </span><span class="comment">// Processor cycles</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a11cd843342a83253efbbc809b327dcbb">  397</a></span><span class="preprocessor">#define MMCR1_PMC4_INSTRUCTION      0x00800000  </span><span class="comment">// # of instructions completed</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0d632ea89fcfed0cf0ba37100e654fc7">  398</a></span><span class="preprocessor">#define MMCR1_PMC4_TRANSITION       0x00C00000  </span><span class="comment">// # of time-base (lower) bit transitions</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a6f91ac9e500fb5b3cffe26d46ab2d699">  399</a></span><span class="preprocessor">#define MMCR1_PMC4_DISPATCHED       0x01000000  </span><span class="comment">// # of instructions dispatched</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa420023110d60089d26572b2e6670d57">  400</a></span><span class="preprocessor">#define MMCR1_PMC4_L2_CASTOUT       0x01400000  </span><span class="comment">// # of L2 castouts</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aa9a87523edb6152d195aa4e381a98e54">  401</a></span><span class="preprocessor">#define MMCR1_PMC4_DTLB_CYCLE       0x01800000  </span><span class="comment">// # of cycles spent performing table searches for DTLB accesses</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab81f1fee46e72ae51636dfb8b99149db">  402</a></span><span class="preprocessor">#define MMCR1_PMC4_Bx_MISSED        0x02000000  </span><span class="comment">// # of mispredicted branches</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a75bad7fe74b23c0afba32c16d0208f25">  403</a></span><span class="preprocessor">#define MMCR1_PMC4_COND_STORE_INT   0x02800000  </span><span class="comment">// # of store conditional instructions completed</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                                                <span class="comment">//   with reservation intact</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0372ae719d32fbd86272ca1407a0f308">  405</a></span><span class="preprocessor">#define MMCR1_PMC4_SYNC             0x02C00000  </span><span class="comment">// # of completed sync instructions</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a123d243ce30943c009aa16673d1aaf3a">  406</a></span><span class="preprocessor">#define MMCR1_PMC4_SNOOP_RETRY      0x03000000  </span><span class="comment">// # of snoop request retries</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abd26b86a383612aef910d705476ce3f9">  407</a></span><span class="preprocessor">#define MMCR1_PMC4_INTEGER          0x03400000  </span><span class="comment">// # of completed integer operations</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aaef362a974a8b8620eb63494513234c8">  408</a></span><span class="preprocessor">#define MMCR1_PMC4_BPU_THIRD        0x03800000  </span><span class="comment">// # of cycles the BPU cannot process new branches</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                                                <span class="comment">//   due to having two unresolved branches</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aab21f58253bb2cc53dc9f122904844f2">  410</a></span><span class="preprocessor">#define MMCR1_PMC4_DC_MISS          0x07C00000  </span><span class="comment">// # of L1 data cache misses</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/*---------------------------------------------------------------------------*</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">    FPSCR bits</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> *---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#ifndef FPSCR_FX</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a17dff8bfd4421b6ebc7de65adf5cdc78">  416</a></span><span class="preprocessor">#define FPSCR_FX            0x80000000  </span><span class="comment">// Exception summary</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a61c8fc83ccfb480f0b03d8e040d6785d">  417</a></span><span class="preprocessor">#define FPSCR_FEX           0x40000000  </span><span class="comment">// Enabled exception summary</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a27d68fb66cfe6482956e7866853acc96">  418</a></span><span class="preprocessor">#define FPSCR_VX            0x20000000  </span><span class="comment">// Invalid operation</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a790d61776c68eef6ec08ca5dbf4d9e9b">  419</a></span><span class="preprocessor">#define FPSCR_OX            0x10000000  </span><span class="comment">// Overflow exception</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a611edafb9b18ee232d3a523e4674c14f">  420</a></span><span class="preprocessor">#define FPSCR_UX            0x08000000  </span><span class="comment">// Underflow exception</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ae03aea5b9fad96ade014c5b122e453ff">  421</a></span><span class="preprocessor">#define FPSCR_ZX            0x04000000  </span><span class="comment">// Zero divide exception</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a25f00a4257fc784197e8fdf5ecb91d4f">  422</a></span><span class="preprocessor">#define FPSCR_XX            0x02000000  </span><span class="comment">// Inexact exception</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#acf3f9910a9ac28a73a99a6ea5d59db7e">  423</a></span><span class="preprocessor">#define FPSCR_VXSNAN        0x01000000  </span><span class="comment">// SNaN</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a03577ac8f54de467ba33389c627daba5">  424</a></span><span class="preprocessor">#define FPSCR_VXISI         0x00800000  </span><span class="comment">// Infinity - Infinity</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a11280d5d4416b0a0d4a64bc939f904c1">  425</a></span><span class="preprocessor">#define FPSCR_VXIDI         0x00400000  </span><span class="comment">// Infinity / Infinity</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a4e11fa96cca2a59f6e7067c1a8d81997">  426</a></span><span class="preprocessor">#define FPSCR_VXZDZ         0x00200000  </span><span class="comment">// 0 / 0</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a483bd6fe6d930bf6affef5c181795743">  427</a></span><span class="preprocessor">#define FPSCR_VXIMZ         0x00100000  </span><span class="comment">// Infinity * 0</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ad0ad18e83f7ba73888af538d3f94e5a8">  428</a></span><span class="preprocessor">#define FPSCR_VXVC          0x00080000  </span><span class="comment">// Invalid compare</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aac3b0d049c8cafd4baa46dd2223aca93">  429</a></span><span class="preprocessor">#define FPSCR_FR            0x00040000  </span><span class="comment">// Fraction rounded</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a63d18bfd0f7892129187d0bdf11fe4ec">  430</a></span><span class="preprocessor">#define FPSCR_FI            0x00020000  </span><span class="comment">// Fraction inexact</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#afc1cd87ed1d21e94d728245fe6acffcd">  431</a></span><span class="preprocessor">#define FPSCR_VXSOFT        0x00000400  </span><span class="comment">// Software request</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a66dc81f9c81f5bf4a2a23555cecaba71">  432</a></span><span class="preprocessor">#define FPSCR_VXSQRT        0x00000200  </span><span class="comment">// Invalid square root</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9b45a59791300c33a09558f6cc55a4c0">  433</a></span><span class="preprocessor">#define FPSCR_VXCVI         0x00000100  </span><span class="comment">// Invalid integer convert</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3f5dcceee15e4c6ef264c2f2b2e28bce">  434</a></span><span class="preprocessor">#define FPSCR_VE            0x00000080  </span><span class="comment">// Invalid operation exception enable</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1ea6ef941c0ef17be7ad6b9b3cf63477">  435</a></span><span class="preprocessor">#define FPSCR_OE            0x00000040  </span><span class="comment">// Overflow exception enable</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a5a73c335cf8ee14ec623843e5bc6de32">  436</a></span><span class="preprocessor">#define FPSCR_UE            0x00000020  </span><span class="comment">// Underflow exception enable</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a77fde01e36f13fd8228854157b7f08f1">  437</a></span><span class="preprocessor">#define FPSCR_ZE            0x00000010  </span><span class="comment">// Zero divide exception enable</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#adbcd79dfe7f32e03002f0680aa68b3d1">  438</a></span><span class="preprocessor">#define FPSCR_XE            0x00000008  </span><span class="comment">// Inexact exception enable</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a1f344c3b414c933d8fad227dcda9ddb5">  439</a></span><span class="preprocessor">#define FPSCR_NI            0x00000004  </span><span class="comment">// Non-IEEE mode</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#ifndef FPSCR_FX_BIT</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2f924db74d06369978f5eaaee5bf1cf8">  443</a></span><span class="preprocessor">#define FPSCR_FX_BIT        0           </span><span class="comment">// Exception summary</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a0b6f52225da0d9304063a16cf79ec727">  444</a></span><span class="preprocessor">#define FPSCR_FEX_BIT       1           </span><span class="comment">// Enabled exception summary</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a619ccf7ed3fbd690250de7c227c11b62">  445</a></span><span class="preprocessor">#define FPSCR_VX_BIT        2           </span><span class="comment">// Invalid operation</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a781237f66e8f89f372aa5455b19ff8e2">  446</a></span><span class="preprocessor">#define FPSCR_OX_BIT        3           </span><span class="comment">// Overflow exception</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#acafdb14f0f9b5433a070fa7fd956bee9">  447</a></span><span class="preprocessor">#define FPSCR_UX_BIT        4           </span><span class="comment">// Underflow exception</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aca305a7e6620a8c81cae0dafe73c819a">  448</a></span><span class="preprocessor">#define FPSCR_ZX_BIT        5           </span><span class="comment">// Zero divide exception</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a747e3892a119fd10088690d38eb22aec">  449</a></span><span class="preprocessor">#define FPSCR_XX_BIT        6           </span><span class="comment">// Inexact exception</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a9ea34f0d27e517e265fa2a4d1d59d9f6">  450</a></span><span class="preprocessor">#define FPSCR_VXSNAN_BIT    7           </span><span class="comment">// SNaN</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a596f39b676345d12c1f691e7609503a9">  451</a></span><span class="preprocessor">#define FPSCR_VXISI_BIT     8           </span><span class="comment">// Infinity - Infinity</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af22024d730455d0c486c3b38ec98518e">  452</a></span><span class="preprocessor">#define FPSCR_VXIDI_BIT     9           </span><span class="comment">// Infinity / Infinity</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#aefe9f0c6ed00c5f5dc81f38ccba84982">  453</a></span><span class="preprocessor">#define FPSCR_VXZDZ_BIT     10          </span><span class="comment">// 0 / 0</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#abbe515605a837dedc19b5c30c92b208d">  454</a></span><span class="preprocessor">#define FPSCR_VXIMZ_BIT     11          </span><span class="comment">// Infinity * 0</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3edaad1e3be6d03dac7e19b731e90d24">  455</a></span><span class="preprocessor">#define FPSCR_VXVC_BIT      12          </span><span class="comment">// Invalid compare</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a3021f0a04b8a0b7877ce2e0da93b5dad">  456</a></span><span class="preprocessor">#define FPSCR_FR_BIT        13          </span><span class="comment">// Fraction rounded</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a15910c63b30a820940f0d0764809a1e9">  457</a></span><span class="preprocessor">#define FPSCR_FI_BIT        14          </span><span class="comment">// Fraction inexact</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a93f3192b889e490444368a906a9a3f09">  458</a></span><span class="preprocessor">#define FPSCR_VXSOFT_BIT    21          </span><span class="comment">// Software request</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ab4b963a17ef0c0e462fe16e6f6d52fcf">  459</a></span><span class="preprocessor">#define FPSCR_VXSQRT_BIT    22          </span><span class="comment">// Invalid square root</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a04cbf5c7dbace7876cf4ff4e0c87581c">  460</a></span><span class="preprocessor">#define FPSCR_VXCVI_BIT     23          </span><span class="comment">// Invalid integer convert</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#af324dda10cf4217e3c9d512aa110a5e1">  461</a></span><span class="preprocessor">#define FPSCR_VE_BIT        24          </span><span class="comment">// Invalid operation exception enable</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a8678c0247fd63d117225004133ad4386">  462</a></span><span class="preprocessor">#define FPSCR_OE_BIT        25          </span><span class="comment">// Overflow exception enable</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#ac480dbf76d046b4c5be76c7602932565">  463</a></span><span class="preprocessor">#define FPSCR_UE_BIT        26          </span><span class="comment">// Underflow exception enable</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a807fbe4ade54e7c3c27cf533e0e6b117">  464</a></span><span class="preprocessor">#define FPSCR_ZE_BIT        27          </span><span class="comment">// Zero divide exception enable</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a168116035227e4c304ad986eb3a921a8">  465</a></span><span class="preprocessor">#define FPSCR_XE_BIT        28          </span><span class="comment">// Inexact exception enable</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="PPCArch_8h.html#a2334b61e90fc0127f427fc7f332c59ec">  466</a></span><span class="preprocessor">#define FPSCR_NI_BIT        29          </span><span class="comment">// Non-IEEE mode</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_function" href="PPCArch_8h.html#a0a10d22d6a6e6c74533d72ecbf5f1f40">PPCMfmsr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a9cbad2d51cb382a5888ccf9987fc2ba2">PPCMtmsr</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newMSR);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_function" href="PPCArch_8h.html#a26d4f0b187644d6d3a969ee7038f7cab">PPCMfhid0</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#ae8832be1e1d23e1a295fc0eb1936e31e">PPCMthid0</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newHID0);</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_function" href="PPCArch_8h.html#a4e9d9020b9ff371e3c7a740cdc54abf7">PPCMfl2cr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a7043c1e02221cb17a2f7645ffb598fb3">PPCMtl2cr</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newL2cr);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a4ddcb5113c07853914cf445065bcf55a">PPCMtdec</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newDec);</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#aad0aa63e970b709be6b6e82a63e27e99">PPCSync</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#ae0d060212049f23f2d795ac6d5a02d7e">PPCHalt</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#ae72d44a0e211de64334307aa7775fe26">PPCMtmmcr0</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newMmcr0);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#ac310e84b1b7be6dcafe61e2a9ef767d8">PPCMtmmcr1</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newMmcr1);</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#adfa07ada4d541ce31b85127dc0997651">PPCMtpmc1</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newPmc1);</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#ac495c3b8a968a791ebca7d87ecdc05b1">PPCMtpmc2</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newPmc2);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#aeaa4bd8e4f19bb9117d6269effe3b441">PPCMtpmc3</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newPmc3);</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#ab1690cfe670b313a2051e1fc244e3e65">PPCMtpmc4</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newPmc4);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_function" href="PPCArch_8h.html#a2c1655bc07ba2dee3d5df3a1e79c9d98">PPCMffpscr</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a3b9f0f5cbc071ace7a3693a42fda96bb">PPCMtfpscr</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newFPSCR);</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_function" href="PPCArch_8h.html#abc3627cc7ee5878d952d47ac99028ee4">PPCMfhid2</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="keywordtype">void</span> <a class="code hl_function" href="OS_8c.html#a8bb6cbdf45abd9a5006bba1c144ccc21">PPCMthid2</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newhid2);</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a42cf4e0d9f2029ce5e200a2d0389fab3">PPCMtwpar</a>(<span class="keyword">register</span> <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> newwpar);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#a689cb96cddf478b488b9c932f7d87f5b">PPCDisableSpeculation</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="keywordtype">void</span> <a class="code hl_function" href="PPCArch_8h.html#aed094ab524a35d8cc0de3c49b3d28564">PPCSetFpNonIEEEMode</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="unionFpscrUnion.html">  492</a></span><span class="keyword">union </span><a class="code hl_union" href="unionFpscrUnion.html">FpscrUnion</a> {</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="unionFpscrUnion.html#a6ad45d0551f3488a76d20da4253b1fd3">  493</a></span>    <a class="code hl_typedef" href="types_8h.html#a94dab5770726ccbef8c7d026cfbdf8e5">f64</a> <a class="code hl_variable" href="unionFpscrUnion.html#a6ad45d0551f3488a76d20da4253b1fd3">f</a>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="unionFpscrUnion.html#ab4e6f240762b9e5f0e53f71c92c98a39">  495</a></span>        <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="unionFpscrUnion.html#ab4e6f240762b9e5f0e53f71c92c98a39">fpscr_pad</a>;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="unionFpscrUnion.html#a79654c3e17cc539e7f980bfc5ea81d3d">  496</a></span>        <a class="code hl_typedef" href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a> <a class="code hl_variable" href="unionFpscrUnion.html#a79654c3e17cc539e7f980bfc5ea81d3d">fpscr</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="unionFpscrUnion.html#a94c4e81a41b47c507fb512e354aca612">  497</a></span>    }   <a class="code hl_variable" href="unionFpscrUnion.html#a94c4e81a41b47c507fb512e354aca612">u</a>;</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>};</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>};</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#endif </span><span class="comment">/* PPCARCH_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aOS_8c_html_a8bb6cbdf45abd9a5006bba1c144ccc21"><div class="ttname"><a href="OS_8c.html#a8bb6cbdf45abd9a5006bba1c144ccc21">PPCMthid2</a></div><div class="ttdeci">void PPCMthid2()</div></div>
<div class="ttc" id="aOS_8c_html_ab1690cfe670b313a2051e1fc244e3e65"><div class="ttname"><a href="OS_8c.html#ab1690cfe670b313a2051e1fc244e3e65">PPCMtpmc4</a></div><div class="ttdeci">void PPCMtpmc4()</div></div>
<div class="ttc" id="aOS_8c_html_ac310e84b1b7be6dcafe61e2a9ef767d8"><div class="ttname"><a href="OS_8c.html#ac310e84b1b7be6dcafe61e2a9ef767d8">PPCMtmmcr1</a></div><div class="ttdeci">void PPCMtmmcr1()</div></div>
<div class="ttc" id="aOS_8c_html_ac495c3b8a968a791ebca7d87ecdc05b1"><div class="ttname"><a href="OS_8c.html#ac495c3b8a968a791ebca7d87ecdc05b1">PPCMtpmc2</a></div><div class="ttdeci">void PPCMtpmc2()</div></div>
<div class="ttc" id="aOS_8c_html_adfa07ada4d541ce31b85127dc0997651"><div class="ttname"><a href="OS_8c.html#adfa07ada4d541ce31b85127dc0997651">PPCMtpmc1</a></div><div class="ttdeci">void PPCMtpmc1()</div></div>
<div class="ttc" id="aOS_8c_html_ae72d44a0e211de64334307aa7775fe26"><div class="ttname"><a href="OS_8c.html#ae72d44a0e211de64334307aa7775fe26">PPCMtmmcr0</a></div><div class="ttdeci">void PPCMtmmcr0()</div></div>
<div class="ttc" id="aOS_8c_html_aeaa4bd8e4f19bb9117d6269effe3b441"><div class="ttname"><a href="OS_8c.html#aeaa4bd8e4f19bb9117d6269effe3b441">PPCMtpmc3</a></div><div class="ttdeci">void PPCMtpmc3()</div></div>
<div class="ttc" id="aPPCArch_8h_html_a0a10d22d6a6e6c74533d72ecbf5f1f40"><div class="ttname"><a href="PPCArch_8h.html#a0a10d22d6a6e6c74533d72ecbf5f1f40">PPCMfmsr</a></div><div class="ttdeci">u32 PPCMfmsr(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:5</div></div>
<div class="ttc" id="aPPCArch_8h_html_a26d4f0b187644d6d3a969ee7038f7cab"><div class="ttname"><a href="PPCArch_8h.html#a26d4f0b187644d6d3a969ee7038f7cab">PPCMfhid0</a></div><div class="ttdeci">u32 PPCMfhid0(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:19</div></div>
<div class="ttc" id="aPPCArch_8h_html_a2c1655bc07ba2dee3d5df3a1e79c9d98"><div class="ttname"><a href="PPCArch_8h.html#a2c1655bc07ba2dee3d5df3a1e79c9d98">PPCMffpscr</a></div><div class="ttdeci">u32 PPCMffpscr(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:115</div></div>
<div class="ttc" id="aPPCArch_8h_html_a3b9f0f5cbc071ace7a3693a42fda96bb"><div class="ttname"><a href="PPCArch_8h.html#a3b9f0f5cbc071ace7a3693a42fda96bb">PPCMtfpscr</a></div><div class="ttdeci">void PPCMtfpscr(register u32 newFPSCR)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:127</div></div>
<div class="ttc" id="aPPCArch_8h_html_a42cf4e0d9f2029ce5e200a2d0389fab3"><div class="ttname"><a href="PPCArch_8h.html#a42cf4e0d9f2029ce5e200a2d0389fab3">PPCMtwpar</a></div><div class="ttdeci">void PPCMtwpar(register u32 newwpar)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:154</div></div>
<div class="ttc" id="aPPCArch_8h_html_a4ddcb5113c07853914cf445065bcf55a"><div class="ttname"><a href="PPCArch_8h.html#a4ddcb5113c07853914cf445065bcf55a">PPCMtdec</a></div><div class="ttdeci">void PPCMtdec(register u32 newDec)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:47</div></div>
<div class="ttc" id="aPPCArch_8h_html_a4e9d9020b9ff371e3c7a740cdc54abf7"><div class="ttname"><a href="PPCArch_8h.html#a4e9d9020b9ff371e3c7a740cdc54abf7">PPCMfl2cr</a></div><div class="ttdeci">u32 PPCMfl2cr(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:33</div></div>
<div class="ttc" id="aPPCArch_8h_html_a689cb96cddf478b488b9c932f7d87f5b"><div class="ttname"><a href="PPCArch_8h.html#a689cb96cddf478b488b9c932f7d87f5b">PPCDisableSpeculation</a></div><div class="ttdeci">void PPCDisableSpeculation(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:161</div></div>
<div class="ttc" id="aPPCArch_8h_html_a7043c1e02221cb17a2f7645ffb598fb3"><div class="ttname"><a href="PPCArch_8h.html#a7043c1e02221cb17a2f7645ffb598fb3">PPCMtl2cr</a></div><div class="ttdeci">void PPCMtl2cr(register u32 newL2cr)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:40</div></div>
<div class="ttc" id="aPPCArch_8h_html_a9cbad2d51cb382a5888ccf9987fc2ba2"><div class="ttname"><a href="PPCArch_8h.html#a9cbad2d51cb382a5888ccf9987fc2ba2">PPCMtmsr</a></div><div class="ttdeci">void PPCMtmsr(register u32 newMSR)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:12</div></div>
<div class="ttc" id="aPPCArch_8h_html_aad0aa63e970b709be6b6e82a63e27e99"><div class="ttname"><a href="PPCArch_8h.html#aad0aa63e970b709be6b6e82a63e27e99">PPCSync</a></div><div class="ttdeci">void PPCSync(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:54</div></div>
<div class="ttc" id="aPPCArch_8h_html_abc3627cc7ee5878d952d47ac99028ee4"><div class="ttname"><a href="PPCArch_8h.html#abc3627cc7ee5878d952d47ac99028ee4">PPCMfhid2</a></div><div class="ttdeci">u32 PPCMfhid2(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:140</div></div>
<div class="ttc" id="aPPCArch_8h_html_ae0d060212049f23f2d795ac6d5a02d7e"><div class="ttname"><a href="PPCArch_8h.html#ae0d060212049f23f2d795ac6d5a02d7e">PPCHalt</a></div><div class="ttdeci">void PPCHalt(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:61</div></div>
<div class="ttc" id="aPPCArch_8h_html_ae8832be1e1d23e1a295fc0eb1936e31e"><div class="ttname"><a href="PPCArch_8h.html#ae8832be1e1d23e1a295fc0eb1936e31e">PPCMthid0</a></div><div class="ttdeci">void PPCMthid0(register u32 newHID0)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:26</div></div>
<div class="ttc" id="aPPCArch_8h_html_aed094ab524a35d8cc0de3c49b3d28564"><div class="ttname"><a href="PPCArch_8h.html#aed094ab524a35d8cc0de3c49b3d28564">PPCSetFpNonIEEEMode</a></div><div class="ttdeci">void PPCSetFpNonIEEEMode(void)</div><div class="ttdef"><b>Definition:</b> PPCArch.c:166</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html"><div class="ttname"><a href="structPPC__DMA__L__t.html">PPC_DMA_L_t</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:248</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html_a2c2343a36e1ba927e80aa0f5ea50e858"><div class="ttname"><a href="structPPC__DMA__L__t.html#a2c2343a36e1ba927e80aa0f5ea50e858">PPC_DMA_L_t::dmaFlush</a></div><div class="ttdeci">u32 dmaFlush</div><div class="ttdef"><b>Definition:</b> PPCArch.h:253</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html_a3000f4dfb4890009a5ca160f6fa5bf3a"><div class="ttname"><a href="structPPC__DMA__L__t.html#a3000f4dfb4890009a5ca160f6fa5bf3a">PPC_DMA_L_t::dmaTrigger</a></div><div class="ttdeci">u32 dmaTrigger</div><div class="ttdef"><b>Definition:</b> PPCArch.h:252</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html_a44042ae693c547c4dc48725769e2ea4b"><div class="ttname"><a href="structPPC__DMA__L__t.html#a44042ae693c547c4dc48725769e2ea4b">PPC_DMA_L_t::lcAddr</a></div><div class="ttdeci">u32 lcAddr</div><div class="ttdef"><b>Definition:</b> PPCArch.h:249</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html_a709a73b373e2ac98201d8b900ba9c460"><div class="ttname"><a href="structPPC__DMA__L__t.html#a709a73b373e2ac98201d8b900ba9c460">PPC_DMA_L_t::dmaLenL</a></div><div class="ttdeci">u32 dmaLenL</div><div class="ttdef"><b>Definition:</b> PPCArch.h:251</div></div>
<div class="ttc" id="astructPPC__DMA__L__t_html_ab90f53fdf8f296919d2c44a38ce6970f"><div class="ttname"><a href="structPPC__DMA__L__t.html#ab90f53fdf8f296919d2c44a38ce6970f">PPC_DMA_L_t::dmaLd</a></div><div class="ttdeci">u32 dmaLd</div><div class="ttdef"><b>Definition:</b> PPCArch.h:250</div></div>
<div class="ttc" id="astructPPC__DMA__U__t_html"><div class="ttname"><a href="structPPC__DMA__U__t.html">PPC_DMA_U_t</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:237</div></div>
<div class="ttc" id="astructPPC__DMA__U__t_html_a6f199c21b0db709c6a195936067af7a5"><div class="ttname"><a href="structPPC__DMA__U__t.html#a6f199c21b0db709c6a195936067af7a5">PPC_DMA_U_t::dmaLenU</a></div><div class="ttdeci">u32 dmaLenU</div><div class="ttdef"><b>Definition:</b> PPCArch.h:239</div></div>
<div class="ttc" id="astructPPC__DMA__U__t_html_ae19038b6f1305ea5eac74c839aa1370d"><div class="ttname"><a href="structPPC__DMA__U__t.html#ae19038b6f1305ea5eac74c839aa1370d">PPC_DMA_U_t::memAddr</a></div><div class="ttdeci">u32 memAddr</div><div class="ttdef"><b>Definition:</b> PPCArch.h:238</div></div>
<div class="ttc" id="astructPPC__GQR__t_html"><div class="ttname"><a href="structPPC__GQR__t.html">PPC_GQR_t</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:210</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_a5906d9de7a2080aa1e868e2f56ce6199"><div class="ttname"><a href="structPPC__GQR__t.html#a5906d9de7a2080aa1e868e2f56ce6199">PPC_GQR_t::loadType</a></div><div class="ttdeci">u32 loadType</div><div class="ttdef"><b>Definition:</b> PPCArch.h:214</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_a7a18619b32da7dcbe75254906f88b028"><div class="ttname"><a href="structPPC__GQR__t.html#a7a18619b32da7dcbe75254906f88b028">PPC_GQR_t::storeType</a></div><div class="ttdeci">u32 storeType</div><div class="ttdef"><b>Definition:</b> PPCArch.h:218</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_a7b73ea6842db1fa0d4fdbc20eb6c41e9"><div class="ttname"><a href="structPPC__GQR__t.html#a7b73ea6842db1fa0d4fdbc20eb6c41e9">PPC_GQR_t::storeScale</a></div><div class="ttdeci">u32 storeScale</div><div class="ttdef"><b>Definition:</b> PPCArch.h:216</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_a91d4846b0c24a5504edc9edb3751c9db"><div class="ttname"><a href="structPPC__GQR__t.html#a91d4846b0c24a5504edc9edb3751c9db">PPC_GQR_t::_pad1</a></div><div class="ttdeci">u32 _pad1</div><div class="ttdef"><b>Definition:</b> PPCArch.h:213</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_a978c71befc11d4a2d0f44b12f70ba4cf"><div class="ttname"><a href="structPPC__GQR__t.html#a978c71befc11d4a2d0f44b12f70ba4cf">PPC_GQR_t::_pad2</a></div><div class="ttdeci">u32 _pad2</div><div class="ttdef"><b>Definition:</b> PPCArch.h:215</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_ab1cb8e46fc876b97dda7160691b6ed2f"><div class="ttname"><a href="structPPC__GQR__t.html#ab1cb8e46fc876b97dda7160691b6ed2f">PPC_GQR_t::_pad0</a></div><div class="ttdeci">u32 _pad0</div><div class="ttdef"><b>Definition:</b> PPCArch.h:211</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_ad2536a0f8f5651debad152d267fea28a"><div class="ttname"><a href="structPPC__GQR__t.html#ad2536a0f8f5651debad152d267fea28a">PPC_GQR_t::loadScale</a></div><div class="ttdeci">u32 loadScale</div><div class="ttdef"><b>Definition:</b> PPCArch.h:212</div></div>
<div class="ttc" id="astructPPC__GQR__t_html_af12537447604a056a17e8f1945788804"><div class="ttname"><a href="structPPC__GQR__t.html#af12537447604a056a17e8f1945788804">PPC_GQR_t::_pad3</a></div><div class="ttdeci">u32 _pad3</div><div class="ttdef"><b>Definition:</b> PPCArch.h:217</div></div>
<div class="ttc" id="atypes_8h_html"><div class="ttname"><a href="types_8h.html">types.h</a></div></div>
<div class="ttc" id="atypes_8h_html_a2caf5cd7bcdbe1eefa727f44ffb10bac"><div class="ttname"><a href="types_8h.html#a2caf5cd7bcdbe1eefa727f44ffb10bac">u32</a></div><div class="ttdeci">unsigned long u32</div><div class="ttdef"><b>Definition:</b> types.h:10</div></div>
<div class="ttc" id="atypes_8h_html_a94dab5770726ccbef8c7d026cfbdf8e5"><div class="ttname"><a href="types_8h.html#a94dab5770726ccbef8c7d026cfbdf8e5">f64</a></div><div class="ttdeci">double f64</div><div class="ttdef"><b>Definition:</b> types.h:23</div></div>
<div class="ttc" id="aunionFpscrUnion_html"><div class="ttname"><a href="unionFpscrUnion.html">FpscrUnion</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:492</div></div>
<div class="ttc" id="aunionFpscrUnion_html_a6ad45d0551f3488a76d20da4253b1fd3"><div class="ttname"><a href="unionFpscrUnion.html#a6ad45d0551f3488a76d20da4253b1fd3">FpscrUnion::f</a></div><div class="ttdeci">f64 f</div><div class="ttdef"><b>Definition:</b> PPCArch.h:493</div></div>
<div class="ttc" id="aunionFpscrUnion_html_a79654c3e17cc539e7f980bfc5ea81d3d"><div class="ttname"><a href="unionFpscrUnion.html#a79654c3e17cc539e7f980bfc5ea81d3d">FpscrUnion::fpscr</a></div><div class="ttdeci">u32 fpscr</div><div class="ttdef"><b>Definition:</b> PPCArch.h:496</div></div>
<div class="ttc" id="aunionFpscrUnion_html_a94c4e81a41b47c507fb512e354aca612"><div class="ttname"><a href="unionFpscrUnion.html#a94c4e81a41b47c507fb512e354aca612">FpscrUnion::u</a></div><div class="ttdeci">struct FpscrUnion::@54 u</div></div>
<div class="ttc" id="aunionFpscrUnion_html_ab4e6f240762b9e5f0e53f71c92c98a39"><div class="ttname"><a href="unionFpscrUnion.html#ab4e6f240762b9e5f0e53f71c92c98a39">FpscrUnion::fpscr_pad</a></div><div class="ttdeci">u32 fpscr_pad</div><div class="ttdef"><b>Definition:</b> PPCArch.h:495</div></div>
<div class="ttc" id="aunionPPC__DMA__L__u_html"><div class="ttname"><a href="unionPPC__DMA__L__u.html">PPC_DMA_L_u</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:257</div></div>
<div class="ttc" id="aunionPPC__DMA__L__u_html_ab6349ef9db721cdaf8707f7f94acf59c"><div class="ttname"><a href="unionPPC__DMA__L__u.html#ab6349ef9db721cdaf8707f7f94acf59c">PPC_DMA_L_u::val</a></div><div class="ttdeci">u32 val</div><div class="ttdef"><b>Definition:</b> PPCArch.h:258</div></div>
<div class="ttc" id="aunionPPC__DMA__L__u_html_ad5f0b73a6a7c713b067786ff66715f96"><div class="ttname"><a href="unionPPC__DMA__L__u.html#ad5f0b73a6a7c713b067786ff66715f96">PPC_DMA_L_u::f</a></div><div class="ttdeci">PPC_DMA_L_t f</div><div class="ttdef"><b>Definition:</b> PPCArch.h:259</div></div>
<div class="ttc" id="aunionPPC__DMA__U__u_html"><div class="ttname"><a href="unionPPC__DMA__U__u.html">PPC_DMA_U_u</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:242</div></div>
<div class="ttc" id="aunionPPC__DMA__U__u_html_aac6b565022bb99b795c9a1972eac3c47"><div class="ttname"><a href="unionPPC__DMA__U__u.html#aac6b565022bb99b795c9a1972eac3c47">PPC_DMA_U_u::f</a></div><div class="ttdeci">PPC_DMA_U_t f</div><div class="ttdef"><b>Definition:</b> PPCArch.h:244</div></div>
<div class="ttc" id="aunionPPC__DMA__U__u_html_ae2eea1e88921a90e89458b5396e93d90"><div class="ttname"><a href="unionPPC__DMA__U__u.html#ae2eea1e88921a90e89458b5396e93d90">PPC_DMA_U_u::val</a></div><div class="ttdeci">u32 val</div><div class="ttdef"><b>Definition:</b> PPCArch.h:243</div></div>
<div class="ttc" id="aunionPPC__GQR__u_html"><div class="ttname"><a href="unionPPC__GQR__u.html">PPC_GQR_u</a></div><div class="ttdef"><b>Definition:</b> PPCArch.h:221</div></div>
<div class="ttc" id="aunionPPC__GQR__u_html_a3c0408b9e5f49113ee8749cb0e42ef7b"><div class="ttname"><a href="unionPPC__GQR__u.html#a3c0408b9e5f49113ee8749cb0e42ef7b">PPC_GQR_u::val</a></div><div class="ttdeci">u32 val</div><div class="ttdef"><b>Definition:</b> PPCArch.h:222</div></div>
<div class="ttc" id="aunionPPC__GQR__u_html_aa9fd6571e02a84b3b59449fc5dcc9a91"><div class="ttname"><a href="unionPPC__GQR__u.html#aa9fd6571e02a84b3b59449fc5dcc9a91">PPC_GQR_u::f</a></div><div class="ttdeci">PPC_GQR_t f</div><div class="ttdef"><b>Definition:</b> PPCArch.h:223</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
