# Reading pref.tcl
# do lab3_v2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602 {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:06 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v 
# -- Compiling module comparator_7seg
# 
# Top level modules:
# 	comparator_7seg
# End time: 14:54:07 on Mar 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 3\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:07 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v 
# -- Compiling module fourBit_FA
# 
# Top level modules:
# 	fourBit_FA
# End time: 14:54:07 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 3\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:07 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 14:54:07 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 2\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:07 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v 
# -- Compiling module lab3_p2_v2
# 
# Top level modules:
# 	lab3_p2_v2
# End time: 14:54:07 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/output_files {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:07 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v 
# -- Compiling module lab3_p4
# 
# Top level modules:
# 	lab3_p4
# End time: 14:54:07 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602 {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:08 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_TB.v 
# -- Compiling module lab3_p4_TB
# 
# Top level modules:
# 	lab3_p4_TB
# End time: 14:54:08 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602 {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:08 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v 
# -- Compiling module comparator_7seg
# 
# Top level modules:
# 	comparator_7seg
# End time: 14:54:08 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 2\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:08 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v 
# -- Compiling module lab3_p2_v2
# 
# Top level modules:
# 	lab3_p2_v2
# End time: 14:54:09 on Mar 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 2\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/comparator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:09 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/comparator.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 14:54:09 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 3\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:09 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v 
# -- Compiling module fourBit_FA
# 
# Top level modules:
# 	fourBit_FA
# End time: 14:54:09 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3\ elec2602/Lab\ 3\ Part\ 3\ templates {C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:54:09 on Mar 31,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates" C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 14:54:09 on Mar 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lab3_p4_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" lab3_p4_TB 
# Start time: 14:54:09 on Mar 31,2022
# Loading work.lab3_p4_TB
# Loading work.lab3_p4
# Loading work.comparator_7seg
# Loading work.fourBit_FA
# Loading work.FA
# Loading work.lab3_p2_v2
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lab3_p4_TB/p4_instantiate/c7s_inst File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v Line: 9
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rmuh5776  Hostname: W63880T2  ProcessID: 21360
#           Attempting to use alternate WLF file "./wlftvr8784".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvr8784
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 14:59:47 on Mar 31,2022, Elapsed time: 0:05:38
# Errors: 0, Warnings: 3
