
*** Running vivado
    with args -log ALU8bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU8bit.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ALU8bit.tcl -notrace
Command: synth_design -top ALU8bit -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10052 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 306.449 ; gain = 76.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU8bit' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU8bit.vhd:44]
INFO: [Synth 8-638] synthesizing module 'ALU1b' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU1b.vhd:43]
INFO: [Synth 8-638] synthesizing module 'NAND_p3' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'NAND_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'AND_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND_p' (1#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'NOT_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NOT_p' (2#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NOT_p.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NAND_p' (3#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NAND_p3' (4#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/NAND_p3.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Mux2_1' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/Mux2_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux2_1' (5#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/Mux2_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'OR_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/OR_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OR_p' (6#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/OR_p.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FullAdder1' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/FullAdder1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'XOR_p' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/XOR_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR_p' (7#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/XOR_p.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FullAdder1' (8#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/FullAdder1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'mux8_1' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux8_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mux4_1_1' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux4_1_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_1_1' (9#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux4_1_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux8_1' (10#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/mux8_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ALU1b' (11#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU1b.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU8bit' (12#1) [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/ALU8bit.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 345.773 ; gain = 115.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 345.773 ; gain = 115.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 345.773 ; gain = 115.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 345.773 ; gain = 115.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FullAdder1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net ALU_0/full_adder/AandB with 1st driver pin 'i_24/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ALU_0/full_adder/AandB with 2nd driver pin 'i_0/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_1 with 1st driver pin 'i_25/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_1 with 2nd driver pin 'i_1/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_2 with 1st driver pin 'i_26/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_2 with 2nd driver pin 'i_2/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_OBUF with 1st driver pin 'i_27/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net AC_OBUF with 2nd driver pin 'i_3/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_4 with 1st driver pin 'i_28/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_4 with 2nd driver pin 'i_4/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_5 with 1st driver pin 'i_29/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_5 with 2nd driver pin 'i_5/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_6 with 1st driver pin 'i_30/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Cout_6 with 2nd driver pin 'i_6/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CY_OBUF with 1st driver pin 'i_31/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CY_OBUF with 2nd driver pin 'i_7/O' [F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.srcs/sources_1/new/AND_p.vhd:43]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUF  |     8|
|2     |LUT2 |     1|
|3     |LUT5 |     9|
|4     |LUT6 |    14|
|5     |IBUF |    19|
|6     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 528.320 ; gain = 298.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUF => LUT1: 8 instances

32 Infos, 0 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 601.695 ; gain = 379.504
INFO: [Common 17-1381] The checkpoint 'F:/Facultate/An III/sem2/SSC/Microcontroler8051/Microcontroler8051.runs/synth_1/ALU8bit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 601.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 25 19:01:25 2018...
