<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Synchronous FIFO | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Synchronous FIFO" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Synchronous FIFO A FIFO (First-In-First-Out) is a storage buffer that is widely used in digital systems where the data that is stored in the memory is retrieved first, hence the name FIFO.
A synchronous FIFO is a type of FIFO where the write and read operations are synchronized with the same clock signal.
Figure 1: FIFO Buffer
The data retrieval is based on the order of the data written to the FIFO buffer." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_08_22_14_57_15_synchronous_fifo/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-08-22T14:57:00-04:00" />
<meta property="article:modified_time" content="2024-08-22T14:57:00-04:00" />


    <meta itemprop="name" content="Synchronous FIFO">
<meta itemprop="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Synchronous FIFO A FIFO (First-In-First-Out) is a storage buffer that is widely used in digital systems where the data that is stored in the memory is retrieved first, hence the name FIFO.
A synchronous FIFO is a type of FIFO where the write and read operations are synchronized with the same clock signal.
Figure 1: FIFO Buffer
The data retrieval is based on the order of the data written to the FIFO buffer."><meta itemprop="datePublished" content="2024-08-22T14:57:00-04:00" />
<meta itemprop="dateModified" content="2024-08-22T14:57:00-04:00" />
<meta itemprop="wordCount" content="518">
<meta itemprop="keywords" content="rtl," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_08_22_14_57_15_synchronous_fifo/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "Synchronous FIFO",
      "headline": "Synchronous FIFO",
      "alternativeHeadline": "",
      "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nSynchronous FIFO A FIFO (First-In-First-Out) is a storage buffer that is widely used in digital systems where the data that is stored in the memory is retrieved first, hence the name FIFO.\nA synchronous FIFO is a type of FIFO where the write and read operations are synchronized with the same clock signal.\nFigure 1: FIFO Buffer\nThe data retrieval is based on the order of the data written to the FIFO buffer.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_08_22_14_57_15_synchronous_fifo\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-08-22T14:57:00.00Z",
      "datePublished": "2024-08-22T14:57:00.00Z",
      "dateModified": "2024-08-22T14:57:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_08_22_14_57_15_synchronous_fifo\/",
      "wordCount" : "518",
      "genre" : [ "rtl" ],
      "keywords" : [ "rtl" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Synchronous FIFO</h2>
      <p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/fifo_buffer_syn/fifo_buffer_ctrl.v">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_fifo_buffer_syn/tb_fifo_buffer_syn.v">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="synchronous-fifo">Synchronous FIFO</h2>
<p>A FIFO (First-In-First-Out) is a storage buffer that is widely used in digital systems where the data that is stored in the memory is retrieved first, hence the name FIFO.</p>
<p>A synchronous FIFO is a type of FIFO where the write and read operations are synchronized with the same clock signal.</p>
<figure><img src="/ox-hugo/fifo.svg"
         alt="Figure 1: FIFO Buffer"/><figcaption>
            <p><span class="figure-number">Figure 1: </span>FIFO Buffer</p>
        </figcaption>
</figure>

<p>The data retrieval is based on the order of the data written to the FIFO buffer. A FIFO buffer can be categorized as the first word fall through (FWFT) FIFO or a standard FIFO based on the data read-out configuration. From Figure 1, if the data is read from the FIFO head without any assertion of the control signal it is called as a FWFT FIFO. This type of FIFO is particularly useful in situations where minimal latency is desired, and the first data word needs to be accessed as soon as it&rsquo;s written. The read operation still requires the read enable signal to increment the read pointer. The difference is that the first data word is already present on the output without requiring an initial read. Whereas in a standard FIFO, separate pointers for write and read are initiated to write and read data from the FIFO. The read point remains unchanged until a read enable signal is applied and the data from the head of the FIFO is retrieved on the next clock cycle.</p>
<h3 id="control-signals">Control Signals</h3>
<p>The two control signals to write and read the data from the FIFO is:</p>
<ol>
<li>Write Enable(wr_en): Write enable is a signal when asserted, will write data to the end of the FIFO buffer.</li>
<li>Read Enable(rd_en) Read enable is a signal when asserted, will read data from the head of the FIFO buffer.</li>
</ol>
<h3 id="write-and-read-pointers">Write and Read Pointers</h3>
<p>Two pointers are used as the address for writing and reading data from the FIFO location and they are:</p>
<ol>
<li>Write Pointer(wr_ptr): A write pointer is used to keep track of where the next data should be written. It increments on every clock cycle when the write enable signal is high.</li>
<li>Read Pointer(rd_ptr): Read pointer is used to keep track of where the next data should be read from. It increments on every clock cycle when the read enable signal is high.</li>
</ol>
<h3 id="full-and-empty-flags">Full and Empty Flags</h3>
<ol>
<li>Full Flag: Indicates that the FIFO has reached its maximum capacity, preventing any further write operations until space is freed up.</li>
<li>Empty Flag: Indicates that the FIFO is empty, meaning no data is available to be read.</li>
</ol>
<p>The write pointer specifies the location within the FIFO where data is stored. Upon each write operation, the write pointer advances to the subsequent position. If the FIFO reaches its maximum capacity, further write operations are halted until sufficient space is made available. Similarly, data retrieval occurs at the location indicated by the read pointer, which progresses to the next position following each read operation. Should the FIFO become empty, read operations are suspended until new data is written.</p>
<h3 id="reference">Reference</h3>
<ol>
<li><a href="https://www.wiley.com/en-us/FPGA+Prototyping+by+SystemVerilog+Examples%3A+Xilinx+MicroBlaze+MCS+SoC+Edition-p-9781119282662">Chu, Pong P. FPGA Prototyping by SystemVerilog Examples: Xilinx MicroBlaze MCS SoC Edition. John Wiley &amp; Sons, 2018.</a></li>
</ol>

      
      <div class="post-date">
        <span class="g time">August 22, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/rtl/">rtl</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
