Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 19:41:23 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_77_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.013ns (31.421%)  route 2.211ns (68.579%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.591ns = ( 6.591 - 4.000 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.274ns (routing 1.379ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.944ns (routing 1.252ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=20224, routed)       2.274     3.211    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X84Y266        FDCE                                         r  Delay1No9_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y266        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.290 r  Delay1No9_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.779     4.069    Delay1No8_instance/Y_reg[33]_0[0]
    SLICE_X100Y287       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     4.169 r  Delay1No8_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     4.182    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X100Y287       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.374 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.400    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X100Y288       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.415 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.441    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X100Y289       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.493 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.241     4.734    Delay1No9_instance/CO[0]
    SLICE_X100Y293       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.800 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.144     4.944    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X101Y292       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     5.068 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.089     5.157    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X101Y292       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     5.207 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.332     5.539    Delay1No9_instance/Y_reg[23]_0
    SLICE_X99Y284        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     5.662 r  Delay1No9_instance/shiftedFracY_d1[15]_i_2__0/O
                         net (fo=4, routed)           0.264     5.926    Delay1No8_instance/level2__0[2]
    SLICE_X100Y289       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     6.049 r  Delay1No8_instance/shiftedFracY_d1[3]_i_1__0/O
                         net (fo=2, routed)           0.238     6.287    Delay1No8_instance/level4__0[3]
    SLICE_X99Y291        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     6.376 r  Delay1No8_instance/shiftedFracY_d1[19]_i_1__0/O
                         net (fo=1, routed)           0.059     6.435    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X99Y291        FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=20224, routed)       1.944     6.591    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X99Y291        FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.456     7.046    
                         clock uncertainty           -0.035     7.011    
    SLICE_X99Y291        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.036    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  0.601    




