# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pract10_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/aparcacoches/detectorflanco.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DetectorFlanco
# -- Compiling architecture behavioral of DetectorFlanco
# vcom -93 -work work {C:/altera/13.0sp1/aparcacoches/BinA7Seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinA7Seg
# -- Compiling architecture behavioral of BinA7Seg
# vcom -93 -work work {C:/altera/13.0sp1/aparcacoches/contadorascdes.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorascdes
# -- Compiling architecture behavioral of contadorascdes
# vcom -93 -work work {C:/altera/13.0sp1/aparcacoches/pract10.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pract10
# -- Compiling architecture behavioral of pract10
# 
# vcom -93 -work work {C:/altera/13.0sp1/aparcacoches/simulation/modelsim/pract10.vht}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pract10_vhd_tst
# -- Compiling architecture pract10_arch of pract10_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  pract10_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pract10_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pract10_vhd_tst(pract10_arch)
# Loading ieee.numeric_std(body)
# Loading work.pract10(behavioral)
# Loading work.detectorflanco(behavioral)
# Loading work.contadorascdes(behavioral)
# Loading work.bina7seg(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /pract10_vhd_tst/i1
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /pract10_vhd_tst/i1
vsim gate_work.pract10_vhd_tst
# vsim gate_work.pract10_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading gate_work.pract10_vhd_tst(pract10_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading gate_work.pract10(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
add wave -position end  sim:/pract10_vhd_tst/clk
run
