#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 28 09:43:11 2022
# Process ID: 21512
# Current directory: /home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1
# Command line: vivado -log mmwave_streamer_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmwave_streamer_wrapper.tcl
# Log file: /home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/mmwave_streamer_wrapper.vds
# Journal file: /home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mmwave_streamer_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nm/mmwave-fpga-non-streamer/src/vhdl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nm/mmwave-fpga-non-streamer/src/hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nm/mmwave-fpga-non-streamer/src/vhdl/interface_definitions'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top mmwave_streamer_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21691
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.332 ; gain = 29.906 ; free physical = 17961 ; free virtual = 26822
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer_wrapper' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/hdl/mmwave_streamer_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'mmwave_streamer' declared at '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:115' bound to instance 'mmwave_streamer_i' of component 'mmwave_streamer' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/hdl/mmwave_streamer_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:130]
INFO: [Synth 8-638] synthesizing module 'hier_0_imp_1GALSVT' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:25]
INFO: [Synth 8-3491] module 'mmwave_streamer_NOT_gate_0_0' declared at '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_NOT_gate_0_0_stub.vhdl:5' bound to instance 'NOT_gate_0' of component 'mmwave_streamer_NOT_gate_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer_NOT_gate_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_NOT_gate_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'mmwave_streamer_UART_RX_0_0' declared at '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_UART_RX_0_0_stub.vhdl:5' bound to instance 'UART_RX_0' of component 'mmwave_streamer_UART_RX_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer_UART_RX_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_UART_RX_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mmwave_streamer_data_parser_0_0' declared at '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_data_parser_0_0_stub.vhdl:5' bound to instance 'data_parser_0' of component 'mmwave_streamer_data_parser_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:91]
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer_data_parser_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_data_parser_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mmwave_streamer_points_RAM_0_0' declared at '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_points_RAM_0_0_stub.vhdl:5' bound to instance 'points_RAM_0' of component 'mmwave_streamer_points_RAM_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:100]
INFO: [Synth 8-638] synthesizing module 'mmwave_streamer_points_RAM_0_0' [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/.Xil/Vivado-21512-nm/realtime/mmwave_streamer_points_RAM_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'hier_0_imp_1GALSVT' (1#1) [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mmwave_streamer' (2#1) [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/synth/mmwave_streamer.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'mmwave_streamer_wrapper' (3#1) [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/hdl/mmwave_streamer_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2518.270 ; gain = 70.844 ; free physical = 18681 ; free virtual = 27548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.113 ; gain = 87.688 ; free physical = 18737 ; free virtual = 27604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2535.113 ; gain = 87.688 ; free physical = 18737 ; free virtual = 27604
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2535.113 ; gain = 0.000 ; free physical = 18730 ; free virtual = 27597
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_NOT_gate_0_0/mmwave_streamer_NOT_gate_0_0/mmwave_streamer_NOT_gate_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/NOT_gate_0'
Finished Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_NOT_gate_0_0/mmwave_streamer_NOT_gate_0_0/mmwave_streamer_NOT_gate_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/NOT_gate_0'
Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_points_RAM_0_0/mmwave_streamer_points_RAM_0_0/mmwave_streamer_points_RAM_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/points_RAM_0'
Finished Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_points_RAM_0_0/mmwave_streamer_points_RAM_0_0/mmwave_streamer_points_RAM_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/points_RAM_0'
Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_UART_RX_0_0/mmwave_streamer_UART_RX_0_0/mmwave_streamer_UART_RX_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/UART_RX_0'
Finished Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_UART_RX_0_0/mmwave_streamer_UART_RX_0_0/mmwave_streamer_UART_RX_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/UART_RX_0'
Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_data_parser_0_0/mmwave_streamer_data_parser_0_0/mmwave_streamer_data_parser_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/data_parser_0'
Finished Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.gen/sources_1/bd/mmwave_streamer/ip/mmwave_streamer_data_parser_0_0/mmwave_streamer_data_parser_0_0/mmwave_streamer_data_parser_0_0_in_context.xdc] for cell 'mmwave_streamer_i/hier_0/data_parser_0'
Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.879 ; gain = 0.000 ; free physical = 18664 ; free virtual = 27541
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.879 ; gain = 0.000 ; free physical = 18664 ; free virtual = 27541
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.879 ; gain = 145.453 ; free physical = 18705 ; free virtual = 27583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.879 ; gain = 145.453 ; free physical = 18705 ; free virtual = 27583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mmwave_streamer_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmwave_streamer_i/hier_0/NOT_gate_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmwave_streamer_i/hier_0/points_RAM_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmwave_streamer_i/hier_0/UART_RX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmwave_streamer_i/hier_0/data_parser_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.879 ; gain = 145.453 ; free physical = 18705 ; free virtual = 27583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.879 ; gain = 145.453 ; free physical = 18704 ; free virtual = 27583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2592.879 ; gain = 145.453 ; free physical = 18698 ; free virtual = 27582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3033.355 ; gain = 585.930 ; free physical = 18117 ; free virtual = 27019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3033.355 ; gain = 585.930 ; free physical = 18117 ; free virtual = 27019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3052.387 ; gain = 604.961 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mmwave_streamer_NOT_gate_0_0    |         1|
|2     |mmwave_streamer_UART_RX_0_0     |         1|
|3     |mmwave_streamer_data_parser_0_0 |         1|
|4     |mmwave_streamer_points_RAM_0_0  |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |mmwave_streamer_NOT_gate_0_0_bbox    |     1|
|2     |mmwave_streamer_UART_RX_0_0_bbox     |     1|
|3     |mmwave_streamer_data_parser_0_0_bbox |     1|
|4     |mmwave_streamer_points_RAM_0_0_bbox  |     1|
|5     |IBUF                                 |     9|
|6     |OBUF                                 |   128|
+------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.324 ; gain = 610.898 ; free physical = 18114 ; free virtual = 27017
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3058.324 ; gain = 553.133 ; free physical = 18150 ; free virtual = 27053
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.332 ; gain = 610.898 ; free physical = 18150 ; free virtual = 27053
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.262 ; gain = 0.000 ; free physical = 18239 ; free virtual = 27142
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3079.137 ; gain = 0.000 ; free physical = 18182 ; free virtual = 27085
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3079.137 ; gain = 667.676 ; free physical = 18320 ; free virtual = 27223
INFO: [Common 17-1381] The checkpoint '/home/nm/mmwave-fpga-non-streamer/src/vhdl/mmwave-streamer/mmwave-streamer.runs/synth_1/mmwave_streamer_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mmwave_streamer_wrapper_utilization_synth.rpt -pb mmwave_streamer_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 09:43:53 2022...
