{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639076010495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639076010501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 13:53:30 2021 " "Processing started: Thu Dec 09 13:53:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639076010501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076010501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076010501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639076011031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639076011031 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist BattleBoard.v(97) " "Verilog HDL Declaration warning at BattleBoard.v(97): \"dist\" is SystemVerilog-2005 keyword" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 97 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639076018808 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "string BattleBoard.v(203) " "Verilog HDL Declaration warning at BattleBoard.v(203): \"string\" is SystemVerilog-2005 keyword" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 203 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639076018809 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BattleBoard.v(211) " "Verilog HDL information at BattleBoard.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639076018809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleboard.v 1 1 " "Found 1 design units, including 1 entities, in source file battleboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 BattleBoard " "Found entity 1: BattleBoard" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/287Project/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "M:/287Project/character.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack.v 1 1 " "Found 1 design units, including 1 entities, in source file attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack " "Found entity 1: attack" {  } { { "attack.v" "" { Text "M:/287Project/attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018836 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/special.v " "Can't analyze file -- file output_files/special.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639076018840 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/rand.v " "Can't analyze file -- file output_files/rand.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639076018843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point.v 1 1 " "Found 1 design units, including 1 entities, in source file point.v" { { "Info" "ISGN_ENTITY_NAME" "1 point " "Found entity 1: point" {  } { { "point.v" "" { Text "M:/287Project/point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "M:/287Project/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "M:/287Project/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018858 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/twoComp.v " "Can't analyze file -- file output_files/twoComp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639076018862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "twoComp.v" "" { Text "M:/287Project/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018868 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist distance.v(4) " "Verilog HDL Declaration warning at distance.v(4): \"dist\" is SystemVerilog-2005 keyword" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639076018873 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(37) " "Verilog HDL Expression warning at distance.v(37): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018874 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(40) " "Verilog HDL Expression warning at distance.v(40): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018874 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(42) " "Verilog HDL Expression warning at distance.v(42): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(44) " "Verilog HDL Expression warning at distance.v(44): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(46) " "Verilog HDL Expression warning at distance.v(46): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(48) " "Verilog HDL Expression warning at distance.v(48): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(51) " "Verilog HDL Expression warning at distance.v(51): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(53) " "Verilog HDL Expression warning at distance.v(53): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(55) " "Verilog HDL Expression warning at distance.v(55): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(57) " "Verilog HDL Expression warning at distance.v(57): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018875 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(59) " "Verilog HDL Expression warning at distance.v(59): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(62) " "Verilog HDL Expression warning at distance.v(62): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(64) " "Verilog HDL Expression warning at distance.v(64): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(66) " "Verilog HDL Expression warning at distance.v(66): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(68) " "Verilog HDL Expression warning at distance.v(68): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(70) " "Verilog HDL Expression warning at distance.v(70): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(73) " "Verilog HDL Expression warning at distance.v(73): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(75) " "Verilog HDL Expression warning at distance.v(75): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(77) " "Verilog HDL Expression warning at distance.v(77): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(79) " "Verilog HDL Expression warning at distance.v(79): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(81) " "Verilog HDL Expression warning at distance.v(81): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639076018876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/distance.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance " "Found entity 1: distance" {  } { { "output_files/distance.v" "" { Text "M:/287Project/output_files/distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639076018877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check BattleBoard.v(206) " "Verilog HDL Implicit Net warning at BattleBoard.v(206): created implicit net for \"check\"" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639076018877 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "maxSpecial character.v(40) " "Verilog HDL error at character.v(40): object \"maxSpecial\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "character.v" "" { Text "M:/287Project/character.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1639076018878 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "maxSpecial character.v(48) " "Verilog HDL error at character.v(48): object \"maxSpecial\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "character.v" "" { Text "M:/287Project/character.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1639076018878 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "maxSpecial character.v(55) " "Verilog HDL error at character.v(55): object \"maxSpecial\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "character.v" "" { Text "M:/287Project/character.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1639076018878 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "maxSpecial character.v(62) " "Verilog HDL error at character.v(62): object \"maxSpecial\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "character.v" "" { Text "M:/287Project/character.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1639076018878 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "maxSpecial character.v(73) " "Verilog HDL error at character.v(73): object \"maxSpecial\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "character.v" "" { Text "M:/287Project/character.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1639076018878 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1458) " "Verilog HDL Instantiation warning at BattleBoard.v(1458): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1458 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018887 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1459) " "Verilog HDL Instantiation warning at BattleBoard.v(1459): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1459 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1460) " "Verilog HDL Instantiation warning at BattleBoard.v(1460): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1460 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1463) " "Verilog HDL Instantiation warning at BattleBoard.v(1463): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1463 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1464) " "Verilog HDL Instantiation warning at BattleBoard.v(1464): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1464 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018888 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1465) " "Verilog HDL Instantiation warning at BattleBoard.v(1465): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/287Project/BattleBoard.v" 1465 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639076018888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/287Project/output_files/BattleBoard.map.smsg " "Generated suppressed messages file M:/287Project/output_files/BattleBoard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076018948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639076019173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 09 13:53:39 2021 " "Processing ended: Thu Dec 09 13:53:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639076019173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639076019173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639076019173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076019173 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639076019990 ""}
