// hssi_ss_axilite_avmm_bridge.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_axilite_avmm_bridge (
		input  wire        clk_clk,                           //                 clk.clk,          Clock Input
		input  wire        reset_reset_n,                     //               reset.reset_n,      Reset Input
		input  wire [25:0] axi4_lite_awaddr,                  //           axi4_lite.awaddr
		input  wire [2:0]  axi4_lite_awprot,                  //                    .awprot
		input  wire        axi4_lite_awvalid,                 //                    .awvalid
		output wire        axi4_lite_awready,                 //                    .awready
		input  wire [31:0] axi4_lite_wdata,                   //                    .wdata
		input  wire [3:0]  axi4_lite_wstrb,                   //                    .wstrb
		input  wire        axi4_lite_wvalid,                  //                    .wvalid
		output wire        axi4_lite_wready,                  //                    .wready
		output wire [1:0]  axi4_lite_bresp,                   //                    .bresp
		output wire        axi4_lite_bvalid,                  //                    .bvalid
		input  wire        axi4_lite_bready,                  //                    .bready
		input  wire [25:0] axi4_lite_araddr,                  //                    .araddr
		input  wire [2:0]  axi4_lite_arprot,                  //                    .arprot
		input  wire        axi4_lite_arvalid,                 //                    .arvalid
		output wire        axi4_lite_arready,                 //                    .arready
		output wire [31:0] axi4_lite_rdata,                   //                    .rdata
		output wire [1:0]  axi4_lite_rresp,                   //                    .rresp
		output wire        axi4_lite_rvalid,                  //                    .rvalid
		input  wire        axi4_lite_rready,                  //                    .rready
		output wire [13:0] p0_eth_reconfig_address,           //     p0_eth_reconfig.address
		output wire [0:0]  p0_eth_reconfig_burstcount,        //                    .burstcount
		output wire        p0_eth_reconfig_read,              //                    .read
		output wire        p0_eth_reconfig_write,             //                    .write
		input  wire        p0_eth_reconfig_waitrequest,       //                    .waitrequest
		input  wire        p0_eth_reconfig_readdatavalid,     //                    .readdatavalid
		output wire [3:0]  p0_eth_reconfig_byteenable,        //                    .byteenable
		input  wire [31:0] p0_eth_reconfig_readdata,          //                    .readdata
		output wire [31:0] p0_eth_reconfig_writedata,         //                    .writedata
		output wire        p0_eth_reconfig_lock,              //                    .lock
		output wire        p0_eth_reconfig_debugaccess,       //                    .debugaccess
		output wire [16:0] p0_c0_xcvr_reconfig_address,       // p0_c0_xcvr_reconfig.address
		output wire [0:0]  p0_c0_xcvr_reconfig_burstcount,    //                    .burstcount
		output wire        p0_c0_xcvr_reconfig_read,          //                    .read
		output wire        p0_c0_xcvr_reconfig_write,         //                    .write
		input  wire        p0_c0_xcvr_reconfig_waitrequest,   //                    .waitrequest
		input  wire        p0_c0_xcvr_reconfig_readdatavalid, //                    .readdatavalid
		output wire [0:0]  p0_c0_xcvr_reconfig_byteenable,    //                    .byteenable
		input  wire [7:0]  p0_c0_xcvr_reconfig_readdata,      //                    .readdata
		output wire [7:0]  p0_c0_xcvr_reconfig_writedata,     //                    .writedata
		output wire        p0_c0_xcvr_reconfig_lock,          //                    .lock
		output wire        p0_c0_xcvr_reconfig_debugaccess,   //                    .debugaccess
		output wire [8:0]  ss_reconfig_address,               //         ss_reconfig.address
		output wire [0:0]  ss_reconfig_burstcount,            //                    .burstcount
		output wire        ss_reconfig_read,                  //                    .read
		output wire        ss_reconfig_write,                 //                    .write
		input  wire        ss_reconfig_waitrequest,           //                    .waitrequest
		input  wire        ss_reconfig_readdatavalid,         //                    .readdatavalid
		output wire [3:0]  ss_reconfig_byteenable,            //                    .byteenable
		input  wire [31:0] ss_reconfig_readdata,              //                    .readdata
		output wire [31:0] ss_reconfig_writedata,             //                    .writedata
		output wire        ss_reconfig_lock,                  //                    .lock
		output wire        ss_reconfig_debugaccess,           //                    .debugaccess
		input  wire [25:0] cpu_reconfig_address,              //        cpu_reconfig.address
		input  wire [0:0]  cpu_reconfig_burstcount,           //                    .burstcount
		input  wire        cpu_reconfig_read,                 //                    .read
		input  wire        cpu_reconfig_write,                //                    .write
		output wire        cpu_reconfig_waitrequest,          //                    .waitrequest
		output wire        cpu_reconfig_readdatavalid,        //                    .readdatavalid
		input  wire [3:0]  cpu_reconfig_byteenable,           //                    .byteenable
		output wire [31:0] cpu_reconfig_readdata,             //                    .readdata
		input  wire [31:0] cpu_reconfig_writedata,            //                    .writedata
		input  wire        cpu_reconfig_lock,                 //                    .lock
		input  wire        cpu_reconfig_debugaccess           //                    .debugaccess
	);

	hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_juekmfq hssi_ss_axilite_avmm_bridge (
		.clk_clk                           (clk_clk),                           //   input,   width = 1,                 clk.clk
		.reset_reset_n                     (reset_reset_n),                     //   input,   width = 1,               reset.reset_n
		.axi4_lite_awaddr                  (axi4_lite_awaddr),                  //   input,  width = 26,           axi4_lite.awaddr
		.axi4_lite_awprot                  (axi4_lite_awprot),                  //   input,   width = 3,                    .awprot
		.axi4_lite_awvalid                 (axi4_lite_awvalid),                 //   input,   width = 1,                    .awvalid
		.axi4_lite_awready                 (axi4_lite_awready),                 //  output,   width = 1,                    .awready
		.axi4_lite_wdata                   (axi4_lite_wdata),                   //   input,  width = 32,                    .wdata
		.axi4_lite_wstrb                   (axi4_lite_wstrb),                   //   input,   width = 4,                    .wstrb
		.axi4_lite_wvalid                  (axi4_lite_wvalid),                  //   input,   width = 1,                    .wvalid
		.axi4_lite_wready                  (axi4_lite_wready),                  //  output,   width = 1,                    .wready
		.axi4_lite_bresp                   (axi4_lite_bresp),                   //  output,   width = 2,                    .bresp
		.axi4_lite_bvalid                  (axi4_lite_bvalid),                  //  output,   width = 1,                    .bvalid
		.axi4_lite_bready                  (axi4_lite_bready),                  //   input,   width = 1,                    .bready
		.axi4_lite_araddr                  (axi4_lite_araddr),                  //   input,  width = 26,                    .araddr
		.axi4_lite_arprot                  (axi4_lite_arprot),                  //   input,   width = 3,                    .arprot
		.axi4_lite_arvalid                 (axi4_lite_arvalid),                 //   input,   width = 1,                    .arvalid
		.axi4_lite_arready                 (axi4_lite_arready),                 //  output,   width = 1,                    .arready
		.axi4_lite_rdata                   (axi4_lite_rdata),                   //  output,  width = 32,                    .rdata
		.axi4_lite_rresp                   (axi4_lite_rresp),                   //  output,   width = 2,                    .rresp
		.axi4_lite_rvalid                  (axi4_lite_rvalid),                  //  output,   width = 1,                    .rvalid
		.axi4_lite_rready                  (axi4_lite_rready),                  //   input,   width = 1,                    .rready
		.p0_eth_reconfig_address           (p0_eth_reconfig_address),           //  output,  width = 14,     p0_eth_reconfig.address
		.p0_eth_reconfig_burstcount        (p0_eth_reconfig_burstcount),        //  output,   width = 1,                    .burstcount
		.p0_eth_reconfig_read              (p0_eth_reconfig_read),              //  output,   width = 1,                    .read
		.p0_eth_reconfig_write             (p0_eth_reconfig_write),             //  output,   width = 1,                    .write
		.p0_eth_reconfig_waitrequest       (p0_eth_reconfig_waitrequest),       //   input,   width = 1,                    .waitrequest
		.p0_eth_reconfig_readdatavalid     (p0_eth_reconfig_readdatavalid),     //   input,   width = 1,                    .readdatavalid
		.p0_eth_reconfig_byteenable        (p0_eth_reconfig_byteenable),        //  output,   width = 4,                    .byteenable
		.p0_eth_reconfig_readdata          (p0_eth_reconfig_readdata),          //   input,  width = 32,                    .readdata
		.p0_eth_reconfig_writedata         (p0_eth_reconfig_writedata),         //  output,  width = 32,                    .writedata
		.p0_eth_reconfig_lock              (p0_eth_reconfig_lock),              //  output,   width = 1,                    .lock
		.p0_eth_reconfig_debugaccess       (p0_eth_reconfig_debugaccess),       //  output,   width = 1,                    .debugaccess
		.p0_c0_xcvr_reconfig_address       (p0_c0_xcvr_reconfig_address),       //  output,  width = 17, p0_c0_xcvr_reconfig.address
		.p0_c0_xcvr_reconfig_burstcount    (p0_c0_xcvr_reconfig_burstcount),    //  output,   width = 1,                    .burstcount
		.p0_c0_xcvr_reconfig_read          (p0_c0_xcvr_reconfig_read),          //  output,   width = 1,                    .read
		.p0_c0_xcvr_reconfig_write         (p0_c0_xcvr_reconfig_write),         //  output,   width = 1,                    .write
		.p0_c0_xcvr_reconfig_waitrequest   (p0_c0_xcvr_reconfig_waitrequest),   //   input,   width = 1,                    .waitrequest
		.p0_c0_xcvr_reconfig_readdatavalid (p0_c0_xcvr_reconfig_readdatavalid), //   input,   width = 1,                    .readdatavalid
		.p0_c0_xcvr_reconfig_byteenable    (p0_c0_xcvr_reconfig_byteenable),    //  output,   width = 1,                    .byteenable
		.p0_c0_xcvr_reconfig_readdata      (p0_c0_xcvr_reconfig_readdata),      //   input,   width = 8,                    .readdata
		.p0_c0_xcvr_reconfig_writedata     (p0_c0_xcvr_reconfig_writedata),     //  output,   width = 8,                    .writedata
		.p0_c0_xcvr_reconfig_lock          (p0_c0_xcvr_reconfig_lock),          //  output,   width = 1,                    .lock
		.p0_c0_xcvr_reconfig_debugaccess   (p0_c0_xcvr_reconfig_debugaccess),   //  output,   width = 1,                    .debugaccess
		.ss_reconfig_address               (ss_reconfig_address),               //  output,   width = 9,         ss_reconfig.address
		.ss_reconfig_burstcount            (ss_reconfig_burstcount),            //  output,   width = 1,                    .burstcount
		.ss_reconfig_read                  (ss_reconfig_read),                  //  output,   width = 1,                    .read
		.ss_reconfig_write                 (ss_reconfig_write),                 //  output,   width = 1,                    .write
		.ss_reconfig_waitrequest           (ss_reconfig_waitrequest),           //   input,   width = 1,                    .waitrequest
		.ss_reconfig_readdatavalid         (ss_reconfig_readdatavalid),         //   input,   width = 1,                    .readdatavalid
		.ss_reconfig_byteenable            (ss_reconfig_byteenable),            //  output,   width = 4,                    .byteenable
		.ss_reconfig_readdata              (ss_reconfig_readdata),              //   input,  width = 32,                    .readdata
		.ss_reconfig_writedata             (ss_reconfig_writedata),             //  output,  width = 32,                    .writedata
		.ss_reconfig_lock                  (ss_reconfig_lock),                  //  output,   width = 1,                    .lock
		.ss_reconfig_debugaccess           (ss_reconfig_debugaccess),           //  output,   width = 1,                    .debugaccess
		.cpu_reconfig_address              (cpu_reconfig_address),              //   input,  width = 26,        cpu_reconfig.address
		.cpu_reconfig_burstcount           (cpu_reconfig_burstcount),           //   input,   width = 1,                    .burstcount
		.cpu_reconfig_read                 (cpu_reconfig_read),                 //   input,   width = 1,                    .read
		.cpu_reconfig_write                (cpu_reconfig_write),                //   input,   width = 1,                    .write
		.cpu_reconfig_waitrequest          (cpu_reconfig_waitrequest),          //  output,   width = 1,                    .waitrequest
		.cpu_reconfig_readdatavalid        (cpu_reconfig_readdatavalid),        //  output,   width = 1,                    .readdatavalid
		.cpu_reconfig_byteenable           (cpu_reconfig_byteenable),           //   input,   width = 4,                    .byteenable
		.cpu_reconfig_readdata             (cpu_reconfig_readdata),             //  output,  width = 32,                    .readdata
		.cpu_reconfig_writedata            (cpu_reconfig_writedata),            //   input,  width = 32,                    .writedata
		.cpu_reconfig_lock                 (cpu_reconfig_lock),                 //   input,   width = 1,                    .lock
		.cpu_reconfig_debugaccess          (cpu_reconfig_debugaccess)           //   input,   width = 1,                    .debugaccess
	);

endmodule
