$date
	Wed Jul 10 14:30:06 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module bancoEV $end
$var wire 1 3 reset_L $end
$var wire 1 4 push_main $end
$var wire 1 5 pop_d1 $end
$var wire 1 6 pop_d0 $end
$var wire 1 7 init $end
$var wire 1 8 idle_out_cond $end
$var wire 1 9 fifo_pause_main $end
$var wire 1 : fifo_empty_d1 $end
$var wire 1 ; fifo_empty_d0 $end
$var wire 5 < error_out_cond [4:0] $end
$var wire 6 = data_out_1_cond [5:0] $end
$var wire 6 > data_out_0_cond [5:0] $end
$var wire 6 ? data_in [5:0] $end
$var wire 1 @ clk $end
$var wire 4 A afVC_i [3:0] $end
$var wire 2 B afMF_i [1:0] $end
$var wire 2 C afDF_i [1:0] $end
$var wire 4 D aeVC_i [3:0] $end
$var wire 2 E aeMF_i [1:0] $end
$var wire 2 F aeDF_i [1:0] $end
$var wire 1 G active_out_cond $end
$scope module cond $end
$var wire 1 H valid_out_main $end
$var wire 1 I valid_demux_d $end
$var wire 1 3 reset_L $end
$var wire 1 J push_vc1 $end
$var wire 1 K push_vc0 $end
$var wire 1 4 push_main $end
$var wire 1 L push_d1 $end
$var wire 1 M push_d0 $end
$var wire 1 N pop_vc1 $end
$var wire 1 O pop_vc0 $end
$var wire 1 P pop_main $end
$var wire 1 Q pop_delay_vc1 $end
$var wire 1 R pop_delay_vc0 $end
$var wire 1 5 pop_d1 $end
$var wire 1 6 pop_d0 $end
$var wire 1 S pop_b $end
$var wire 1 7 init $end
$var wire 1 8 idle_out_cond $end
$var wire 1 T fifo_pause_vc1 $end
$var wire 1 U fifo_pause_vc0 $end
$var wire 1 9 fifo_pause_main $end
$var wire 1 V fifo_pause_d1 $end
$var wire 1 W fifo_pause_d0 $end
$var wire 1 X fifo_error_vc1 $end
$var wire 1 Y fifo_error_vc0 $end
$var wire 1 Z fifo_error_main $end
$var wire 1 [ fifo_error_d1 $end
$var wire 1 \ fifo_error_d0 $end
$var wire 1 ] fifo_empty_vc1 $end
$var wire 1 ^ fifo_empty_vc0 $end
$var wire 1 _ fifo_empty_main $end
$var wire 1 : fifo_empty_d1 $end
$var wire 1 ; fifo_empty_d0 $end
$var wire 5 ` error_out_cond [4:0] $end
$var wire 6 a data_vc1 [5:0] $end
$var wire 6 b data_vc0 [5:0] $end
$var wire 6 c data_out_1_cond [5:0] $end
$var wire 6 d data_out_0_cond [5:0] $end
$var wire 6 e data_mux_1 [5:0] $end
$var wire 6 f data_mux_0 [5:0] $end
$var wire 6 g data_in [5:0] $end
$var wire 6 h data_demux_vc [5:0] $end
$var wire 6 i data_demux_d [5:0] $end
$var wire 6 j data_d1 [5:0] $end
$var wire 6 k data_d0 [5:0] $end
$var wire 1 @ clk $end
$var wire 4 l afVC_o [3:0] $end
$var wire 4 m afVC_i [3:0] $end
$var wire 2 n afMF_o [1:0] $end
$var wire 2 o afMF_i [1:0] $end
$var wire 2 p afD_o [1:0] $end
$var wire 2 q afDF_i [1:0] $end
$var wire 4 r aeVC_o [3:0] $end
$var wire 4 s aeVC_i [3:0] $end
$var wire 2 t aeMF_o [1:0] $end
$var wire 2 u aeMF_i [1:0] $end
$var wire 2 v aeD_o [1:0] $end
$var wire 2 w aeDF_i [1:0] $end
$var wire 1 G active_out_cond $end
$var reg 5 x FIFO_empties [4:0] $end
$var reg 5 y FIFO_errors [4:0] $end
$scope module d0 $end
$var wire 1 3 reset_L $end
$var wire 1 M push_d0 $end
$var wire 1 6 pop_d0 $end
$var wire 6 z data_out [5:0] $end
$var wire 6 { data_d0 [5:0] $end
$var wire 1 @ clk $end
$var wire 2 | afD_o [1:0] $end
$var wire 2 } aeD_o [1:0] $end
$var reg 1 ~ almost_empty $end
$var reg 1 !" almost_full $end
$var reg 6 "" data_count [5:0] $end
$var reg 6 #" data_out_0_cond [5:0] $end
$var reg 1 $" datamod $end
$var reg 1 ; fifo_empty_d0 $end
$var reg 1 \ fifo_error_d0 $end
$var reg 1 %" fifo_full $end
$var reg 1 W fifo_pause_d0 $end
$var reg 2 &" rd_ptr [1:0] $end
$var reg 2 '" wr_ptr [1:0] $end
$scope module mem_d0 $end
$var wire 2 (" rd_ptr [1:0] $end
$var wire 2 )" wr_ptr [1:0] $end
$var wire 1 M write $end
$var wire 1 3 reset_L $end
$var wire 1 6 read $end
$var wire 6 *" data_in [5:0] $end
$var wire 1 @ clk $end
$var reg 6 +" data_out [5:0] $end
$upscope $end
$upscope $end
$scope module d1 $end
$var wire 1 3 reset_L $end
$var wire 1 L push_d1 $end
$var wire 1 5 pop_d1 $end
$var wire 6 ," data_out [5:0] $end
$var wire 6 -" data_d1 [5:0] $end
$var wire 1 @ clk $end
$var wire 2 ." afD_o [1:0] $end
$var wire 2 /" aeD_o [1:0] $end
$var reg 1 0" almost_empty $end
$var reg 1 1" almost_full $end
$var reg 6 2" data_count [5:0] $end
$var reg 6 3" data_out_1_cond [5:0] $end
$var reg 1 4" datamod $end
$var reg 1 : fifo_empty_d1 $end
$var reg 1 [ fifo_error_d1 $end
$var reg 1 5" fifo_full $end
$var reg 1 V fifo_pause_d1 $end
$var reg 2 6" rd_ptr [1:0] $end
$var reg 2 7" wr_ptr [1:0] $end
$scope module mem_d1 $end
$var wire 2 8" rd_ptr [1:0] $end
$var wire 2 9" wr_ptr [1:0] $end
$var wire 1 L write $end
$var wire 1 3 reset_L $end
$var wire 1 5 read $end
$var wire 6 :" data_in [5:0] $end
$var wire 1 @ clk $end
$var reg 6 ;" data_out [5:0] $end
$upscope $end
$upscope $end
$scope module demux_d $end
$var wire 1 I valid_demux_d $end
$var wire 6 <" data_demux_d [5:0] $end
$var wire 1 @ clk $end
$var reg 6 =" data_d0 [5:0] $end
$var reg 6 >" data_d1 [5:0] $end
$var reg 1 M push_d0 $end
$var reg 1 L push_d1 $end
$var reg 1 ?" selector $end
$upscope $end
$scope module demux_main $end
$var wire 1 H valid_out_main $end
$var wire 6 @" data_demux_vc [5:0] $end
$var wire 1 @ clk $end
$var reg 6 A" data_vc0 [5:0] $end
$var reg 6 B" data_vc1 [5:0] $end
$var reg 1 K push_vc0 $end
$var reg 1 J push_vc1 $end
$var reg 1 C" selector $end
$upscope $end
$scope module fsm0 $end
$var wire 5 D" FIFO_empties [4:0] $end
$var wire 5 E" FIFO_errors [4:0] $end
$var wire 1 3 reset_L $end
$var wire 1 7 init $end
$var wire 1 @ clk $end
$var wire 4 F" afVC_i [3:0] $end
$var wire 2 G" afMF_i [1:0] $end
$var wire 2 H" afDF_i [1:0] $end
$var wire 4 I" aeVC_i [3:0] $end
$var wire 2 J" aeMF_i [1:0] $end
$var wire 2 K" aeDF_i [1:0] $end
$var reg 1 G active_out_cond $end
$var reg 2 L" aeD_o [1:0] $end
$var reg 2 M" aeMF_o [1:0] $end
$var reg 4 N" aeVC_o [3:0] $end
$var reg 2 O" afD_o [1:0] $end
$var reg 2 P" afMF_o [1:0] $end
$var reg 4 Q" afVC_o [3:0] $end
$var reg 5 R" error_ant [4:0] $end
$var reg 5 S" error_out_cond [4:0] $end
$var reg 5 T" estado [4:0] $end
$var reg 5 U" estado_proximo [4:0] $end
$var reg 1 8 idle_out_cond $end
$upscope $end
$scope module in_flow $end
$var wire 1 3 reset_L $end
$var wire 1 T fifo_pause_vc1 $end
$var wire 1 U fifo_pause_vc0 $end
$var wire 1 Z fifo_error_main $end
$var wire 1 _ fifo_empty_main $end
$var reg 1 S pop_b $end
$var reg 1 P pop_main $end
$var reg 1 H valid_out_main $end
$upscope $end
$scope module main $end
$var wire 2 V" aeMF_o [1:0] $end
$var wire 2 W" afMF_o [1:0] $end
$var wire 1 P pop_main $end
$var wire 1 3 reset_L $end
$var wire 1 4 push_main $end
$var wire 6 X" data_in [5:0] $end
$var wire 6 Y" data_demux_vc [5:0] $end
$var wire 1 @ clk $end
$var reg 1 Z" almost_empty $end
$var reg 1 [" almost_full $end
$var reg 6 \" data_count [5:0] $end
$var reg 1 ]" datamod $end
$var reg 1 _ fifo_empty_main $end
$var reg 1 Z fifo_error_main $end
$var reg 1 ^" fifo_full $end
$var reg 1 9 fifo_pause_main $end
$var reg 2 _" rd_ptr [1:0] $end
$var reg 2 `" wr_ptr [1:0] $end
$scope module main_mem $end
$var wire 2 a" rd_ptr [1:0] $end
$var wire 1 P read $end
$var wire 2 b" wr_ptr [1:0] $end
$var wire 1 4 write $end
$var wire 1 3 reset_L $end
$var wire 6 c" data_in [5:0] $end
$var wire 1 @ clk $end
$var reg 6 d" data_out [5:0] $end
$upscope $end
$upscope $end
$scope module mux0 $end
$var wire 1 Q pop_delay_vc1 $end
$var wire 1 R pop_delay_vc0 $end
$var wire 6 e" data_mux_1 [5:0] $end
$var wire 6 f" data_mux_0 [5:0] $end
$var wire 1 @ clk $end
$var reg 6 g" data_demux_d [5:0] $end
$var reg 6 h" reg_VC0 [5:0] $end
$var reg 6 i" reg_VC1 [5:0] $end
$var reg 1 I valid_demux_d $end
$upscope $end
$scope module of $end
$var wire 1 W fifo_pause_d0 $end
$var wire 1 V fifo_pause_d1 $end
$var wire 1 ] fifo_empty_vc1 $end
$var wire 1 ^ fifo_empty_vc0 $end
$var reg 1 R pop_delay_vc0 $end
$var reg 1 Q pop_delay_vc1 $end
$var reg 1 O pop_vc0 $end
$var reg 1 N pop_vc1 $end
$upscope $end
$scope module vc0 $end
$var wire 4 j" aeVC_o [3:0] $end
$var wire 4 k" afVC_o [3:0] $end
$var wire 6 l" data_vc0 [5:0] $end
$var wire 1 O pop_vc0 $end
$var wire 1 K push_vc0 $end
$var wire 1 3 reset_L $end
$var wire 6 m" data_mux_0 [5:0] $end
$var wire 1 @ clk $end
$var reg 1 n" almost_empty $end
$var reg 1 o" almost_full $end
$var reg 6 p" data_count [5:0] $end
$var reg 1 q" datamod $end
$var reg 1 ^ fifo_empty_vc0 $end
$var reg 1 Y fifo_error_vc0 $end
$var reg 1 r" fifo_full $end
$var reg 1 U fifo_pause_vc0 $end
$var reg 4 s" rd_ptr [3:0] $end
$var reg 4 t" wr_ptr [3:0] $end
$scope module mem_vc0 $end
$var wire 6 u" data_in [5:0] $end
$var wire 4 v" rd_ptr [3:0] $end
$var wire 1 O read $end
$var wire 4 w" wr_ptr [3:0] $end
$var wire 1 K write $end
$var wire 1 3 reset_L $end
$var wire 1 @ clk $end
$var reg 6 x" data_out [5:0] $end
$upscope $end
$upscope $end
$scope module vc1 $end
$var wire 4 y" aeVC_o [3:0] $end
$var wire 4 z" afVC_o [3:0] $end
$var wire 6 {" data_vc1 [5:0] $end
$var wire 1 N pop_vc1 $end
$var wire 1 J push_vc1 $end
$var wire 1 3 reset_L $end
$var wire 6 |" data_mux_1 [5:0] $end
$var wire 1 @ clk $end
$var reg 1 }" almost_empty $end
$var reg 1 ~" almost_full $end
$var reg 6 !# data_count [5:0] $end
$var reg 1 "# datamod $end
$var reg 1 ] fifo_empty_vc1 $end
$var reg 1 X fifo_error_vc1 $end
$var reg 1 ## fifo_full $end
$var reg 1 T fifo_pause_vc1 $end
$var reg 4 $# rd_ptr [3:0] $end
$var reg 4 %# wr_ptr [3:0] $end
$scope module mem_vc1 $end
$var wire 6 &# data_in [5:0] $end
$var wire 4 '# rd_ptr [3:0] $end
$var wire 1 N read $end
$var wire 4 (# wr_ptr [3:0] $end
$var wire 1 J write $end
$var wire 1 3 reset_L $end
$var wire 1 @ clk $end
$var reg 6 )# data_out [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 G active_out_cond $end
$var wire 6 *# data_out_0_cond [5:0] $end
$var wire 6 +# data_out_1_cond [5:0] $end
$var wire 5 ,# error_out_cond [4:0] $end
$var wire 1 ; fifo_empty_d0 $end
$var wire 1 : fifo_empty_d1 $end
$var wire 1 9 fifo_pause_main $end
$var wire 1 8 idle_out_cond $end
$var reg 2 -# aeDF_i [1:0] $end
$var reg 2 .# aeMF_i [1:0] $end
$var reg 4 /# aeVC_i [3:0] $end
$var reg 2 0# afDF_i [1:0] $end
$var reg 2 1# afMF_i [1:0] $end
$var reg 4 2# afVC_i [3:0] $end
$var reg 1 @ clk $end
$var reg 6 3# data_in [5:0] $end
$var reg 1 7 init $end
$var reg 1 6 pop_d0 $end
$var reg 1 5 pop_d1 $end
$var reg 1 4 push_main $end
$var reg 1 3 reset_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101100 3#
b1110 2#
b11 1#
b11 0#
b10 /#
b1 .#
b1 -#
b0 ,#
bx +#
bx *#
bx )#
bx (#
bx '#
b0 &#
bx %#
bx $#
0##
0"#
bx !#
0~"
0}"
bx |"
b0 {"
bx z"
bx y"
bx x"
bx w"
bx v"
b0 u"
bx t"
bx s"
0r"
0q"
bx p"
0o"
0n"
bx m"
b0 l"
bx k"
bx j"
b0 i"
b0 h"
bx g"
bx f"
bx e"
bx d"
b101100 c"
bx b"
bx a"
bx `"
bx _"
0^"
0]"
bx \"
0["
0Z"
bx Y"
b101100 X"
bx W"
bx V"
b1 U"
bx T"
b0 S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b1 K"
b1 J"
b10 I"
b11 H"
b11 G"
b1110 F"
b0 E"
b0 D"
xC"
b0 B"
b0 A"
bx @"
x?"
b0 >"
b0 ="
bx <"
bx ;"
b0 :"
bx 9"
bx 8"
bx 7"
bx 6"
05"
04"
bx 3"
bx 2"
01"
00"
bx /"
bx ."
b0 -"
bx ,"
bx +"
b0 *"
bx )"
bx ("
bx '"
bx &"
0%"
0$"
bx #"
bx ""
0!"
0~
bx }
bx |
b0 {
bx z
b0 y
b0 x
b1 w
bx v
b1 u
bx t
b10 s
bx r
b11 q
bx p
b11 o
bx n
b1110 m
bx l
b0 k
b0 j
bx i
bx h
b101100 g
bx f
bx e
bx d
bx c
b0 b
b0 a
b0 `
1_
1^
1]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
b1 F
b1 E
b10 D
b11 C
b11 B
b1110 A
0@
b101100 ?
bx >
bx =
b0 <
1;
1:
09
08
07
06
05
04
03
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#2000
b10 U"
0?"
1;
b11111 x
b11111 D"
1:
1_
1^
1]
b0 R"
b10 v
b10 }
b10 /"
b10 L"
b10 p
b10 |
b10 ."
b10 O"
b11 r
b11 N"
b11 j"
b11 y"
b1010 l
b1010 Q"
b1010 k"
b1010 z"
b10 t
b10 M"
b10 V"
b10 n
b10 P"
b10 W"
b1 T"
b0 _"
b0 a"
b0 `"
b0 b"
b0 \"
b0 s"
b0 v"
b0 t"
b0 w"
b0 p"
b0 $#
b0 '#
b0 %#
b0 (#
b0 !#
b0 i
b0 <"
b0 g"
b0 &"
b0 ("
b0 '"
b0 )"
b0 >
b0 d
b0 #"
b0 *#
b0 ""
b0 6"
b0 8"
b0 7"
b0 9"
b0 =
b0 c
b0 3"
b0 +#
b0 2"
13
1@
#4000
0@
#6000
b100 U"
b10 T"
1@
#8000
0@
#10000
b11111 x
b11111 D"
1;
1:
1^
1]
1_
18
b100 U"
b1 v
b1 }
b1 /"
b1 L"
b11 p
b11 |
b11 ."
b11 O"
b10 r
b10 N"
b10 j"
b10 y"
b1110 l
b1110 Q"
b1110 k"
b1110 z"
b1 t
b1 M"
b1 V"
b11 n
b11 P"
b11 W"
b100 T"
1@
#12000
0@
#14000
b100 U"
18
b11111 x
b11111 D"
1_
14
b101101 ?
b101101 g
b101101 X"
b101101 c"
b101101 3#
1@
#16000
0@
#18000
1]
b1000 U"
18
1J
b101101 a
b101101 B"
b101101 {"
b101101 &#
1C"
b11110 x
b11110 D"
1H
1S
1P
b101101 h
b101101 @"
b101101 Y"
b101101 d"
1Z"
0_
b1 \"
b1 `"
b1 b"
b101110 ?
b101110 g
b101110 X"
b101110 c"
b101110 3#
1@
#20000
0@
#22000
1;
1M
1I
b101101 i"
b11010 x
b11010 D"
1Q
1J
b101110 a
b101110 B"
b101110 {"
b101110 &#
1}"
0]
b101101 e
b101101 e"
b101101 |"
b101101 )#
b101110 h
b101110 @"
b101110 Y"
b101110 d"
1G
b1000 U"
08
b101111 ?
b101111 g
b101111 X"
b101111 c"
b101111 3#
b1 !#
b1 %#
b1 (#
b1 _"
b1 a"
b10 `"
b10 b"
b1000 T"
1@
#24000
0@
#26000
b1000 U"
1G
1J
b101111 a
b101111 B"
b101111 {"
b101111 &#
b10010 x
b10010 D"
b101111 h
b101111 @"
b101111 Y"
b101111 d"
1}"
b101101 k
b101101 {
b101101 *"
b101101 ="
1M
b0 z
b0 +"
1~
0;
b10 _"
b10 a"
b11 `"
b11 b"
b10 !#
b10 %#
b10 (#
b101101 i
b101101 <"
b101101 g"
b1 ""
b1 '"
b1 )"
b110000 ?
b110000 g
b110000 X"
b110000 c"
b110000 3#
1@
#28000
0@
#30000
1J
b110000 a
b110000 B"
b110000 {"
b110000 &#
1Z"
0~
0}"
b110000 h
b110000 @"
b110000 Y"
b110000 d"
04
b1100 ?
b1100 g
b1100 X"
b1100 c"
b1100 3#
b10 ""
b10 '"
b10 )"
b11 !#
b11 %#
b11 (#
b11 _"
b11 a"
b0 `"
b0 b"
1@
#32000
0@
#34000
0M
b0 k
b0 {
b0 *"
b0 ="
b0 <
b0 `
b0 S"
b0 ,#
b1 R"
b1000 U"
1G
0I
b0 i"
b0 y
b0 E"
b10011 x
b10011 D"
0H
0S
0P
0J
b0 a
b0 B"
b0 {"
b0 &#
0Q
0Z
1_
0Z"
b101101 h
b101101 @"
b101101 Y"
b101101 d"
1W
1!"
b0 \"
b0 _"
b0 a"
b100 !#
b100 %#
b100 (#
b11 ""
b11 '"
b11 )"
b10 ?
b10 g
b10 X"
b10 c"
b10 3#
1@
#36000
0@
#38000
b1000 U"
1G
b10011 x
b10011 D"
1_
14
b11 ?
b11 g
b11 X"
b11 c"
b11 3#
b0 i
b0 <"
b0 g"
1@
#40000
0@
#42000
1^
b1000 U"
1G
1K
b11 b
b11 A"
b11 l"
b11 u"
0C"
b10010 x
b10010 D"
1H
1S
1P
b11 h
b11 @"
b11 Y"
b11 d"
1Z"
0_
b1 \"
b1 `"
b1 b"
b100 ?
b100 g
b100 X"
b100 c"
b100 3#
1@
#44000
0@
#46000
b1000 U"
1G
b10000 x
b10000 D"
1K
b100 b
b100 A"
b100 l"
b100 u"
1n"
0^
b11 f
b11 f"
b11 m"
b11 x"
b100 h
b100 @"
b100 Y"
b100 d"
b101 ?
b101 g
b101 X"
b101 c"
b101 3#
b1 p"
b1 t"
b1 w"
b1 _"
b1 a"
b10 `"
b10 b"
1@
#48000
0@
#50000
1K
b101 b
b101 A"
b101 l"
b101 u"
b101 h
b101 @"
b101 Y"
b101 d"
1n"
b10 _"
b10 a"
b11 `"
b11 b"
b10 p"
b10 t"
b10 w"
b110 ?
b110 g
b110 X"
b110 c"
b110 3#
1@
#52000
0@
#54000
1K
b110 b
b110 A"
b110 l"
b110 u"
0n"
b110 h
b110 @"
b110 Y"
b110 d"
b111 ?
b111 g
b111 X"
b111 c"
b111 3#
b11 p"
b11 t"
b11 w"
b11 _"
b11 a"
b0 `"
b0 b"
1@
#56000
0@
#58000
1K
b111 b
b111 A"
b111 l"
b111 u"
b111 h
b111 @"
b111 Y"
b111 d"
b0 _"
b0 a"
b1 `"
b1 b"
b100 p"
b100 t"
b100 w"
b1000 ?
b1000 g
b1000 X"
b1000 c"
b1000 3#
1@
#60000
0@
#62000
1K
b1000 b
b1000 A"
b1000 l"
b1000 u"
b1000 h
b1000 @"
b1000 Y"
b1000 d"
b1001 ?
b1001 g
b1001 X"
b1001 c"
b1001 3#
b101 p"
b101 t"
b101 w"
b1 _"
b1 a"
b10 `"
b10 b"
1@
#64000
0@
#66000
1K
b1001 b
b1001 A"
b1001 l"
b1001 u"
b1001 h
b1001 @"
b1001 Y"
b1001 d"
b10 _"
b10 a"
b11 `"
b11 b"
b110 p"
b110 t"
b110 w"
b1010 ?
b1010 g
b1010 X"
b1010 c"
b1010 3#
1@
#68000
0@
#70000
1K
b1010 b
b1010 A"
b1010 l"
b1010 u"
b1010 h
b1010 @"
b1010 Y"
b1010 d"
b1011 ?
b1011 g
b1011 X"
b1011 c"
b1011 3#
b111 p"
b111 t"
b111 w"
b11 _"
b11 a"
b0 `"
b0 b"
1@
#72000
0@
#74000
1K
b1011 b
b1011 A"
b1011 l"
b1011 u"
b1011 h
b1011 @"
b1011 Y"
b1011 d"
b0 _"
b0 a"
b1 `"
b1 b"
b1000 p"
b1000 t"
b1000 w"
b1100 ?
b1100 g
b1100 X"
b1100 c"
b1100 3#
1@
#76000
0@
#78000
1K
b1100 b
b1100 A"
b1100 l"
b1100 u"
b1100 h
b1100 @"
b1100 Y"
b1100 d"
b1101 ?
b1101 g
b1101 X"
b1101 c"
b1101 3#
b1001 p"
b1001 t"
b1001 w"
b1 _"
b1 a"
b10 `"
b10 b"
1@
#80000
0@
#82000
1K
b1101 b
b1101 A"
b1101 l"
b1101 u"
b1101 h
b1101 @"
b1101 Y"
b1101 d"
b10 _"
b10 a"
b11 `"
b11 b"
b1010 p"
b1010 t"
b1010 w"
b1110 ?
b1110 g
b1110 X"
b1110 c"
b1110 3#
1@
#84000
0@
#86000
1K
b1110 b
b1110 A"
b1110 l"
b1110 u"
b1110 h
b1110 @"
b1110 Y"
b1110 d"
b1111 ?
b1111 g
b1111 X"
b1111 c"
b1111 3#
b1011 p"
b1011 t"
b1011 w"
b11 _"
b11 a"
b0 `"
b0 b"
1@
#88000
0@
#90000
1K
b1111 b
b1111 A"
b1111 l"
b1111 u"
b1111 h
b1111 @"
b1111 Y"
b1111 d"
b0 _"
b0 a"
b1 `"
b1 b"
b1100 p"
b1100 t"
b1100 w"
b10000 ?
b10000 g
b10000 X"
b10000 c"
b10000 3#
1@
#92000
0@
#94000
1K
b10000 b
b10000 A"
b10000 l"
b10000 u"
b10000 h
b10000 @"
b10000 Y"
b10000 d"
b10001 ?
b10001 g
b10001 X"
b10001 c"
b10001 3#
b1101 p"
b1101 t"
b1101 w"
b1 _"
b1 a"
b10 `"
b10 b"
1@
#96000
0@
#98000
1Z"
0K
b0 b
b0 A"
b0 l"
b0 u"
0H
0S
0P
b10001 h
b10001 @"
b10001 Y"
b10001 d"
1U
1o"
b10 _"
b10 a"
b11 `"
b11 b"
b1110 p"
b1110 t"
b1110 w"
b10010 ?
b10010 g
b10010 X"
b10010 c"
b10010 3#
1@
