Analysis & Synthesis report for ProjetoSD
Mon Oct 01 09:51:23 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 01 09:51:23 2018         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; ProjetoSD                                     ;
; Top-level Entity Name              ; ULA                                           ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 137                                           ;
;     Total combinational functions  ; 137                                           ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 64                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ULA                ; ProjetoSD          ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/ULA.bdf               ;
; A_Maior_B.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_Maior_B.bdf         ;
; A_Igual_B.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_Igual_B.bdf         ;
; A_And_B.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_And_B.bdf           ;
; A_Menor_B.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_Menor_B.bdf         ;
; A_XOR_B.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_XOR_B.bdf           ;
; Half_Adder.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Half_Adder.bdf        ;
; Complemento_5Bits.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Complemento_5Bits.bdf ;
; Complemento_6Bits.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Complemento_6Bits.bdf ;
; Circuito_Somador.bdf             ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Circuito_Somador.bdf  ;
; A_Soma_B.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_Soma_B.bdf          ;
; A_Subtracao_B.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/A_Subtracao_B.bdf     ;
; Selec_Display.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Selec_Display.bdf     ;
; Selec_Leds.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Selec_Leds.bdf        ;
; Seg1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg1.bdf              ;
; Seg2.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg2.bdf              ;
; Seg3.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg3.bdf              ;
; Seg4.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg4.bdf              ;
; Seg5.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg5.bdf              ;
; Seg6.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg6.bdf              ;
; Seg7.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg7.bdf              ;
; Seg8.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg8.bdf              ;
; Seg9.bdf                         ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg9.bdf              ;
; Seg10.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg10.bdf             ;
; Seg11.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg11.bdf             ;
; Seg13.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg13.bdf             ;
; Seg14.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Seg14.bdf             ;
; Display_Unidades.bdf             ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Display_Unidades.bdf  ;
; Display_Dezenas.bdf              ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Display_Dezenas.bdf   ;
; Display_Total.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Display_Total.bdf     ;
; Display_A.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Display_A.bdf         ;
; Display_B.bdf                    ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/Display_B.bdf         ;
; TesteMaior.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/TesteMaior.bdf        ;
; EhZero.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/ProjetoSD/EhZero.bdf            ;
+----------------------------------+-----------------+------------------------------------+------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 137      ;
;                                             ;          ;
; Total combinational functions               ; 137      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 98       ;
;     -- 3 input functions                    ; 21       ;
;     -- <=2 input functions                  ; 18       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 137      ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 64       ;
; Maximum fan-out node                        ; B0~input ;
; Maximum fan-out                             ; 21       ;
; Total fan-out                               ; 595      ;
; Average fan-out                             ; 2.25     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                              ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
; |ULA                               ; 137 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 64   ; 0            ; |ULA                                                                             ; work         ;
;    |A_And_B:inst|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_And_B:inst                                                                ;              ;
;    |A_Menor_B:inst4|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Menor_B:inst4                                                             ;              ;
;    |A_Soma_B:inst6|                ; 15 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6                                                              ;              ;
;       |Circuito_Somador:inst|      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6|Circuito_Somador:inst                                        ;              ;
;       |Complemento_5Bits:inst5|    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6|Complemento_5Bits:inst5                                      ;              ;
;       |Complemento_6Bits:inst2|    ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6|Complemento_6Bits:inst2                                      ;              ;
;          |Half_Adder:inst2|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6|Complemento_6Bits:inst2|Half_Adder:inst2                     ;              ;
;       |EhZero:inst10|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Soma_B:inst6|EhZero:inst10                                                ;              ;
;    |A_Subtracao_B:inst7|           ; 27 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7                                                         ;              ;
;       |A_Soma_B:inst|              ; 27 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst                                           ;              ;
;          |A_Igual_B:inst3|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|A_Igual_B:inst3                           ;              ;
;          |A_Maior_B:inst1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|A_Maior_B:inst1                           ;              ;
;          |Circuito_Somador:inst|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Circuito_Somador:inst                     ;              ;
;          |Complemento_5Bits:inst4| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Complemento_5Bits:inst4                   ;              ;
;          |Complemento_5Bits:inst5| ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Complemento_5Bits:inst5                   ;              ;
;             |Half_Adder:inst22|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Complemento_5Bits:inst5|Half_Adder:inst22 ;              ;
;          |Complemento_6Bits:inst2| ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Complemento_6Bits:inst2                   ;              ;
;             |Half_Adder:inst2|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|Complemento_6Bits:inst2|Half_Adder:inst2  ;              ;
;          |EhZero:inst10|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|A_Subtracao_B:inst7|A_Soma_B:inst|EhZero:inst10                             ;              ;
;    |Display_A:inst15|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15                                                            ; work         ;
;       |Display_Dezenas:inst1|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Dezenas:inst1                                      ; work         ;
;          |Seg8:inst|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Dezenas:inst1|Seg8:inst                            ; work         ;
;       |Display_Unidades:inst|      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst                                      ; work         ;
;          |Seg1:inst|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg1:inst                            ; work         ;
;          |Seg2:inst1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg2:inst1                           ; work         ;
;          |Seg3:inst2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg3:inst2                           ; work         ;
;          |Seg4:inst3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg4:inst3                           ; work         ;
;          |Seg5:inst4|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg5:inst4                           ; work         ;
;          |Seg6:inst6|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg6:inst6                           ; work         ;
;          |Seg7:inst5|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_A:inst15|Display_Unidades:inst|Seg7:inst5                           ; work         ;
;    |Display_B:inst29|              ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29                                                            ; work         ;
;       |Display_Dezenas:inst1|      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Dezenas:inst1                                      ; work         ;
;          |Seg8:inst|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Dezenas:inst1|Seg8:inst                            ; work         ;
;       |Display_Unidades:inst|      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst                                      ; work         ;
;          |Seg1:inst|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg1:inst                            ; work         ;
;          |Seg2:inst1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg2:inst1                           ; work         ;
;          |Seg3:inst2|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg3:inst2                           ; work         ;
;          |Seg4:inst3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg4:inst3                           ; work         ;
;          |Seg5:inst4|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg5:inst4                           ; work         ;
;          |Seg6:inst6|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg6:inst6                           ; work         ;
;          |Seg7:inst5|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_B:inst29|Display_Unidades:inst|Seg7:inst5                           ; work         ;
;    |Display_Total:inst44|          ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44                                                        ; work         ;
;       |Display_Dezenas:inst1|      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Dezenas:inst1                                  ; work         ;
;          |Seg10:inst2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Dezenas:inst1|Seg10:inst2                      ; work         ;
;          |Seg11:inst3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Dezenas:inst1|Seg11:inst3                      ; work         ;
;          |Seg8:inst|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Dezenas:inst1|Seg8:inst                        ; work         ;
;          |Seg9:inst1|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Dezenas:inst1|Seg9:inst1                       ; work         ;
;       |Display_Unidades:inst|      ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst                                  ; work         ;
;          |Seg1:inst|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg1:inst                        ; work         ;
;          |Seg2:inst1|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg2:inst1                       ; work         ;
;          |Seg3:inst2|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg3:inst2                       ; work         ;
;          |Seg4:inst3|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg4:inst3                       ; work         ;
;          |Seg5:inst4|              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg5:inst4                       ; work         ;
;          |Seg6:inst6|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg6:inst6                       ; work         ;
;          |Seg7:inst5|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Display_Total:inst44|Display_Unidades:inst|Seg7:inst5                       ; work         ;
;    |EhZero:inst30|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|EhZero:inst30                                                               ;              ;
;    |Selec_Display:inst16|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Display:inst16                                                        ;              ;
;    |Selec_Display:inst17|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Display:inst17                                                        ;              ;
;    |Selec_Display:inst18|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Display:inst18                                                        ;              ;
;    |Selec_Display:inst19|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Display:inst19                                                        ;              ;
;    |Selec_Display:inst20|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Display:inst20                                                        ;              ;
;    |Selec_Leds:inst22|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Leds:inst22                                                           ;              ;
;    |Selec_Leds:inst23|             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Leds:inst23                                                           ;              ;
;    |Selec_Leds:inst24|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Leds:inst24                                                           ;              ;
;    |Selec_Leds:inst25|             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Leds:inst25                                                           ;              ;
;    |Selec_Leds:inst26|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|Selec_Leds:inst26                                                           ;              ;
;    |TesteMaior:inst3|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ULA|TesteMaior:inst3                                                            ;              ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Oct 01 09:51:17 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD -c ProjetoSD
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file ula.bdf
    Info: Found entity 1: ULA
Info: Found 1 design units, including 1 entities, in source file a_maior_b.bdf
    Info: Found entity 1: A_Maior_B
Info: Found 1 design units, including 1 entities, in source file a_igual_b.bdf
    Info: Found entity 1: A_Igual_B
Info: Found 1 design units, including 1 entities, in source file a_and_b.bdf
    Info: Found entity 1: A_And_B
Info: Found 1 design units, including 1 entities, in source file a_menor_b.bdf
    Info: Found entity 1: A_Menor_B
Info: Found 1 design units, including 1 entities, in source file a_xor_b.bdf
    Info: Found entity 1: A_XOR_B
Info: Found 1 design units, including 1 entities, in source file half_adder.bdf
    Info: Found entity 1: Half_Adder
Info: Found 1 design units, including 1 entities, in source file complemento_5bits.bdf
    Info: Found entity 1: Complemento_5Bits
Info: Found 1 design units, including 1 entities, in source file complemento_6bits.bdf
    Info: Found entity 1: Complemento_6Bits
Info: Found 1 design units, including 1 entities, in source file circuito_somador.bdf
    Info: Found entity 1: Circuito_Somador
Info: Found 1 design units, including 1 entities, in source file a_soma_b.bdf
    Info: Found entity 1: A_Soma_B
Info: Found 1 design units, including 1 entities, in source file teste.bdf
    Info: Found entity 1: Teste
Info: Found 1 design units, including 1 entities, in source file a_subtracao_b.bdf
    Info: Found entity 1: A_Subtracao_B
Info: Found 1 design units, including 1 entities, in source file teste_mux_matheus.bdf
    Info: Found entity 1: Teste_MUX_Matheus
Info: Found 1 design units, including 1 entities, in source file selec_display.bdf
    Info: Found entity 1: Selec_Display
Info: Found 1 design units, including 1 entities, in source file selec_leds.bdf
    Info: Found entity 1: Selec_Leds
Info: Found 1 design units, including 1 entities, in source file seg1.bdf
    Info: Found entity 1: Seg1
Info: Found 1 design units, including 1 entities, in source file seg2.bdf
    Info: Found entity 1: Seg2
Info: Found 1 design units, including 1 entities, in source file seg3.bdf
    Info: Found entity 1: Seg3
Info: Found 1 design units, including 1 entities, in source file seg4.bdf
    Info: Found entity 1: Seg4
Info: Found 1 design units, including 1 entities, in source file seg5.bdf
    Info: Found entity 1: Seg5
Info: Found 1 design units, including 1 entities, in source file seg6.bdf
    Info: Found entity 1: Seg6
Info: Found 1 design units, including 1 entities, in source file seg7.bdf
    Info: Found entity 1: Seg7
Info: Found 1 design units, including 1 entities, in source file teste_1_display.bdf
    Info: Found entity 1: Teste_1_Display
Info: Found 1 design units, including 1 entities, in source file seg8.bdf
    Info: Found entity 1: Seg8
Info: Found 1 design units, including 1 entities, in source file seg9.bdf
    Info: Found entity 1: Seg9
Info: Found 1 design units, including 1 entities, in source file seg10.bdf
    Info: Found entity 1: Seg10
Info: Found 1 design units, including 1 entities, in source file seg11.bdf
    Info: Found entity 1: Seg11
Info: Found 1 design units, including 1 entities, in source file seg13.bdf
    Info: Found entity 1: Seg13
Info: Found 1 design units, including 1 entities, in source file seg14.bdf
    Info: Found entity 1: Seg14
Info: Found 1 design units, including 1 entities, in source file display_unidades.bdf
    Info: Found entity 1: Display_Unidades
Info: Found 1 design units, including 1 entities, in source file display_dezenas.bdf
    Info: Found entity 1: Display_Dezenas
Info: Found 1 design units, including 1 entities, in source file display_total.bdf
    Info: Found entity 1: Display_Total
Info: Found 1 design units, including 1 entities, in source file display_a.bdf
    Info: Found entity 1: Display_A
Info: Found 1 design units, including 1 entities, in source file display_b.bdf
    Info: Found entity 1: Display_B
Info: Found 1 design units, including 1 entities, in source file testemaior.bdf
    Info: Found entity 1: TesteMaior
Info: Found 1 design units, including 1 entities, in source file ehzero.bdf
    Info: Found entity 1: EhZero
Info: Elaborating entity "ULA" for the top level hierarchy
Info: Elaborating entity "Selec_Display" for hierarchy "Selec_Display:inst16"
Warning: Block or symbol "NOT" of instance "inst10" overlaps another block or symbol
Info: Elaborating entity "A_Soma_B" for hierarchy "A_Soma_B:inst6"
Info: Elaborating entity "Complemento_6Bits" for hierarchy "A_Soma_B:inst6|Complemento_6Bits:inst2"
Warning: Block or symbol "AND2" of instance "inst5" overlaps another block or symbol
Info: Elaborating entity "Half_Adder" for hierarchy "A_Soma_B:inst6|Complemento_6Bits:inst2|Half_Adder:inst"
Info: Elaborating entity "Circuito_Somador" for hierarchy "A_Soma_B:inst6|Circuito_Somador:inst"
Info: Elaborating entity "Complemento_5Bits" for hierarchy "A_Soma_B:inst6|Complemento_5Bits:inst5"
Warning: Block or symbol "AND2" of instance "inst5" overlaps another block or symbol
Info: Elaborating entity "EhZero" for hierarchy "A_Soma_B:inst6|EhZero:inst10"
Info: Elaborating entity "A_Igual_B" for hierarchy "A_Soma_B:inst6|A_Igual_B:inst3"
Info: Elaborating entity "A_Maior_B" for hierarchy "A_Soma_B:inst6|A_Maior_B:inst1"
Info: Elaborating entity "A_Subtracao_B" for hierarchy "A_Subtracao_B:inst7"
Info: Elaborating entity "Selec_Leds" for hierarchy "Selec_Leds:inst22"
Warning: Block or symbol "NOT" of instance "inst10" overlaps another block or symbol
Info: Elaborating entity "A_And_B" for hierarchy "A_And_B:inst"
Info: Elaborating entity "A_XOR_B" for hierarchy "A_XOR_B:inst1"
Info: Elaborating entity "TesteMaior" for hierarchy "TesteMaior:inst3"
Info: Elaborating entity "A_Menor_B" for hierarchy "A_Menor_B:inst4"
Info: Elaborating entity "Display_A" for hierarchy "Display_A:inst15"
Info: Elaborating entity "Display_Unidades" for hierarchy "Display_A:inst15|Display_Unidades:inst"
Info: Elaborating entity "Seg1" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg1:inst"
Info: Elaborating entity "Seg2" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg2:inst1"
Warning: Primitive "NOT" of instance "inst" not used
Info: Elaborating entity "Seg3" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg3:inst2"
Info: Elaborating entity "Seg4" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg4:inst3"
Info: Elaborating entity "Seg5" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg5:inst4"
Info: Elaborating entity "Seg6" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg6:inst6"
Info: Elaborating entity "Seg7" for hierarchy "Display_A:inst15|Display_Unidades:inst|Seg7:inst5"
Info: Elaborating entity "Display_Dezenas" for hierarchy "Display_A:inst15|Display_Dezenas:inst1"
Info: Elaborating entity "Seg8" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg8:inst"
Info: Elaborating entity "Seg9" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg9:inst1"
Info: Elaborating entity "Seg10" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg10:inst2"
Info: Elaborating entity "Seg11" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg11:inst3"
Info: Elaborating entity "Seg13" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg13:inst4"
Info: Elaborating entity "Seg14" for hierarchy "Display_A:inst15|Display_Dezenas:inst1|Seg14:inst5"
Info: Elaborating entity "Display_B" for hierarchy "Display_B:inst29"
Info: Elaborating entity "Display_Total" for hierarchy "Display_Total:inst44"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEG10_A" is stuck at VCC
    Warning (13410): Pin "SEG11_A" is stuck at VCC
    Warning (13410): Pin "SEG12_A" is stuck at VCC
    Warning (13410): Pin "SEG13_A" is stuck at VCC
    Warning (13410): Pin "SEG14_A" is stuck at VCC
    Warning (13410): Pin "SEG10_B" is stuck at VCC
    Warning (13410): Pin "SEG11_B" is stuck at VCC
    Warning (13410): Pin "SEG12_B" is stuck at VCC
    Warning (13410): Pin "SEG13_B" is stuck at VCC
    Warning (13410): Pin "SEG14_B" is stuck at VCC
    Warning (13410): Pin "SEG12_SOMA" is stuck at VCC
Info: Timing-Driven Synthesis is running
Warning: Ignored assignments for entity "ProjetoSD" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ProjetoSD -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ProjetoSD -section_id "Root Region" was ignored
Info: Implemented 201 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 51 output pins
    Info: Implemented 137 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 262 megabytes
    Info: Processing ended: Mon Oct 01 09:51:23 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


