<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CombinationalLogic_VHDLCaptureExample_TB_behav.wdb" id="1">
         <top_modules>
            <top_module name="CombinationalLogic_VHDLCaptureExample_TB" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="28917432fs"></ZoomEndTime>
      <Cursor1Time time="160000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="194"></NameColumnWidth>
      <ValueColumnWidth column_width="86"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="10" />
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/s" type="logic">
      <obj_property name="ElementShortName">s</obj_property>
      <obj_property name="ObjectShortName">s</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/m1" type="logic">
      <obj_property name="ElementShortName">m1</obj_property>
      <obj_property name="ObjectShortName">m1</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/m0" type="logic">
      <obj_property name="ElementShortName">m0</obj_property>
      <obj_property name="ObjectShortName">m0</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/mOut_Concurr_GateLevel" type="logic">
      <obj_property name="ElementShortName">mOut_Concurr_GateLevel</obj_property>
      <obj_property name="ObjectShortName">mOut_Concurr_GateLevel</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/mOut_IFWithDefault" type="logic">
      <obj_property name="ElementShortName">mOut_IFWithDefault</obj_property>
      <obj_property name="ObjectShortName">mOut_IFWithDefault</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/mOut_IFWithoutDefault" type="logic">
      <obj_property name="ElementShortName">mOut_IFWithoutDefault</obj_property>
      <obj_property name="ObjectShortName">mOut_IFWithoutDefault</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/mOut_Concurr_WithSelect" type="logic">
      <obj_property name="ElementShortName">mOut_Concurr_WithSelect</obj_property>
      <obj_property name="ObjectShortName">mOut_Concurr_WithSelect</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/mOut_Concurr_WhenElse" type="logic">
      <obj_property name="ElementShortName">mOut_Concurr_WhenElse</obj_property>
      <obj_property name="ObjectShortName">mOut_Concurr_WhenElse</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/testNo" type="other">
      <obj_property name="ElementShortName">testNo</obj_property>
      <obj_property name="ObjectShortName">testNo</obj_property>
   </wvobject>
   <wvobject fp_name="/CombinationalLogic_VHDLCaptureExample_TB/endOfSim" type="other">
      <obj_property name="ElementShortName">endOfSim</obj_property>
      <obj_property name="ObjectShortName">endOfSim</obj_property>
   </wvobject>
</wave_config>
