module srff(S, R, clk, Q, Qb);
input S, R, clk;
output reg, Q, Qb;
always @(posedge clk)
	begin
		if(S==1'b0 && R==1'b0)
			Q <= Q;
		else if(S==1'b0 && R==1'b1)
			Q <= 1'b0;
		else if(S==1'b1 && R==1'b0)
			Q <= 1'b1;
		else
			Q = 1'bX;
	end
	Qb = ~Q;
endmodule