<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CADCA5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COUNTER_BIN_N_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COUNTER_BIN_N_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplier.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplier.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplier.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="My_Register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="My_Register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="My_Register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROM.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="activation_func.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="activation_func.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="activation_func.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="datapath_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="datapath_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="datapath_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dp_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dp_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dp_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dp_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="input_ROM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="input_ROM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="input_ROM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="input_ROM_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="layer1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="layer1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="layer1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="layer1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="layer2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="layer2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="layer2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="layer2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="layer2_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="neuron_level_1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516961234" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516961234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517044973" xil_pn:in_ck="-4146465170736652897" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517044973">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Activation Function.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Adder_tb.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Controller2.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="Counter_tb.vhd"/>
      <outfile xil_pn:name="Fixed Point Package.vhd"/>
      <outfile xil_pn:name="Multiplier.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_tb.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_tb.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="Register_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="dp_tb.vhd"/>
      <outfile xil_pn:name="input_ROM.vhd"/>
      <outfile xil_pn:name="layer1.vhd"/>
      <outfile xil_pn:name="layer1_tb.vhd"/>
      <outfile xil_pn:name="layer2.vhd"/>
      <outfile xil_pn:name="layer2_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516978809" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2655658583915942911" xil_pn:start_ts="1516978809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516978809" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4854412160225861815" xil_pn:start_ts="1516978809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516973905" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3841559372984314649" xil_pn:start_ts="1516973905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1517044979" xil_pn:in_ck="-4146465170736652897" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517044979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Activation Function.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Adder_tb.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Controller2.vhd"/>
      <outfile xil_pn:name="Counter.vhd"/>
      <outfile xil_pn:name="Counter_tb.vhd"/>
      <outfile xil_pn:name="Fixed Point Package.vhd"/>
      <outfile xil_pn:name="Multiplier.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAM_tb.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_tb.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="Register_tb.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="dp_tb.vhd"/>
      <outfile xil_pn:name="input_ROM.vhd"/>
      <outfile xil_pn:name="layer1.vhd"/>
      <outfile xil_pn:name="layer1_tb.vhd"/>
      <outfile xil_pn:name="layer2.vhd"/>
      <outfile xil_pn:name="layer2_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517044989" xil_pn:in_ck="-4146465170736652897" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8056990582352746267" xil_pn:start_ts="1517044979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="dp_tb_beh.prj"/>
      <outfile xil_pn:name="dp_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517044989" xil_pn:in_ck="-447352276192862876" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-77371109637328312" xil_pn:start_ts="1517044989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="dp_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8228202656291870014" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7776661567939004000" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1728954644531897866" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053534" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6530966041613025898" xil_pn:start_ts="1517053534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517053742" xil_pn:in_ck="6580723410833101331" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="8997093166365200074" xil_pn:start_ts="1517053665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="datapath.lso"/>
      <outfile xil_pn:name="datapath.ngc"/>
      <outfile xil_pn:name="datapath.ngr"/>
      <outfile xil_pn:name="datapath.prj"/>
      <outfile xil_pn:name="datapath.stx"/>
      <outfile xil_pn:name="datapath.syr"/>
      <outfile xil_pn:name="datapath.xst"/>
      <outfile xil_pn:name="datapath_stx_beh.prj"/>
      <outfile xil_pn:name="datapath_vhdl.prj"/>
      <outfile xil_pn:name="datapath_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
