Running: /home/readout/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/readout/Firmware_dev/my_acq_tb_isim_beh.exe" -prj "/home/readout/Firmware_dev/my_acq_tb_beh.prj" "work.my_acq_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/readout/Firmware_dev/aquisition.vhd" into library work
Parsing VHDL file "/home/readout/Firmware_dev/my_acq_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 114800 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package attributes
Compiling package std_logic_misc
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",true,"FALSE"...]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","LVDS_25","S...]
Compiling architecture srl16_v of entity SRL16 [\SRL16("0000000000000000")(0,15)...]
Compiling architecture behavioral of entity acquisition [acquisition_default]
Compiling architecture behavior of entity my_acq_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable /home/readout/Firmware_dev/my_acq_tb_isim_beh.exe
Fuse Memory Usage: 704876 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 110 ms
