

================================================================
== Vitis HLS Report for 'trace_cntrl_64_Pipeline_VITIS_LOOP_27_1'
================================================================
* Date:           Fri Sep  6 14:47:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        trace_cntrl_64
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    274|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     185|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     185|    388|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_212_p2                     |         +|   0|  0|  39|          32|           2|
    |i_5_fu_242_p2                     |         +|   0|  0|  39|          32|           1|
    |samples_1_fu_231_p2               |         +|   0|  0|  39|          32|           1|
    |and_ln30_fu_194_p2                |       and|   0|  0|  32|          32|          32|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_write_state2    |       and|   0|  0|   2|           1|           1|
    |capture_64_TLAST                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln27_fu_160_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_200_p2               |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |match_1_fu_206_p2                 |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 274|         228|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_phi_mux_match_phi_fu_140_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_4            |   9|          2|   32|         64|
    |capture_64_TDATA_blk_n          |   9|          2|    1|          2|
    |grp_load_fu_147_p1              |  14|          3|   32|         96|
    |i_fu_72                         |  14|          3|   32|         96|
    |match_reg_137                   |   9|          2|    1|          2|
    |samples_fu_68                   |   9|          2|   32|         64|
    |trace_64_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 114|         25|  166|        397|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_2_reg_312              |  32|   0|   32|          0|
    |i_fu_72                  |  32|   0|   32|          0|
    |icmp_ln27_reg_273        |   1|   0|    1|          0|
    |match_1_reg_307          |   1|   0|    1|          0|
    |match_reg_137            |   1|   0|    1|          0|
    |samples_fu_68            |  32|   0|   32|          0|
    |trace_temp_data_reg_277  |  64|   0|   64|          0|
    |trace_temp_dest_reg_302  |   1|   0|    1|          0|
    |trace_temp_id_reg_297    |   1|   0|    1|          0|
    |trace_temp_keep_reg_282  |   8|   0|    8|          0|
    |trace_temp_strb_reg_287  |   8|   0|    8|          0|
    |trace_temp_user_reg_292  |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 185|   0|  185|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  trace_cntrl_64_Pipeline_VITIS_LOOP_27_1|  return value|
|trace_64_TVALID    |   in|    1|        axis|                        trace_64_V_data_V|       pointer|
|trace_64_TDATA     |   in|   64|        axis|                        trace_64_V_data_V|       pointer|
|capture_64_TREADY  |   in|    1|        axis|                      capture_64_V_data_V|       pointer|
|capture_64_TDATA   |  out|   64|        axis|                      capture_64_V_data_V|       pointer|
|length_r           |   in|   32|     ap_none|                                 length_r|        scalar|
|sub                |   in|   32|     ap_none|                                      sub|        scalar|
|capture_64_TVALID  |  out|    1|        axis|                      capture_64_V_dest_V|       pointer|
|capture_64_TDEST   |  out|    1|        axis|                      capture_64_V_dest_V|       pointer|
|capture_64_TKEEP   |  out|    8|        axis|                      capture_64_V_keep_V|       pointer|
|capture_64_TSTRB   |  out|    8|        axis|                      capture_64_V_strb_V|       pointer|
|capture_64_TUSER   |  out|    1|        axis|                      capture_64_V_user_V|       pointer|
|capture_64_TLAST   |  out|    1|        axis|                      capture_64_V_last_V|       pointer|
|capture_64_TID     |  out|    1|        axis|                        capture_64_V_id_V|       pointer|
|trace_64_TREADY    |  out|    1|        axis|                        trace_64_V_dest_V|       pointer|
|trace_64_TDEST     |   in|    1|        axis|                        trace_64_V_dest_V|       pointer|
|trace_64_TKEEP     |   in|    8|        axis|                        trace_64_V_keep_V|       pointer|
|trace_64_TSTRB     |   in|    8|        axis|                        trace_64_V_strb_V|       pointer|
|trace_64_TUSER     |   in|    1|        axis|                        trace_64_V_user_V|       pointer|
|trace_64_TLAST     |   in|    1|        axis|                        trace_64_V_last_V|       pointer|
|trace_64_TID       |   in|    1|        axis|                          trace_64_V_id_V|       pointer|
|conv_i             |   in|   32|     ap_none|                                   conv_i|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%samples = alloca i32 1"   --->   Operation 5 'alloca' 'samples' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %capture_64_V_data_V, i8 %capture_64_V_keep_V, i8 %capture_64_V_strb_V, i1 %capture_64_V_user_V, i1 %capture_64_V_last_V, i1 %capture_64_V_id_V, i1 %capture_64_V_dest_V, void @empty_7"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %trace_64_V_data_V, i8 %trace_64_V_keep_V, i8 %trace_64_V_strb_V, i1 %trace_64_V_user_V, i1 %trace_64_V_last_V, i1 %trace_64_V_id_V, i1 %trace_64_V_dest_V, void @empty_8"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %capture_64_V_dest_V, i1 %capture_64_V_id_V, i1 %capture_64_V_last_V, i1 %capture_64_V_user_V, i8 %capture_64_V_strb_V, i8 %capture_64_V_keep_V, i64 %capture_64_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %trace_64_V_dest_V, i1 %trace_64_V_id_V, i1 %trace_64_V_last_V, i1 %trace_64_V_user_V, i8 %trace_64_V_strb_V, i8 %trace_64_V_keep_V, i64 %trace_64_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_i"   --->   Operation 11 'read' 'conv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 12 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %length_r"   --->   Operation 13 'read' 'length_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %samples"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%match = phi i1 0, void %newFuncRoot, i1 %match_1, void %for.inc"   --->   Operation 17 'phi' 'match' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln27 = icmp_slt  i32 %i_1, i32 %length_r_read" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.end.exitStub, void %for.body" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 20 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [trace_cntrl_64/trace_cntrl_64.cpp:28]   --->   Operation 21 'specpipeline' 'specpipeline_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 22 'specloopname' 'specloopname_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %trace_64_V_data_V, i8 %trace_64_V_keep_V, i8 %trace_64_V_strb_V, i1 %trace_64_V_user_V, i1 %trace_64_V_last_V, i1 %trace_64_V_id_V, i1 %trace_64_V_dest_V" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 23 'read' 'empty' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trace_temp_data = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 24 'extractvalue' 'trace_temp_data' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trace_temp_keep = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 25 'extractvalue' 'trace_temp_keep' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trace_temp_strb = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 26 'extractvalue' 'trace_temp_strb' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trace_temp_user = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 27 'extractvalue' 'trace_temp_user' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trace_temp_id = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 28 'extractvalue' 'trace_temp_id' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trace_temp_dest = extractvalue i84 %empty" [trace_cntrl_64/trace_cntrl_64.cpp:29]   --->   Operation 29 'extractvalue' 'trace_temp_dest' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%trunc_ln30 = trunc i64 %trace_temp_data" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 30 'trunc' 'trunc_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln30)   --->   "%and_ln30 = and i32 %trunc_ln30, i32 %conv_i_read" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 31 'and' 'and_ln30' <Predicate = (icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln30 = icmp_eq  i32 %and_ln30, i32 %conv_i_read" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 32 'icmp' 'icmp_ln30' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%match_1 = or i1 %match, i1 %icmp_ln30" [trace_cntrl_64/trace_cntrl_64.cpp:30]   --->   Operation 33 'or' 'match_1' <Predicate = (icmp_ln27)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %match_1, void %if.else, void %if.then" [trace_cntrl_64/trace_cntrl_64.cpp:33]   --->   Operation 34 'br' 'br_ln33' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 4294967295" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 35 'add' 'i_2' <Predicate = (icmp_ln27 & !match_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln39 = store i32 %i_2, i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:39]   --->   Operation 36 'store' 'store_ln39' <Predicate = (icmp_ln27 & !match_1)> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 37 'br' 'br_ln0' <Predicate = (icmp_ln27 & !match_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%samples_load = load i32 %samples" [trace_cntrl_64/trace_cntrl_64.cpp:36]   --->   Operation 38 'load' 'samples_load' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%trace_temp_last = icmp_eq  i32 %samples_load, i32 %sub_read" [trace_cntrl_64/trace_cntrl_64.cpp:34]   --->   Operation 39 'icmp' 'trace_temp_last' <Predicate = (icmp_ln27 & match_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %capture_64_V_data_V, i8 %capture_64_V_keep_V, i8 %capture_64_V_strb_V, i1 %capture_64_V_user_V, i1 %capture_64_V_last_V, i1 %capture_64_V_id_V, i1 %capture_64_V_dest_V, i64 %trace_temp_data, i8 %trace_temp_keep, i8 %trace_temp_strb, i1 %trace_temp_user, i1 %trace_temp_last, i1 %trace_temp_id, i1 %trace_temp_dest" [trace_cntrl_64/trace_cntrl_64.cpp:35]   --->   Operation 40 'write' 'write_ln35' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%samples_1 = add i32 %samples_load, i32 1" [trace_cntrl_64/trace_cntrl_64.cpp:36]   --->   Operation 41 'add' 'samples_1' <Predicate = (icmp_ln27 & match_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 %samples_1, i32 %samples" [trace_cntrl_64/trace_cntrl_64.cpp:37]   --->   Operation 42 'store' 'store_ln37' <Predicate = (icmp_ln27 & match_1)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [trace_cntrl_64/trace_cntrl_64.cpp:37]   --->   Operation 43 'br' 'br_ln37' <Predicate = (icmp_ln27 & match_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 44 'load' 'i_4' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 45 'add' 'i_5' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.70ns)   --->   "%store_ln27 = store i32 %i_5, i32 %i" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 46 'store' 'store_ln27' <Predicate = (icmp_ln27)> <Delay = 1.70>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.cond" [trace_cntrl_64/trace_cntrl_64.cpp:27]   --->   Operation 47 'br' 'br_ln27' <Predicate = (icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ capture_64_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ capture_64_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ trace_64_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
samples                 (alloca             ) [ 011]
i                       (alloca             ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
conv_i_read             (read               ) [ 000]
sub_read                (read               ) [ 001]
length_r_read           (read               ) [ 000]
store_ln0               (store              ) [ 000]
store_ln0               (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
match                   (phi                ) [ 010]
i_1                     (load               ) [ 000]
icmp_ln27               (icmp               ) [ 011]
br_ln27                 (br                 ) [ 000]
specpipeline_ln28       (specpipeline       ) [ 000]
specloopname_ln27       (specloopname       ) [ 000]
empty                   (read               ) [ 000]
trace_temp_data         (extractvalue       ) [ 001]
trace_temp_keep         (extractvalue       ) [ 001]
trace_temp_strb         (extractvalue       ) [ 001]
trace_temp_user         (extractvalue       ) [ 001]
trace_temp_id           (extractvalue       ) [ 001]
trace_temp_dest         (extractvalue       ) [ 001]
trunc_ln30              (trunc              ) [ 000]
and_ln30                (and                ) [ 000]
icmp_ln30               (icmp               ) [ 000]
match_1                 (or                 ) [ 011]
br_ln33                 (br                 ) [ 000]
i_2                     (add                ) [ 001]
store_ln39              (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
samples_load            (load               ) [ 000]
trace_temp_last         (icmp               ) [ 000]
write_ln35              (write              ) [ 000]
samples_1               (add                ) [ 000]
store_ln37              (store              ) [ 000]
br_ln37                 (br                 ) [ 000]
i_4                     (load               ) [ 000]
i_5                     (add                ) [ 000]
store_ln27              (store              ) [ 000]
br_ln27                 (br                 ) [ 011]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="length_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="capture_64_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="capture_64_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="capture_64_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="capture_64_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="capture_64_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="capture_64_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="capture_64_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="capture_64_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="trace_64_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trace_64_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trace_64_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trace_64_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="trace_64_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="trace_64_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="trace_64_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trace_64_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_i">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="samples_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="samples/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv_i_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sub_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="length_r_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="84" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln35_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="1" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="1" slack="0"/>
<pin id="121" dir="0" index="8" bw="64" slack="1"/>
<pin id="122" dir="0" index="9" bw="8" slack="1"/>
<pin id="123" dir="0" index="10" bw="8" slack="1"/>
<pin id="124" dir="0" index="11" bw="1" slack="1"/>
<pin id="125" dir="0" index="12" bw="1" slack="0"/>
<pin id="126" dir="0" index="13" bw="1" slack="1"/>
<pin id="127" dir="0" index="14" bw="1" slack="1"/>
<pin id="128" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="match_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="match (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="match_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="match/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 i_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln27_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trace_temp_data_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="84" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_data/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trace_temp_keep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="84" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_keep/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trace_temp_strb_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="84" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_strb/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trace_temp_user_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="84" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_user/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trace_temp_id_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="84" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_id/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trace_temp_dest_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="84" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="trace_temp_dest/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln30_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln30_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln30_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="match_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="match_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln39_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="samples_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="samples_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trace_temp_last_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="trace_temp_last/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="samples_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="samples_1/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln37_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln27_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="samples_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="samples "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="sub_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln27_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="277" class="1005" name="trace_temp_data_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_data "/>
</bind>
</comp>

<comp id="282" class="1005" name="trace_temp_keep_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_keep "/>
</bind>
</comp>

<comp id="287" class="1005" name="trace_temp_strb_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_strb "/>
</bind>
</comp>

<comp id="292" class="1005" name="trace_temp_user_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_user "/>
</bind>
</comp>

<comp id="297" class="1005" name="trace_temp_id_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_id "/>
</bind>
</comp>

<comp id="302" class="1005" name="trace_temp_dest_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trace_temp_dest "/>
</bind>
</comp>

<comp id="307" class="1005" name="match_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="match_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="54" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="147" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="88" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="94" pin="8"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="94" pin="8"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="94" pin="8"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="94" pin="8"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="94" pin="8"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="94" pin="8"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="166" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="76" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="76" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="140" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="147" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="225" pin="2"/><net_sink comp="112" pin=12"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="147" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="68" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="263"><net_src comp="72" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="271"><net_src comp="82" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="276"><net_src comp="160" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="166" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="285"><net_src comp="170" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="290"><net_src comp="174" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="112" pin=10"/></net>

<net id="295"><net_src comp="178" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=11"/></net>

<net id="300"><net_src comp="182" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="112" pin=13"/></net>

<net id="305"><net_src comp="186" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="112" pin=14"/></net>

<net id="310"><net_src comp="206" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="315"><net_src comp="212" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: capture_64_V_data_V | {2 }
	Port: capture_64_V_keep_V | {2 }
	Port: capture_64_V_strb_V | {2 }
	Port: capture_64_V_user_V | {2 }
	Port: capture_64_V_last_V | {2 }
	Port: capture_64_V_id_V | {2 }
	Port: capture_64_V_dest_V | {2 }
	Port: trace_64_V_data_V | {}
	Port: trace_64_V_keep_V | {}
	Port: trace_64_V_strb_V | {}
	Port: trace_64_V_user_V | {}
	Port: trace_64_V_last_V | {}
	Port: trace_64_V_id_V | {}
	Port: trace_64_V_dest_V | {}
 - Input state : 
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : length_r | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : sub | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_data_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_keep_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_strb_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_user_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_last_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_id_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : capture_64_V_dest_V | {}
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_data_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_keep_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_strb_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_user_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_last_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_id_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : trace_64_V_dest_V | {1 }
	Port: trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 : conv_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		match : 1
		i_1 : 1
		icmp_ln27 : 2
		br_ln27 : 3
		trunc_ln30 : 1
		and_ln30 : 2
		icmp_ln30 : 2
		match_1 : 3
		br_ln33 : 3
		i_2 : 2
	State 2
		trace_temp_last : 1
		write_ln35 : 2
		samples_1 : 1
		store_ln37 : 2
		i_5 : 1
		store_ln27 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln27_fu_160     |    0    |    39   |
|   icmp   |     icmp_ln30_fu_200     |    0    |    39   |
|          |  trace_temp_last_fu_225  |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |        i_2_fu_212        |    0    |    39   |
|    add   |     samples_1_fu_231     |    0    |    39   |
|          |        i_5_fu_242        |    0    |    39   |
|----------|--------------------------|---------|---------|
|    and   |      and_ln30_fu_194     |    0    |    32   |
|----------|--------------------------|---------|---------|
|    or    |      match_1_fu_206      |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |  conv_i_read_read_fu_76  |    0    |    0    |
|   read   |    sub_read_read_fu_82   |    0    |    0    |
|          | length_r_read_read_fu_88 |    0    |    0    |
|          |     empty_read_fu_94     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln35_write_fu_112 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  trace_temp_data_fu_166  |    0    |    0    |
|          |  trace_temp_keep_fu_170  |    0    |    0    |
|extractvalue|  trace_temp_strb_fu_174  |    0    |    0    |
|          |  trace_temp_user_fu_178  |    0    |    0    |
|          |   trace_temp_id_fu_182   |    0    |    0    |
|          |  trace_temp_dest_fu_186  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln30_fu_190    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   268   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_2_reg_312      |   32   |
|       i_reg_260       |   32   |
|   icmp_ln27_reg_273   |    1   |
|    match_1_reg_307    |    1   |
|     match_reg_137     |    1   |
|    samples_reg_253    |   32   |
|    sub_read_reg_268   |   32   |
|trace_temp_data_reg_277|   64   |
|trace_temp_dest_reg_302|    1   |
| trace_temp_id_reg_297 |    1   |
|trace_temp_keep_reg_282|    8   |
|trace_temp_strb_reg_287|    8   |
|trace_temp_user_reg_292|    1   |
+-----------------------+--------+
|         Total         |   214  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   268  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   214  |    -   |
+-----------+--------+--------+
|   Total   |   214  |   268  |
+-----------+--------+--------+
