$date
	Wed Jan  6 00:48:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_test $end
$var wire 8 ! result [7:0] $end
$var reg 3 " ctrl [2:0] $end
$var reg 8 # data0 [7:0] $end
$var reg 8 $ data1 [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#50
b1011 !
b1 $
b1010 #
#100
b1010 !
b1 "
b1010 $
b10100 #
#150
b1000000 !
b10 "
b1000 $
b1000 #
#200
b110 !
b11 "
b10 $
b1100 #
#250
b1 !
b100 "
b11 $
b111 #
#300