module top_module (
    input clk,
    input shift_ena,
    input count_ena,
    input data,
    output [3:0] q);
    
    // seq logic
    always @(posedge clk) begin
        if( shift_ena) begin
            q <= {q[2:0], data}; 
        end
        if(count_ena) begin
            q <= q-1'b1;
        end
    end

endmodule
