// Seed: 1599291853
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wand id_3 = -1'b0 * -1 ? -1'd0 : -1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd30,
    parameter id_9 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  inout tri id_8;
  output wire id_7;
  inout wire _id_6;
  output logic [7:0] id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_1
  );
  always @(id_8 or id_4[-1'h0-:1] & {1}) id_10 = id_4;
  assign id_8 = 1'b0;
  logic id_11;
  assign id_5[id_9 : id_6] = 1;
  assign id_4 = id_9;
endmodule
