<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.ducati.TimestampProvider</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2012, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== TimestampProvider.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.ducati;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    <span class="xdoc">/*!
</span>    41    <span class="xdoc"> *  ======== TimestampProvider ========
</span>    42    <span class="xdoc"> *  Ducati Cortex M3 TimestampProvider delegate for use 
</span>    43    <span class="xdoc"> *  with {<b>@link</b> xdc.runtime.Timestamp}
</span>    44    <span class="xdoc"> *
</span>    45    <span class="xdoc"> *  The timestamp counters used in Ducati are CTM counters 2,3,4,5.
</span>    46    <span class="xdoc"> *  Each core uses two counters in chained mode to achieve 64 bits.
</span>    47    <span class="xdoc"> *  Core 0 uses counters 2,3.
</span>    48    <span class="xdoc"> *  Core 1 uses counters 4,5.
</span>    49    <span class="xdoc"> *  Which ever core is started first will start both sets of counters 
</span>    50    <span class="xdoc"> *  synchronously so that both cores effectively share a common timestamp.
</span>    51    <span class="xdoc"> *  By default, the CTM counters are clocked at 2 times the CPU clock.
</span>    52    <span class="xdoc"> *
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  <b>@p(html)</b>
</span>    55    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    56    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    57    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;&lt;/colgroup&gt;
</span>    58    <span class="xdoc"> *
</span>    59    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;&lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main**  &lt;/th&gt;&lt;th&gt;  Startup***  &lt;/th&gt;&lt;/tr&gt;
</span>    60    <span class="xdoc"> *    &lt;!--                                                                                                                 --&gt;
</span>    61    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #get32}           &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>    62    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #get64}           &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>    63    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #getFreq}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   N    &lt;/td&gt;&lt;/tr&gt;
</span>    64    <span class="xdoc"> *
</span>    65    <span class="xdoc"> *  &lt;/table&gt;
</span>    66    <span class="xdoc"> *  <b>@p</b>
</span>    67    <span class="xdoc"> */</span>
    68    
    69    @ModuleStartup          <span class="comment">/* To get Clock Timer Handle */</span>
    70    
    71    <span class=key>module</span> TimestampProvider <span class=key>inherits</span> ti.sysbios.interfaces.ITimestamp
    72    {
    73    
    74        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
    75        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
    76            String      timestamp;
    77        }
    78    
    79        @Facet
    80        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo = 
    81            ViewInfo.create({
    82                viewMap: [
    83                [
    84                    <span class="string">'Module'</span>,
    85                    {
    86                        type: ViewInfo.MODULE,
    87                        viewInitFxn: <span class="string">'viewInitModule'</span>,
    88                        structName: <span class="string">'ModuleView'</span>
    89                    }
    90                ],
    91                ]
    92            });
    93    
    94        <span class="xdoc">/*! 
</span>    95    <span class="xdoc">     * Counter Input Select. The default value of 0 selects the 
</span>    96    <span class="xdoc">     * 2x CPU clock as the clock source for the timestamp counters.
</span>    97    <span class="xdoc">     *
</span>    98    <span class="xdoc">     * See Table 28-22 of the OMAP4430 TRM for details of the
</span>    99    <span class="xdoc">     * various events that can be counted.
</span>   100    <span class="xdoc">     * 1 Cache locks
</span>   101    <span class="xdoc">     * 2 Cache line replacements
</span>   102    <span class="xdoc">     * 3 Cache evictions
</span>   103    <span class="xdoc">     * 4 Cache maintenance operations (slave 0)
</span>   104    <span class="xdoc">     * 5 Cache maintenance operations (slave 1)
</span>   105    <span class="xdoc">     * 6 Cache maintenance operations (slave 2)
</span>   106    <span class="xdoc">     * 7 Cache maintenance operations (slave 3)
</span>   107    <span class="xdoc">     * 8 Cache OCP access (slave 0)
</span>   108    <span class="xdoc">     * 9 Cache OCP access (slave 1)
</span>   109    <span class="xdoc">     * 10 Cache OCP access (slave 2)
</span>   110    <span class="xdoc">     * 11 Cache OCP access (slave 3)
</span>   111    <span class="xdoc">     * 12 Cacheable access (slave 0)
</span>   112    <span class="xdoc">     * 13 Cacheable access (slave 1)
</span>   113    <span class="xdoc">     * 14 Cacheable access (slave 2)
</span>   114    <span class="xdoc">     * 15 Cacheable access (slave 3)
</span>   115    <span class="xdoc">     * 16 Cache bank conflicts (slave 0)
</span>   116    <span class="xdoc">     * 17 Cache bank conflicts (slave 1)
</span>   117    <span class="xdoc">     * 18 Cache bank conflicts (slave 2)
</span>   118    <span class="xdoc">     * 19 Cache bank conflicts (slave 3)
</span>   119    <span class="xdoc">     * 20 Cache allocations
</span>   120    <span class="xdoc">     * 21 Cache write buffer accesses (slave 0)
</span>   121    <span class="xdoc">     * 22 Cache write buffer accesses (slave 1)
</span>   122    <span class="xdoc">     * 23 Cache write buffer accesses (slave 2)
</span>   123    <span class="xdoc">     * 24 Cache write buffer accesses (slave 3)
</span>   124    <span class="xdoc">     * 25 Cache line fills (slave 0)
</span>   125    <span class="xdoc">     * 26 Cache line fills (slave 1)
</span>   126    <span class="xdoc">     * 27 Cache line fills (slave 2)
</span>   127    <span class="xdoc">     * 28 Cache line fills (slave 3)
</span>   128    <span class="xdoc">     * 29 Cache write fills (slave 0)
</span>   129    <span class="xdoc">     * 30 Cache write fills (slave 1)
</span>   130    <span class="xdoc">     * 31 Cache write fills (slave 2)
</span>   131    <span class="xdoc">     * 32 Cache write fills (slave 3)
</span>   132    <span class="xdoc">     * 33 Cache read fills (slave 0)
</span>   133    <span class="xdoc">     * 34 Cache read fills (slave 1)
</span>   134    <span class="xdoc">     * 35 Cache read fills (slave 2)
</span>   135    <span class="xdoc">     * 36 Cache read fills (slave 3)
</span>   136    <span class="xdoc">     * 37 Cache misses (slave 0)
</span>   137    <span class="xdoc">     * 38 Cache misses (slave 1)
</span>   138    <span class="xdoc">     * 39 Cache misses (slave 2)
</span>   139    <span class="xdoc">     * 40 Cache misses (slave 3)
</span>   140    <span class="xdoc">     * 41 Cache hits (slave 0)
</span>   141    <span class="xdoc">     * 42 Cache hits (slave 1)
</span>   142    <span class="xdoc">     * 43 Cache hits (slave 2)
</span>   143    <span class="xdoc">     * 44 Cache hits (slave 3)
</span>   144    <span class="xdoc">     * 45 Cortex-M3 ISS CTL deep sleep
</span>   145    <span class="xdoc">     * 46 Cortex-M3 ISS CTL sleep
</span>   146    <span class="xdoc">     * 47 Cortex-M3 RTOS deep sleep
</span>   147    <span class="xdoc">     * 48 Cortex-M3 RTOS sleep
</span>   148    <span class="xdoc">     */</span>
   149        <span class=key>config</span> UInt8 inpsel = 0;
   150    }
</pre>
</body></html>
