
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1

# Written on Sat Oct 13 22:02:58 2018

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock                                               Clock                     Clock
Level     Clock                                   Frequency     Period        Type                                                Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       LED_TM1637|clk_50M                      100.0 MHz     10.000        inferred                                            Autoconstr_clkgroup_0     26   
1 .         LED_TM1637|clk_led_derived_clock      100.0 MHz     10.000        derived (from LED_TM1637|clk_50M)                   Autoconstr_clkgroup_0     106  
2 ..          LED_TM1637|wr_spi_derived_clock     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock)     Autoconstr_clkgroup_0     9    
2 ..          LED_TM1637|rd_spi_derived_clock     100.0 MHz     10.000        derived (from LED_TM1637|clk_led_derived_clock)     Autoconstr_clkgroup_0     1    
=================================================================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                    Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                       Seq Example                    Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------
LED_TM1637|clk_50M                   26        clk_50M(port)             clk_led_0.C                    -                 -            
LED_TM1637|clk_led_derived_clock     106       clk_led_0.Q[0](dffre)     oled_dc.C                      -                 -            
LED_TM1637|wr_spi_derived_clock      9         wr_spi_0.Q[0](dffr)       spi0.prescallerbuff[2:0].C     -                 -            
LED_TM1637|rd_spi_derived_clock      1         rd_spi_0.Q[0](dffr)       spi0.charreceivedn.C           -                 -            
=======================================================================================================================================
