Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --block-symbol-file --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading altera_fpga_de0_nano/spw_ulight_nofifo.qsys
Progress: Reading input file
Progress: Adding MONITOR_A [altera_avalon_pio 16.1]
Progress: Parameterizing module MONITOR_A
Progress: Adding MONITOR_B [altera_avalon_pio 16.1]
Progress: Parameterizing module MONITOR_B
Progress: Adding auto_start [altera_avalon_pio 16.1]
Progress: Parameterizing module auto_start
Progress: Adding auto_start_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module auto_start_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_sel [altera_avalon_pio 16.1]
Progress: Parameterizing module clock_sel
Progress: Adding credit_error_rx [altera_avalon_pio 16.1]
Progress: Parameterizing module credit_error_rx
Progress: Adding credit_error_rx_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module credit_error_rx_0
Progress: Adding data_en_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module data_en_to_w
Progress: Adding data_en_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_en_to_w_0
Progress: Adding data_rx_r [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_r
Progress: Adding data_rx_r_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_r_0
Progress: Adding data_rx_rd_en [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_rd_en
Progress: Adding data_rx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_ready_0
Progress: Adding data_tx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_ready
Progress: Adding data_tx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_ready_0
Progress: Adding data_tx_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_to_w
Progress: Adding data_tx_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_to_w_0
Progress: Adding fsm_info [altera_avalon_pio 16.1]
Progress: Parameterizing module fsm_info
Progress: Adding fsm_info_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module fsm_info_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_fpga [altera_avalon_pio 16.1]
Progress: Parameterizing module led_fpga
Progress: Adding link_disable [altera_avalon_pio 16.1]
Progress: Parameterizing module link_disable
Progress: Adding link_disable_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module link_disable_0
Progress: Adding link_start [altera_avalon_pio 16.1]
Progress: Parameterizing module link_start
Progress: Adding link_start_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module link_start_0
Progress: Adding pll_tx [altera_pll 16.1]
Progress: Parameterizing module pll_tx
Progress: Adding send_fct_now [altera_avalon_pio 16.1]
Progress: Parameterizing module send_fct_now
Progress: Adding send_fct_now_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module send_fct_now_0
Progress: Adding timec_en_to_tx [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_en_to_tx
Progress: Adding timec_en_to_tx_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_en_to_tx_0
Progress: Adding timec_rx_r [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_r
Progress: Adding timec_rx_r_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_r_0
Progress: Adding timec_rx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_ready
Progress: Adding timec_rx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_ready_0
Progress: Adding timec_tx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_ready
Progress: Adding timec_tx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_ready_0
Progress: Adding timec_tx_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_to_w
Progress: Adding timec_tx_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_to_w_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_ulight_nofifo.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --synthesis=VERILOG --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading altera_fpga_de0_nano/spw_ulight_nofifo.qsys
Progress: Reading input file
Progress: Adding MONITOR_A [altera_avalon_pio 16.1]
Progress: Parameterizing module MONITOR_A
Progress: Adding MONITOR_B [altera_avalon_pio 16.1]
Progress: Parameterizing module MONITOR_B
Progress: Adding auto_start [altera_avalon_pio 16.1]
Progress: Parameterizing module auto_start
Progress: Adding auto_start_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module auto_start_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_sel [altera_avalon_pio 16.1]
Progress: Parameterizing module clock_sel
Progress: Adding credit_error_rx [altera_avalon_pio 16.1]
Progress: Parameterizing module credit_error_rx
Progress: Adding credit_error_rx_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module credit_error_rx_0
Progress: Adding data_en_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module data_en_to_w
Progress: Adding data_en_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_en_to_w_0
Progress: Adding data_rx_r [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_r
Progress: Adding data_rx_r_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_r_0
Progress: Adding data_rx_rd_en [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_rd_en
Progress: Adding data_rx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_rx_ready_0
Progress: Adding data_tx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_ready
Progress: Adding data_tx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_ready_0
Progress: Adding data_tx_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_to_w
Progress: Adding data_tx_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module data_tx_to_w_0
Progress: Adding fsm_info [altera_avalon_pio 16.1]
Progress: Parameterizing module fsm_info
Progress: Adding fsm_info_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module fsm_info_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding led_fpga [altera_avalon_pio 16.1]
Progress: Parameterizing module led_fpga
Progress: Adding link_disable [altera_avalon_pio 16.1]
Progress: Parameterizing module link_disable
Progress: Adding link_disable_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module link_disable_0
Progress: Adding link_start [altera_avalon_pio 16.1]
Progress: Parameterizing module link_start
Progress: Adding link_start_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module link_start_0
Progress: Adding pll_tx [altera_pll 16.1]
Progress: Parameterizing module pll_tx
Progress: Adding send_fct_now [altera_avalon_pio 16.1]
Progress: Parameterizing module send_fct_now
Progress: Adding send_fct_now_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module send_fct_now_0
Progress: Adding timec_en_to_tx [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_en_to_tx
Progress: Adding timec_en_to_tx_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_en_to_tx_0
Progress: Adding timec_rx_r [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_r
Progress: Adding timec_rx_r_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_r_0
Progress: Adding timec_rx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_ready
Progress: Adding timec_rx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_rx_ready_0
Progress: Adding timec_tx_ready [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_ready
Progress: Adding timec_tx_ready_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_ready_0
Progress: Adding timec_tx_to_w [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_to_w
Progress: Adding timec_tx_to_w_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module timec_tx_to_w_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_ulight_nofifo.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: spw_ulight_nofifo: Generating spw_ulight_nofifo "spw_ulight_nofifo" for QUARTUS_SYNTH
Warning: spw_ulight_nofifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: spw_ulight_nofifo: "No matching role found for pll_tx:refclk1:refclk1 (refclk1)"
Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7302_9061942359836031434.dir/0028_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0028_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=0  ]
Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A: "spw_ulight_nofifo" instantiated altera_avalon_pio "MONITOR_A"
Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7302_9061942359836031434.dir/0029_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0029_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=0  ]
Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start: "spw_ulight_nofifo" instantiated altera_avalon_pio "auto_start"
Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7302_9061942359836031434.dir/0030_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0030_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=0  ]
Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel: "spw_ulight_nofifo" instantiated altera_avalon_pio "clock_sel"
Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7302_9061942359836031434.dir/0031_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0031_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=0  ]
Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_r"
Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7302_9061942359836031434.dir/0032_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0032_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=0  ]
Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_ready_0"
Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7302_9061942359836031434.dir/0033_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0033_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=0  ]
Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_tx_to_w"
Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7302_9061942359836031434.dir/0034_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0034_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=0  ]
Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info: "spw_ulight_nofifo" instantiated altera_avalon_pio "fsm_info"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "spw_ulight_nofifo" instantiated altera_hps "hps_0"
Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7302_9061942359836031434.dir/0035_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0035_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=0  ]
Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga: "spw_ulight_nofifo" instantiated altera_avalon_pio "led_fpga"
Info: pll_tx: "spw_ulight_nofifo" instantiated altera_pll "pll_tx"
Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7302_9061942359836031434.dir/0037_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0037_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=0  ]
Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_rx_r"
Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7302_9061942359836031434.dir/0038_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7302_9061942359836031434.dir/0038_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=0  ]
Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_tx_to_w"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spw_ulight_nofifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "spw_ulight_nofifo" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: led_fpga_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_fpga_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: led_fpga_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_fpga_s1_agent"
Info: led_fpga_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_fpga_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_sc_fifo.v
Info: led_fpga_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_fpga_s1_burst_adapter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spw_ulight_nofifo: Done "spw_ulight_nofifo" with 32 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
