// Seed: 2570199931
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    output supply1 id_13,
    input supply1 id_14,
    input tri id_15
);
  initial begin
    if (id_12) begin
      id_1 = id_0;
    end
  end
  xnor (id_8, id_14, id_4, id_0, id_12, id_7, id_15);
  wire id_17;
  assign id_9 = 1;
  module_0(
      id_17, id_17
  );
  wire id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  wire id_30;
  assign id_17 = id_20;
endmodule
