#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d1a7e54ca0 .scope module, "CPU" "CPU" 2 14;
 .timescale -9 -9;
v0x55d1a7e875f0_0 .net "Re", 1 0, L_0x55d1a7e88ae0;  1 drivers
v0x55d1a7e876d0_0 .net "Rs1", 1 0, L_0x55d1a7e88a40;  1 drivers
v0x55d1a7e877e0_0 .net "Rs2", 1 0, L_0x55d1a7e889a0;  1 drivers
v0x55d1a7e878d0_0 .net "aluB", 7 0, v0x55d1a7e815d0_0;  1 drivers
v0x55d1a7e879e0_0 .net "aluOut", 7 0, v0x55d1a7e7fca0_0;  1 drivers
v0x55d1a7e87b40_0 .var "clk", 0 0;
v0x55d1a7e87be0_0 .net "const", 7 0, L_0x55d1a7e88c50;  1 drivers
v0x55d1a7e87cd0_0 .net "data", 7 0, v0x55d1a7e82440_0;  1 drivers
v0x55d1a7e87de0_0 .net "databuf", 7 0, v0x55d1a7e806d0_0;  1 drivers
v0x55d1a7e87ea0_0 .var "enbuf", 0 0;
v0x55d1a7e87f40_0 .var "enjump", 0 0;
v0x55d1a7e87fe0_0 .net "flagsALU", 1 0, L_0x55d1a7e88dd0;  1 drivers
v0x55d1a7e880a0_0 .net "flagsStored", 1 0, L_0x55d1a7e89860;  1 drivers
v0x55d1a7e88160_0 .net "instruc", 15 0, L_0x55d1a7e89cb0;  1 drivers
v0x55d1a7e88200_0 .var "memMuxSel", 0 0;
v0x55d1a7e882a0_0 .net "memOut", 7 0, L_0x55d1a7e8a030;  1 drivers
v0x55d1a7e88340_0 .var "memWrite", 0 0;
v0x55d1a7e883e0_0 .net "op2", 3 0, L_0x55d1a7e88bb0;  1 drivers
v0x55d1a7e88480_0 .net "opcode", 3 0, L_0x55d1a7e88840;  1 drivers
v0x55d1a7e88540_0 .var "pc", 7 0;
v0x55d1a7e885e0_0 .var "regfileWrite", 0 0;
v0x55d1a7e886b0_0 .net "regoutA", 7 0, L_0x55d1a7e89620;  1 drivers
v0x55d1a7e88750_0 .net "regoutB", 7 0, L_0x55d1a7e89780;  1 drivers
L_0x55d1a7e88840 .part L_0x55d1a7e89cb0, 12, 4;
L_0x55d1a7e889a0 .part L_0x55d1a7e89cb0, 4, 2;
L_0x55d1a7e88a40 .part L_0x55d1a7e89cb0, 2, 2;
L_0x55d1a7e88ae0 .part L_0x55d1a7e89cb0, 0, 2;
L_0x55d1a7e88bb0 .part L_0x55d1a7e89cb0, 0, 4;
L_0x55d1a7e88c50 .part L_0x55d1a7e89cb0, 4, 8;
L_0x55d1a7e899e0 .part L_0x55d1a7e88840, 3, 1;
S_0x55d1a7e59960 .scope module, "alu" "ALU8" 2 36, 3 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "op"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /OUTPUT 8 "R"
    .port_info 4 /OUTPUT 2 "flags"
v0x55d1a7e63970_0 .net "A", 7 0, L_0x55d1a7e89620;  alias, 1 drivers
v0x55d1a7e64440_0 .net "B", 7 0, v0x55d1a7e815d0_0;  alias, 1 drivers
v0x55d1a7e7fca0_0 .var "R", 7 0;
v0x55d1a7e7fd60_0 .net *"_s3", 0 0, L_0x55d1a7e88d30;  1 drivers
L_0x7fdf65d34018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d1a7e7fe40_0 .net/2u *"_s7", 7 0, L_0x7fdf65d34018;  1 drivers
v0x55d1a7e7ff70_0 .net *"_s9", 0 0, L_0x55d1a7e88f00;  1 drivers
v0x55d1a7e80030_0 .net "flags", 1 0, L_0x55d1a7e88dd0;  alias, 1 drivers
v0x55d1a7e80110_0 .net "op", 3 0, L_0x55d1a7e88840;  alias, 1 drivers
E_0x55d1a7e1b8d0 .event edge, v0x55d1a7e80110_0, v0x55d1a7e63970_0, v0x55d1a7e64440_0;
L_0x55d1a7e88d30 .part v0x55d1a7e7fca0_0, 7, 1;
L_0x55d1a7e88dd0 .concat8 [ 1 1 0 0], L_0x55d1a7e88f00, L_0x55d1a7e88d30;
L_0x55d1a7e88f00 .cmp/eq 8, v0x55d1a7e7fca0_0, L_0x7fdf65d34018;
S_0x55d1a7e80290 .scope module, "buffer" "BUF8" 2 37, 4 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 8 "out"
v0x55d1a7e80510_0 .net "enable", 0 0, v0x55d1a7e87ea0_0;  1 drivers
v0x55d1a7e805f0_0 .net "in", 7 0, v0x55d1a7e82440_0;  alias, 1 drivers
v0x55d1a7e806d0_0 .var "out", 7 0;
E_0x55d1a7e1bcf0 .event edge, v0x55d1a7e80510_0, v0x55d1a7e805f0_0;
S_0x55d1a7e80810 .scope module, "dataMem" "RAM" 2 42, 5 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr"
    .port_info 1 /INPUT 8 "dataIn"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 8 "dataOut"
L_0x55d1a7e8a030 .functor BUFZ 8, L_0x55d1a7e89e80, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d1a7e80a00_0 .net *"_s0", 7 0, L_0x55d1a7e89e80;  1 drivers
v0x55d1a7e80ae0_0 .net *"_s2", 9 0, L_0x55d1a7e89f40;  1 drivers
L_0x7fdf65d340a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1a7e80bc0_0 .net *"_s5", 1 0, L_0x7fdf65d340a8;  1 drivers
v0x55d1a7e80c80_0 .net "addr", 7 0, L_0x55d1a7e88c50;  alias, 1 drivers
v0x55d1a7e80d60_0 .net "clk", 0 0, v0x55d1a7e87b40_0;  1 drivers
v0x55d1a7e80e70_0 .net "dataIn", 7 0, L_0x55d1a7e89620;  alias, 1 drivers
v0x55d1a7e80f30_0 .net "dataOut", 7 0, L_0x55d1a7e8a030;  alias, 1 drivers
v0x55d1a7e80ff0 .array "ram", 255 0, 7 0;
v0x55d1a7e810b0_0 .net "we", 0 0, v0x55d1a7e88340_0;  1 drivers
E_0x55d1a7e1c100 .event posedge, v0x55d1a7e80d60_0;
L_0x55d1a7e89e80 .array/port v0x55d1a7e80ff0, L_0x55d1a7e89f40;
L_0x55d1a7e89f40 .concat [ 8 2 0 0], L_0x55d1a7e88c50, L_0x7fdf65d340a8;
S_0x55d1a7e81240 .scope module, "immMux" "MUX2t1" 2 39, 6 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "R"
v0x55d1a7e81400_0 .net "A", 7 0, L_0x55d1a7e88c50;  alias, 1 drivers
v0x55d1a7e81510_0 .net "B", 7 0, L_0x55d1a7e89780;  alias, 1 drivers
v0x55d1a7e815d0_0 .var "R", 7 0;
v0x55d1a7e816d0_0 .net "sel", 0 0, L_0x55d1a7e899e0;  1 drivers
E_0x55d1a7de6870 .event edge, v0x55d1a7e816d0_0, v0x55d1a7e80c80_0, v0x55d1a7e81510_0;
S_0x55d1a7e81820 .scope module, "instrucMem" "MEM16" 2 41, 7 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /OUTPUT 16 "instruc"
L_0x55d1a7e89cb0 .functor BUFZ 16, L_0x55d1a7e89a80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d1a7e81a60_0 .net "A", 7 0, v0x55d1a7e88540_0;  1 drivers
v0x55d1a7e81b60_0 .net *"_s0", 15 0, L_0x55d1a7e89a80;  1 drivers
v0x55d1a7e81c40_0 .net *"_s2", 9 0, L_0x55d1a7e89b20;  1 drivers
L_0x7fdf65d34060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1a7e81d00_0 .net *"_s5", 1 0, L_0x7fdf65d34060;  1 drivers
v0x55d1a7e81de0_0 .net "instruc", 15 0, L_0x55d1a7e89cb0;  alias, 1 drivers
v0x55d1a7e81f10 .array "ram", 255 0, 15 0;
L_0x55d1a7e89a80 .array/port v0x55d1a7e81f10, L_0x55d1a7e89b20;
L_0x55d1a7e89b20 .concat [ 8 2 0 0], v0x55d1a7e88540_0, L_0x7fdf65d34060;
S_0x55d1a7e82030 .scope module, "memMux" "MUX2t1" 2 40, 6 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 8 "R"
v0x55d1a7e82290_0 .net "A", 7 0, v0x55d1a7e7fca0_0;  alias, 1 drivers
v0x55d1a7e82370_0 .net "B", 7 0, L_0x55d1a7e8a030;  alias, 1 drivers
v0x55d1a7e82440_0 .var "R", 7 0;
v0x55d1a7e82540_0 .net "sel", 0 0, v0x55d1a7e88200_0;  1 drivers
E_0x55d1a7e651f0 .event edge, v0x55d1a7e82540_0, v0x55d1a7e7fca0_0, v0x55d1a7e80f30_0;
S_0x55d1a7e82670 .scope module, "rwreg" "REGFILE" 2 38, 8 1 0, S_0x55d1a7e54ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "selDin"
    .port_info 1 /INPUT 2 "selAout"
    .port_info 2 /INPUT 2 "selBout"
    .port_info 3 /INPUT 2 "flagsIn"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 8 "data"
    .port_info 6 /OUTPUT 8 "regoutA"
    .port_info 7 /OUTPUT 8 "regoutB"
    .port_info 8 /OUTPUT 2 "flagsOut"
L_0x55d1a7e89030 .functor AND 1, v0x55d1a7e885e0_0, v0x55d1a7e84900_0, C4<1>, C4<1>;
L_0x55d1a7e89190 .functor AND 1, v0x55d1a7e885e0_0, v0x55d1a7e849e0_0, C4<1>, C4<1>;
L_0x55d1a7e892c0 .functor AND 1, v0x55d1a7e885e0_0, v0x55d1a7e84aa0_0, C4<1>, C4<1>;
L_0x55d1a7e89430 .functor AND 1, v0x55d1a7e885e0_0, v0x55d1a7e84b70_0, C4<1>, C4<1>;
L_0x55d1a7e89560 .functor BUFZ 1, v0x55d1a7e885e0_0, C4<0>, C4<0>, C4<0>;
L_0x55d1a7e89620 .functor BUFZ 8, v0x55d1a7e854c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d1a7e89780 .functor BUFZ 8, v0x55d1a7e85ed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d1a7e89860 .functor BUFZ 2, v0x55d1a7e84490_0, C4<00>, C4<00>, C4<00>;
v0x55d1a7e861e0_0 .net "C0", 0 0, L_0x55d1a7e89030;  1 drivers
v0x55d1a7e862a0_0 .net "C1", 0 0, L_0x55d1a7e89190;  1 drivers
v0x55d1a7e86340_0 .net "C2", 0 0, L_0x55d1a7e892c0;  1 drivers
v0x55d1a7e863e0_0 .net "C3", 0 0, L_0x55d1a7e89430;  1 drivers
v0x55d1a7e86480_0 .net "C4", 0 0, L_0x55d1a7e89560;  1 drivers
v0x55d1a7e86570_0 .net "Q0", 7 0, v0x55d1a7e82d30_0;  1 drivers
v0x55d1a7e86610_0 .net "Q1", 7 0, v0x55d1a7e83310_0;  1 drivers
v0x55d1a7e866b0_0 .net "Q2", 7 0, v0x55d1a7e838a0_0;  1 drivers
v0x55d1a7e86750_0 .net "Q3", 7 0, v0x55d1a7e83ee0_0;  1 drivers
v0x55d1a7e86880_0 .net "Q4", 1 0, v0x55d1a7e84490_0;  1 drivers
v0x55d1a7e86950_0 .net "data", 7 0, v0x55d1a7e806d0_0;  alias, 1 drivers
v0x55d1a7e869f0_0 .net "flagsIn", 1 0, L_0x55d1a7e88dd0;  alias, 1 drivers
v0x55d1a7e86a90_0 .net "flagsOut", 1 0, L_0x55d1a7e89860;  alias, 1 drivers
v0x55d1a7e86b70_0 .net "muxAout", 7 0, v0x55d1a7e854c0_0;  1 drivers
v0x55d1a7e86c30_0 .net "muxBout", 7 0, v0x55d1a7e85ed0_0;  1 drivers
v0x55d1a7e86d00_0 .net "regoutA", 7 0, L_0x55d1a7e89620;  alias, 1 drivers
v0x55d1a7e86df0_0 .net "regoutB", 7 0, L_0x55d1a7e89780;  alias, 1 drivers
v0x55d1a7e86eb0_0 .net "selAout", 1 0, L_0x55d1a7e88a40;  alias, 1 drivers
v0x55d1a7e86f80_0 .net "selBout", 1 0, L_0x55d1a7e889a0;  alias, 1 drivers
v0x55d1a7e87050_0 .net "selDin", 1 0, L_0x55d1a7e88ae0;  alias, 1 drivers
v0x55d1a7e87120_0 .net "t0", 0 0, v0x55d1a7e84900_0;  1 drivers
v0x55d1a7e871f0_0 .net "t1", 0 0, v0x55d1a7e849e0_0;  1 drivers
v0x55d1a7e872c0_0 .net "t2", 0 0, v0x55d1a7e84aa0_0;  1 drivers
v0x55d1a7e87390_0 .net "t3", 0 0, v0x55d1a7e84b70_0;  1 drivers
v0x55d1a7e87460_0 .net "write", 0 0, v0x55d1a7e885e0_0;  1 drivers
S_0x55d1a7e82970 .scope module, "X0" "REG8" 8 26, 9 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkR"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /OUTPUT 8 "Q"
v0x55d1a7e82c50_0 .net "D", 7 0, v0x55d1a7e806d0_0;  alias, 1 drivers
v0x55d1a7e82d30_0 .var "Q", 7 0;
v0x55d1a7e82df0_0 .net "clkR", 0 0, L_0x55d1a7e89030;  alias, 1 drivers
E_0x55d1a7e82bd0 .event posedge, v0x55d1a7e82df0_0;
S_0x55d1a7e82f40 .scope module, "X1" "REG8" 8 27, 9 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkR"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /OUTPUT 8 "Q"
v0x55d1a7e831e0_0 .net "D", 7 0, v0x55d1a7e806d0_0;  alias, 1 drivers
v0x55d1a7e83310_0 .var "Q", 7 0;
v0x55d1a7e833f0_0 .net "clkR", 0 0, L_0x55d1a7e89190;  alias, 1 drivers
E_0x55d1a7e83160 .event posedge, v0x55d1a7e833f0_0;
S_0x55d1a7e83510 .scope module, "X2" "REG8" 8 28, 9 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkR"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /OUTPUT 8 "Q"
v0x55d1a7e837c0_0 .net "D", 7 0, v0x55d1a7e806d0_0;  alias, 1 drivers
v0x55d1a7e838a0_0 .var "Q", 7 0;
v0x55d1a7e83980_0 .net "clkR", 0 0, L_0x55d1a7e892c0;  alias, 1 drivers
E_0x55d1a7e83760 .event posedge, v0x55d1a7e83980_0;
S_0x55d1a7e83ad0 .scope module, "X3" "REG8" 8 29, 9 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkR"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /OUTPUT 8 "Q"
v0x55d1a7e83d70_0 .net "D", 7 0, v0x55d1a7e806d0_0;  alias, 1 drivers
v0x55d1a7e83ee0_0 .var "Q", 7 0;
v0x55d1a7e83fc0_0 .net "clkR", 0 0, L_0x55d1a7e89430;  alias, 1 drivers
E_0x55d1a7e83cf0 .event posedge, v0x55d1a7e83fc0_0;
S_0x55d1a7e84110 .scope module, "X4" "REG2" 8 31, 10 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkR"
    .port_info 1 /INPUT 2 "D"
    .port_info 2 /OUTPUT 2 "Q"
v0x55d1a7e843b0_0 .net "D", 1 0, L_0x55d1a7e88dd0;  alias, 1 drivers
v0x55d1a7e84490_0 .var "Q", 1 0;
v0x55d1a7e84550_0 .net "clkR", 0 0, L_0x55d1a7e89560;  alias, 1 drivers
E_0x55d1a7e84330 .event posedge, v0x55d1a7e84550_0;
S_0x55d1a7e846a0 .scope module, "decode" "DECODE" 8 17, 11 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /OUTPUT 1 "A"
    .port_info 2 /OUTPUT 1 "B"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "D"
v0x55d1a7e84900_0 .var "A", 0 0;
v0x55d1a7e849e0_0 .var "B", 0 0;
v0x55d1a7e84aa0_0 .var "C", 0 0;
v0x55d1a7e84b70_0 .var "D", 0 0;
v0x55d1a7e84c30_0 .net "sel", 1 0, L_0x55d1a7e88ae0;  alias, 1 drivers
E_0x55d1a7e848a0 .event edge, v0x55d1a7e84c30_0;
S_0x55d1a7e84e00 .scope module, "muxA" "MUX4t1" 8 33, 12 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 8 "C"
    .port_info 3 /INPUT 8 "D"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 8 "R"
v0x55d1a7e85140_0 .net "A", 7 0, v0x55d1a7e82d30_0;  alias, 1 drivers
v0x55d1a7e85220_0 .net "B", 7 0, v0x55d1a7e83310_0;  alias, 1 drivers
v0x55d1a7e852f0_0 .net "C", 7 0, v0x55d1a7e838a0_0;  alias, 1 drivers
v0x55d1a7e853f0_0 .net "D", 7 0, v0x55d1a7e83ee0_0;  alias, 1 drivers
v0x55d1a7e854c0_0 .var "R", 7 0;
v0x55d1a7e855b0_0 .net "sel", 1 0, L_0x55d1a7e88a40;  alias, 1 drivers
E_0x55d1a7e850b0/0 .event edge, v0x55d1a7e855b0_0, v0x55d1a7e82d30_0, v0x55d1a7e83310_0, v0x55d1a7e838a0_0;
E_0x55d1a7e850b0/1 .event edge, v0x55d1a7e83ee0_0;
E_0x55d1a7e850b0 .event/or E_0x55d1a7e850b0/0, E_0x55d1a7e850b0/1;
S_0x55d1a7e85790 .scope module, "muxB" "MUX4t1" 8 34, 12 1 0, S_0x55d1a7e82670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /INPUT 8 "C"
    .port_info 3 /INPUT 8 "D"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 8 "R"
v0x55d1a7e85a90_0 .net "A", 7 0, v0x55d1a7e82d30_0;  alias, 1 drivers
v0x55d1a7e85bc0_0 .net "B", 7 0, v0x55d1a7e83310_0;  alias, 1 drivers
v0x55d1a7e85cd0_0 .net "C", 7 0, v0x55d1a7e838a0_0;  alias, 1 drivers
v0x55d1a7e85dc0_0 .net "D", 7 0, v0x55d1a7e83ee0_0;  alias, 1 drivers
v0x55d1a7e85ed0_0 .var "R", 7 0;
v0x55d1a7e86000_0 .net "sel", 1 0, L_0x55d1a7e889a0;  alias, 1 drivers
E_0x55d1a7e85a00/0 .event edge, v0x55d1a7e86000_0, v0x55d1a7e82d30_0, v0x55d1a7e83310_0, v0x55d1a7e838a0_0;
E_0x55d1a7e85a00/1 .event edge, v0x55d1a7e83ee0_0;
E_0x55d1a7e85a00 .event/or E_0x55d1a7e85a00/0, E_0x55d1a7e85a00/1;
    .scope S_0x55d1a7e59960;
T_0 ;
    %wait E_0x55d1a7e1b8d0;
    %load/vec4 v0x55d1a7e80110_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.0 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %add;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.1 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %inv;
    %addi 1, 0, 8;
    %add;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.2 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %mul;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.3 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %and;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.4 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %or;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.5 ;
    %load/vec4 v0x55d1a7e63970_0;
    %ix/getv 4, v0x55d1a7e64440_0;
    %shiftl 4;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.6 ;
    %load/vec4 v0x55d1a7e63970_0;
    %ix/getv 4, v0x55d1a7e64440_0;
    %shiftr 4;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.7 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %add;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %inv;
    %addi 1, 0, 8;
    %add;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %and;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %or;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55d1a7e63970_0;
    %load/vec4 v0x55d1a7e64440_0;
    %xor;
    %store/vec4 v0x55d1a7e7fca0_0, 0, 8;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55d1a7e80290;
T_1 ;
    %wait E_0x55d1a7e1bcf0;
    %load/vec4 v0x55d1a7e80510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x55d1a7e806d0_0, 0, 8;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x55d1a7e805f0_0;
    %store/vec4 v0x55d1a7e806d0_0, 0, 8;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d1a7e846a0;
T_2 ;
    %wait E_0x55d1a7e848a0;
    %load/vec4 v0x55d1a7e84c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1a7e84900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e849e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84b70_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1a7e849e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84b70_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e849e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1a7e84aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84b70_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e849e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e84aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1a7e84b70_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d1a7e82970;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1a7e82d30_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x55d1a7e82970;
T_4 ;
    %wait E_0x55d1a7e82bd0;
    %load/vec4 v0x55d1a7e82c50_0;
    %store/vec4 v0x55d1a7e82d30_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d1a7e82f40;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1a7e83310_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55d1a7e82f40;
T_6 ;
    %wait E_0x55d1a7e83160;
    %load/vec4 v0x55d1a7e831e0_0;
    %store/vec4 v0x55d1a7e83310_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d1a7e83510;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1a7e838a0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x55d1a7e83510;
T_8 ;
    %wait E_0x55d1a7e83760;
    %load/vec4 v0x55d1a7e837c0_0;
    %store/vec4 v0x55d1a7e838a0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d1a7e83ad0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d1a7e83ee0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x55d1a7e83ad0;
T_10 ;
    %wait E_0x55d1a7e83cf0;
    %load/vec4 v0x55d1a7e83d70_0;
    %store/vec4 v0x55d1a7e83ee0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d1a7e84110;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d1a7e84490_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x55d1a7e84110;
T_12 ;
    %wait E_0x55d1a7e84330;
    %load/vec4 v0x55d1a7e843b0_0;
    %store/vec4 v0x55d1a7e84490_0, 0, 2;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d1a7e84e00;
T_13 ;
    %wait E_0x55d1a7e850b0;
    %load/vec4 v0x55d1a7e855b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x55d1a7e85140_0;
    %store/vec4 v0x55d1a7e854c0_0, 0, 8;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x55d1a7e85220_0;
    %store/vec4 v0x55d1a7e854c0_0, 0, 8;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x55d1a7e852f0_0;
    %store/vec4 v0x55d1a7e854c0_0, 0, 8;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x55d1a7e853f0_0;
    %store/vec4 v0x55d1a7e854c0_0, 0, 8;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d1a7e85790;
T_14 ;
    %wait E_0x55d1a7e85a00;
    %load/vec4 v0x55d1a7e86000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x55d1a7e85a90_0;
    %store/vec4 v0x55d1a7e85ed0_0, 0, 8;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x55d1a7e85bc0_0;
    %store/vec4 v0x55d1a7e85ed0_0, 0, 8;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x55d1a7e85cd0_0;
    %store/vec4 v0x55d1a7e85ed0_0, 0, 8;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x55d1a7e85dc0_0;
    %store/vec4 v0x55d1a7e85ed0_0, 0, 8;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d1a7e81240;
T_15 ;
    %wait E_0x55d1a7de6870;
    %load/vec4 v0x55d1a7e816d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x55d1a7e81400_0;
    %store/vec4 v0x55d1a7e815d0_0, 0, 8;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x55d1a7e81510_0;
    %store/vec4 v0x55d1a7e815d0_0, 0, 8;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d1a7e82030;
T_16 ;
    %wait E_0x55d1a7e651f0;
    %load/vec4 v0x55d1a7e82540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x55d1a7e82290_0;
    %store/vec4 v0x55d1a7e82440_0, 0, 8;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0x55d1a7e82370_0;
    %store/vec4 v0x55d1a7e82440_0, 0, 8;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d1a7e81820;
T_17 ;
    %vpi_call 7 7 "$readmemb", "test.txt", v0x55d1a7e81f10, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55d1a7e80810;
T_18 ;
    %wait E_0x55d1a7e1c100;
    %load/vec4 v0x55d1a7e810b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55d1a7e80e70_0;
    %load/vec4 v0x55d1a7e80c80_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55d1a7e80ff0, 4, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d1a7e54ca0;
T_19 ;
    %wait E_0x55d1a7e1c100;
    %delay 1, 0;
    %load/vec4 v0x55d1a7e88160_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 47 "$finish" {0 0 0};
T_19.0 ;
    %load/vec4 v0x55d1a7e88480_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e87ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e885e0_0, 0;
    %jmp T_19.19;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %jmp T_19.19;
T_19.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e88340_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e88340_0, 0, 1;
    %jmp T_19.19;
T_19.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e88200_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e885e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e88200_0, 0, 1;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0x55d1a7e883e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %jmp T_19.25;
T_19.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
    %jmp T_19.25;
T_19.21 ;
    %load/vec4 v0x55d1a7e880a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
T_19.26 ;
    %jmp T_19.25;
T_19.22 ;
    %load/vec4 v0x55d1a7e880a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
T_19.28 ;
    %jmp T_19.25;
T_19.23 ;
    %load/vec4 v0x55d1a7e880a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
T_19.30 ;
    %jmp T_19.25;
T_19.24 ;
    %load/vec4 v0x55d1a7e880a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
T_19.32 ;
    %jmp T_19.25;
T_19.25 ;
    %pop/vec4 1;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d1a7e54ca0;
T_20 ;
    %wait E_0x55d1a7e1c100;
    %load/vec4 v0x55d1a7e87f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55d1a7e88540_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55d1a7e88540_0, 0, 8;
T_20.0 ;
    %load/vec4 v0x55d1a7e87f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x55d1a7e87be0_0;
    %store/vec4 v0x55d1a7e88540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1a7e87f40_0, 0, 1;
T_20.2 ;
    %delay 20, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55d1a7e54ca0;
T_21 ;
    %delay 10, 0;
    %load/vec4 v0x55d1a7e87b40_0;
    %inv;
    %assign/vec4 v0x55d1a7e87b40_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55d1a7e54ca0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e87b40_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55d1a7e88540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e87ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e885e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e87f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1a7e88200_0, 0;
    %delay 10, 0;
    %vpi_call 2 224 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 225 "$dumpvars", 32'sb00000000000000000000000000000000, v0x55d1a7e87b40_0, v0x55d1a7e88160_0, v0x55d1a7e88540_0, v0x55d1a7e88480_0, v0x55d1a7e885e0_0, v0x55d1a7e87ea0_0, v0x55d1a7e87f40_0, v0x55d1a7e886b0_0, v0x55d1a7e878d0_0, v0x55d1a7e87cd0_0, v0x55d1a7e880a0_0 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu8.v";
    "./buffer8.v";
    "./ram.v";
    "./mux2t1.v";
    "./mem16.v";
    "./regfile.v";
    "./reg8.v";
    "./reg2.v";
    "./decoder.v";
    "./mux4t1.v";
