# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do OurProject_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:31 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/sixty_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sixty_counter
# -- Compiling architecture ar of sixty_counter
# End time: 22:00:32 on Nov 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:32 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/OurProject.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OurProject
# -- Compiling architecture f of OurProject
# End time: 22:00:32 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:32 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/clk_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_generator
# -- Compiling architecture arc of clk_generator
# End time: 22:00:32 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/seven_seg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:32 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/seven_seg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg_dec
# -- Compiling architecture arc of seven_Seg_dec
# End time: 22:00:32 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/simulation/modelsim/OurProject.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:32 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/simulation/modelsim/OurProject.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity OurProject_vhd_tst
# -- Compiling architecture OurProject_arch of OurProject_vhd_tst
# End time: 22:00:32 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  arwa2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" arwa2 
# Start time: 22:00:32 on Nov 08,2019
# ** Error: (vsim-3170) Could not find 'arwa2'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/fiftyfivenm
#             D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/simulation/modelsim/rtl_work
#             D:/GUC/Semester 5/CSEN 605/Assignments/Assigment 1/OurProject/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./OurProject_run_msim_rtl_vhdl.do PAUSED at line 15
vsim work.ourproject_vhd_tst
# vsim work.ourproject_vhd_tst 
# Start time: 22:00:32 on Nov 08,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ourproject_vhd_tst(ourproject_arch)
# Loading work.ourproject(f)
# Loading work.clk_generator(arc)
# Loading ieee.numeric_std(body)
# Loading work.sixty_counter(ar)
# Loading work.seven_seg_dec(arc)
add wave -position insertpoint  \
sim:/ourproject_vhd_tst/outm
add wave -position insertpoint  \
sim:/ourproject_vhd_tst/outl
add wave -position insertpoint  \
sim:/ourproject_vhd_tst/clk1
add wave -position insertpoint  \
sim:/ourproject_vhd_tst/buttons
force -freeze sim:/ourproject_vhd_tst/clk1 1 0, 0 {10000 ps} -r 20000
force -freeze sim:/ourproject_vhd_tst/buttons 11 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 23:19:18 on Nov 08,2019, Elapsed time: 1:18:46
# Errors: 1, Warnings: 0
