Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 27 16:55:36 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_OV7670_Test_timing_summary_routed.rpt -pb VGA_OV7670_Test_timing_summary_routed.pb -rpx VGA_OV7670_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_OV7670_Test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         97          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          32          
TIMING-18  Warning           Missing input or output delay                       1           
TIMING-20  Warning           Non-clocked latch                                   1000        
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (545377)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16362)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (545377)
-----------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_0/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_1/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_10/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_11/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_12/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_13/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_14/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_15/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_2/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_3/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_4/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_5/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_6/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_7/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_8/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_0_9/CASCADEOUTB (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_0__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_10__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_11__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_12__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_13__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_14__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_15__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_1__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_2__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_3__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_4__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_5__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_6__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_7__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_8__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_1_9__0/DOBDO[0] (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]/Q (HIGH)

 There are 180 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__0/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__1/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__10/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__11/Q (HIGH)

 There are 732 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__12/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__13/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__14/Q (HIGH)

 There are 1248 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__15/Q (HIGH)

 There are 504 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__2/Q (HIGH)

 There are 180 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__3/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__4/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__5/Q (HIGH)

 There are 912 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__6/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__7/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__8/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[1]_rep__9/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__1/Q (HIGH)

 There are 504 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__10/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__11/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__2/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__3/Q (HIGH)

 There are 2640 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__4/Q (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__5/Q (HIGH)

 There are 1260 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__6/Q (HIGH)

 There are 852 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__7/Q (HIGH)

 There are 744 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__8/Q (HIGH)

 There are 348 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[2]_rep__9/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__0/Q (HIGH)

 There are 276 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__10/Q (HIGH)

 There are 444 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__11/Q (HIGH)

 There are 408 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__12/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__13/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__3/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__4/Q (HIGH)

 There are 2688 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__5/Q (HIGH)

 There are 996 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__6/Q (HIGH)

 There are 756 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__7/Q (HIGH)

 There are 1284 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__8/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[3]_rep__9/Q (HIGH)

 There are 648 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep/Q (HIGH)

 There are 240 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__0/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__1/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__10/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__11/Q (HIGH)

 There are 864 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__12/Q (HIGH)

 There are 540 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__13/Q (HIGH)

 There are 456 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__2/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__3/Q (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__4/Q (HIGH)

 There are 432 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__5/Q (HIGH)

 There are 564 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__6/Q (HIGH)

 There are 576 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__7/Q (HIGH)

 There are 732 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__8/Q (HIGH)

 There are 528 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[4]_rep__9/Q (HIGH)

 There are 804 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]/Q (HIGH)

 There are 336 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep/Q (HIGH)

 There are 600 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__0/Q (HIGH)

 There are 1236 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__1/Q (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__2/Q (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__3/Q (HIGH)

 There are 564 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__4/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__5/Q (HIGH)

 There are 588 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__6/Q (HIGH)

 There are 924 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__7/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[5]_rep__8/Q (HIGH)

 There are 684 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]/Q (HIGH)

 There are 744 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]_rep/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]_rep__0/Q (HIGH)

 There are 360 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]_rep__1/Q (HIGH)

 There are 5508 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]_rep__2/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[6]_rep__3/Q (HIGH)

 There are 1488 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[7]/Q (HIGH)

 There are 1908 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[7]_rep/Q (HIGH)

 There are 4284 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[7]_rep__0/Q (HIGH)

 There are 2628 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[8]/Q (HIGH)

 There are 1932 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[8]_rep/Q (HIGH)

 There are 2232 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[8]_rep__0/Q (HIGH)

 There are 888 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[8]_rep__1/Q (HIGH)

 There are 2604 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[9]/Q (HIGH)

 There are 1164 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[9]_rep/Q (HIGH)

 There are 3912 register/latch pins with no clock driven by root clock pin: U_ISPPP/i_reg_reg[9]_rep__0/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[0]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[10]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[11]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[12]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[13]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[14]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[15]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[1]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[2]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[3]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[4]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[5]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[6]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[7]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[8]_rep__5/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: U_ISPPP/video_reg_reg[9]_rep__5/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[6]/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q (HIGH)

 There are 15360 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16362)
----------------------------------------------------
 There are 16362 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.770        0.000                      0                 1131        0.107        0.000                      0                 1131        3.000        0.000                       0                   287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
U_clk_wiz/inst/clk      {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  ov7670_clk_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0     {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_wiz/inst/clk                                                                                                                                                        3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  ov7670_clk_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0          17.475        0.000                      0                   42        0.217        0.000                      0                   42       19.500        0.000                       0                    34  
sys_clk_pin                   0.845        0.000                      0                  302        0.138        0.000                      0                  302        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  sys_clk_pin              0.770        0.000                      0                  985        0.107        0.000                      0                  985  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                ov7670_clk_clk_wiz_0                        
(none)                sys_clk_pin                                 
(none)                vga_clk_clk_wiz_0                           
(none)                                      sys_clk_pin           
(none)                                      vga_clk_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_wiz/inst/clk
  To Clock:  U_clk_wiz/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_wiz/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  ov7670_clk_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.475ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.334ns  (logic 2.040ns (9.134%)  route 20.294ns (90.866%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=150, routed)         2.974     4.981    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.152     5.133 r  U_VGA_Controller/U_Pixel_Counter/rData[10]_i_50/O
                         net (fo=80, routed)         11.220    16.353    U_ISPPP/rData[10]_i_12_0
    SLICE_X9Y146         MUXF8 (Prop_muxf8_S_O)       0.481    16.834 r  U_ISPPP/rData_reg[10]_i_76/O
                         net (fo=1, routed)           1.753    18.586    U_ISPPP/rData_reg[10]_i_76_n_1
    SLICE_X37Y133        LUT6 (Prop_lut6_I1_O)        0.316    18.902 r  U_ISPPP/rData[10]_i_28/O
                         net (fo=1, routed)           0.000    18.902    U_ISPPP/rData[10]_i_28_n_1
    SLICE_X37Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    19.114 r  U_ISPPP/rData_reg[10]_i_9/O
                         net (fo=1, routed)           2.400    21.514    U_ISPPP/rData_reg[10]_i_9_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.299    21.813 r  U_ISPPP/rData[10]_i_3/O
                         net (fo=1, routed)           1.948    23.761    U_ISPPP/rData[10]_i_3_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124    23.885 r  U_ISPPP/rData[10]_i_1/O
                         net (fo=1, routed)           0.000    23.885    U_ISPPP/p_1_in[10]
    SLICE_X43Y60         FDRE                                         r  U_ISPPP/rData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435    41.435    U_ISPPP/vga_clk
    SLICE_X43Y60         FDRE                                         r  U_ISPPP/rData_reg[10]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.106    41.328    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    41.359    U_ISPPP/rData_reg[10]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                         -23.885    
  -------------------------------------------------------------------
                         slack                                 17.475    

Slack (MET) :             17.814ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.041ns  (logic 2.237ns (10.149%)  route 19.804ns (89.851%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         5.330     7.337    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X51Y72         LUT4 (Prop_lut4_I2_O)        0.149     7.486 r  U_VGA_Controller/U_Pixel_Counter/rData[1]_i_599/O
                         net (fo=128, routed)         8.888    16.374    U_ISPPP/rData_reg[1]_i_188_0
    SLICE_X20Y141        LUT6 (Prop_lut6_I2_O)        0.332    16.706 r  U_ISPPP/rData[1]_i_383/O
                         net (fo=1, routed)           0.000    16.706    U_ISPPP/rData[1]_i_383_n_1
    SLICE_X20Y141        MUXF7 (Prop_muxf7_I1_O)      0.245    16.951 r  U_ISPPP/rData_reg[1]_i_199/O
                         net (fo=1, routed)           0.000    16.951    U_ISPPP/rData_reg[1]_i_199_n_1
    SLICE_X20Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    17.055 r  U_ISPPP/rData_reg[1]_i_77/O
                         net (fo=1, routed)           1.367    18.422    U_ISPPP/rData_reg[1]_i_77_n_1
    SLICE_X32Y132        LUT6 (Prop_lut6_I3_O)        0.316    18.738 r  U_ISPPP/rData[1]_i_28/O
                         net (fo=1, routed)           0.000    18.738    U_ISPPP/rData[1]_i_28_n_1
    SLICE_X32Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    18.950 r  U_ISPPP/rData_reg[1]_i_9/O
                         net (fo=1, routed)           2.638    21.588    U_ISPPP/rData_reg[1]_i_9_n_1
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.299    21.887 r  U_ISPPP/rData[1]_i_3/O
                         net (fo=1, routed)           1.581    23.468    U_ISPPP/rData[1]_i_3_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.592 r  U_ISPPP/rData[1]_i_1/O
                         net (fo=1, routed)           0.000    23.592    U_ISPPP/p_1_in[1]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435    41.435    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.106    41.328    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.077    41.405    U_ISPPP/rData_reg[1]
  -------------------------------------------------------------------
                         required time                         41.405    
                         arrival time                         -23.592    
  -------------------------------------------------------------------
                         slack                                 17.814    

Slack (MET) :             18.036ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.822ns  (logic 2.199ns (10.077%)  route 19.623ns (89.923%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         5.545     7.552    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.152     7.704 r  U_VGA_Controller/U_Pixel_Counter/rData[4]_i_471/O
                         net (fo=64, routed)          8.329    16.033    U_ISPPP/rData_reg[4]_i_142_0
    SLICE_X49Y146        MUXF7 (Prop_muxf7_S_O)       0.504    16.537 r  U_ISPPP/rData_reg[4]_i_306/O
                         net (fo=1, routed)           0.000    16.537    U_ISPPP/rData_reg[4]_i_306_n_1
    SLICE_X49Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    16.641 r  U_ISPPP/rData_reg[4]_i_130/O
                         net (fo=1, routed)           1.431    18.072    U_ISPPP/rData_reg[4]_i_130_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.316    18.388 r  U_ISPPP/rData[4]_i_45/O
                         net (fo=1, routed)           0.000    18.388    U_ISPPP/rData[4]_i_45_n_1
    SLICE_X31Y133        MUXF7 (Prop_muxf7_I1_O)      0.245    18.633 r  U_ISPPP/rData_reg[4]_i_15/O
                         net (fo=1, routed)           2.469    21.102    U_ISPPP/rData_reg[4]_i_15_n_1
    SLICE_X35Y86         LUT6 (Prop_lut6_I1_O)        0.298    21.400 r  U_ISPPP/rData[4]_i_5/O
                         net (fo=1, routed)           1.848    23.248    U_ISPPP/rData[4]_i_5_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    23.372 r  U_ISPPP/rData[4]_i_1/O
                         net (fo=1, routed)           0.000    23.372    U_ISPPP/p_1_in[4]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434    41.434    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.106    41.327    
    SLICE_X38Y58         FDRE (Setup_fdre_C_D)        0.081    41.408    U_ISPPP/rData_reg[4]
  -------------------------------------------------------------------
                         required time                         41.408    
                         arrival time                         -23.372    
  -------------------------------------------------------------------
                         slack                                 18.036    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.147ns  (logic 1.936ns (9.155%)  route 19.211ns (90.845%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         5.237     7.243    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X12Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  U_VGA_Controller/U_Pixel_Counter/rData[8]_i_470/O
                         net (fo=64, routed)          8.445    15.812    U_ISPPP/rData_reg[8]_i_142_0
    SLICE_X53Y143        MUXF7 (Prop_muxf7_S_O)       0.296    16.108 r  U_ISPPP/rData_reg[8]_i_305/O
                         net (fo=1, routed)           0.000    16.108    U_ISPPP/rData_reg[8]_i_305_n_1
    SLICE_X53Y143        MUXF8 (Prop_muxf8_I0_O)      0.104    16.212 r  U_ISPPP/rData_reg[8]_i_130/O
                         net (fo=1, routed)           1.538    17.750    U_ISPPP/rData_reg[8]_i_130_n_1
    SLICE_X26Y135        LUT6 (Prop_lut6_I5_O)        0.316    18.066 r  U_ISPPP/rData[8]_i_45/O
                         net (fo=1, routed)           0.000    18.066    U_ISPPP/rData[8]_i_45_n_1
    SLICE_X26Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    18.283 r  U_ISPPP/rData_reg[8]_i_15/O
                         net (fo=1, routed)           2.145    20.428    U_ISPPP/rData_reg[8]_i_15_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I1_O)        0.299    20.727 r  U_ISPPP/rData[8]_i_5/O
                         net (fo=1, routed)           1.846    22.573    U_ISPPP/rData[8]_i_5_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.697 r  U_ISPPP/rData[8]_i_1/O
                         net (fo=1, routed)           0.000    22.697    U_ISPPP/p_1_in[8]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436    41.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[8]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.106    41.329    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.032    41.361    U_ISPPP/rData_reg[8]
  -------------------------------------------------------------------
                         required time                         41.361    
                         arrival time                         -22.697    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.855ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.999ns  (logic 2.136ns (10.172%)  route 18.863ns (89.828%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         5.546     7.553    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X11Y68         LUT4 (Prop_lut4_I2_O)        0.152     7.705 r  U_VGA_Controller/U_Pixel_Counter/rData[13]_i_470/O
                         net (fo=64, routed)          7.325    15.030    U_ISPPP/rData_reg[13]_i_142_0
    SLICE_X29Y145        MUXF7 (Prop_muxf7_S_O)       0.478    15.508 r  U_ISPPP/rData_reg[13]_i_302/O
                         net (fo=1, routed)           0.000    15.508    U_ISPPP/rData_reg[13]_i_302_n_1
    SLICE_X29Y145        MUXF8 (Prop_muxf8_I1_O)      0.094    15.602 r  U_ISPPP/rData_reg[13]_i_128/O
                         net (fo=1, routed)           1.232    16.834    U_ISPPP/rData_reg[13]_i_128_n_1
    SLICE_X29Y135        LUT6 (Prop_lut6_I1_O)        0.316    17.150 r  U_ISPPP/rData[13]_i_45/O
                         net (fo=1, routed)           0.000    17.150    U_ISPPP/rData[13]_i_45_n_1
    SLICE_X29Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    17.367 r  U_ISPPP/rData_reg[13]_i_15/O
                         net (fo=1, routed)           2.825    20.191    U_ISPPP/rData_reg[13]_i_15_n_1
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.299    20.490 r  U_ISPPP/rData[13]_i_5/O
                         net (fo=1, routed)           1.935    22.425    U_ISPPP/rData[13]_i_5_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.549 r  U_ISPPP/rData[13]_i_1/O
                         net (fo=1, routed)           0.000    22.549    U_ISPPP/p_1_in[13]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434    41.434    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/C
                         clock pessimism              0.000    41.434    
                         clock uncertainty           -0.106    41.327    
    SLICE_X38Y58         FDRE (Setup_fdre_C_D)        0.077    41.404    U_ISPPP/rData_reg[13]
  -------------------------------------------------------------------
                         required time                         41.404    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                 18.855    

Slack (MET) :             18.930ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.880ns  (logic 1.832ns (8.774%)  route 19.048ns (91.226%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=150, routed)         3.287     5.293    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.417 r  U_VGA_Controller/U_Pixel_Counter/rData[3]_i_50/O
                         net (fo=80, routed)          9.654    15.072    U_ISPPP/rData[3]_i_12_0
    SLICE_X11Y141        MUXF8 (Prop_muxf8_S_O)       0.273    15.345 r  U_ISPPP/rData_reg[3]_i_124/O
                         net (fo=1, routed)           1.747    17.092    U_ISPPP/rData_reg[3]_i_124_n_1
    SLICE_X30Y133        LUT6 (Prop_lut6_I1_O)        0.316    17.408 r  U_ISPPP/rData[3]_i_44/O
                         net (fo=1, routed)           0.000    17.408    U_ISPPP/rData[3]_i_44_n_1
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    17.649 r  U_ISPPP/rData_reg[3]_i_15/O
                         net (fo=1, routed)           2.658    20.307    U_ISPPP/rData_reg[3]_i_15_n_1
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.298    20.605 r  U_ISPPP/rData[3]_i_5/O
                         net (fo=1, routed)           1.701    22.306    U_ISPPP/rData[3]_i_5_n_1
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.430 r  U_ISPPP/rData[3]_i_1/O
                         net (fo=1, routed)           0.000    22.430    U_ISPPP/p_1_in[3]
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436    41.436    U_ISPPP/vga_clk
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.106    41.329    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)        0.031    41.360    U_ISPPP/rData_reg[3]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 18.930    

Slack (MET) :             19.040ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.819ns  (logic 2.267ns (10.889%)  route 18.552ns (89.111%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         4.414     6.421    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X50Y69         LUT4 (Prop_lut4_I2_O)        0.156     6.577 r  U_VGA_Controller/U_Pixel_Counter/rData[2]_i_600/O
                         net (fo=128, routed)         8.107    14.684    U_ISPPP/rData_reg[2]_i_188_1
    SLICE_X7Y139         LUT6 (Prop_lut6_I4_O)        0.355    15.039 r  U_ISPPP/rData[2]_i_379/O
                         net (fo=1, routed)           0.000    15.039    U_ISPPP/rData[2]_i_379_n_1
    SLICE_X7Y139         MUXF7 (Prop_muxf7_I1_O)      0.245    15.284 r  U_ISPPP/rData_reg[2]_i_197/O
                         net (fo=1, routed)           0.000    15.284    U_ISPPP/rData_reg[2]_i_197_n_1
    SLICE_X7Y139         MUXF8 (Prop_muxf8_I0_O)      0.104    15.388 r  U_ISPPP/rData_reg[2]_i_76/O
                         net (fo=1, routed)           1.962    17.350    U_ISPPP/rData_reg[2]_i_76_n_1
    SLICE_X28Y130        LUT6 (Prop_lut6_I1_O)        0.316    17.666 r  U_ISPPP/rData[2]_i_28/O
                         net (fo=1, routed)           0.000    17.666    U_ISPPP/rData[2]_i_28_n_1
    SLICE_X28Y130        MUXF7 (Prop_muxf7_I0_O)      0.212    17.878 r  U_ISPPP/rData_reg[2]_i_9/O
                         net (fo=1, routed)           2.416    20.294    U_ISPPP/rData_reg[2]_i_9_n_1
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.299    20.593 r  U_ISPPP/rData[2]_i_3/O
                         net (fo=1, routed)           1.652    22.245    U_ISPPP/rData[2]_i_3_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124    22.369 r  U_ISPPP/rData[2]_i_1/O
                         net (fo=1, routed)           0.000    22.369    U_ISPPP/p_1_in[2]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435    41.435    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.106    41.328    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.081    41.409    U_ISPPP/rData_reg[2]
  -------------------------------------------------------------------
                         required time                         41.409    
                         arrival time                         -22.369    
  -------------------------------------------------------------------
                         slack                                 19.040    

Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.728ns  (logic 1.906ns (9.195%)  route 18.822ns (90.805%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         5.521     7.527    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X15Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.651 r  U_VGA_Controller/U_Pixel_Counter/rData[14]_i_341/O
                         net (fo=64, routed)          6.997    14.648    U_ISPPP/rData_reg[14]_i_71_0
    SLICE_X47Y135        MUXF7 (Prop_muxf7_S_O)       0.276    14.924 r  U_ISPPP/rData_reg[14]_i_208/O
                         net (fo=1, routed)           0.000    14.924    U_ISPPP/rData_reg[14]_i_208_n_1
    SLICE_X47Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    15.018 r  U_ISPPP/rData_reg[14]_i_81/O
                         net (fo=1, routed)           1.370    16.388    U_ISPPP/rData_reg[14]_i_81_n_1
    SLICE_X23Y135        LUT6 (Prop_lut6_I3_O)        0.316    16.704 r  U_ISPPP/rData[14]_i_29/O
                         net (fo=1, routed)           0.000    16.704    U_ISPPP/rData[14]_i_29_n_1
    SLICE_X23Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    16.921 r  U_ISPPP/rData_reg[14]_i_9/O
                         net (fo=1, routed)           2.984    19.904    U_ISPPP/rData_reg[14]_i_9_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.299    20.203 r  U_ISPPP/rData[14]_i_3/O
                         net (fo=1, routed)           1.951    22.154    U_ISPPP/rData[14]_i_3_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    22.278 r  U_ISPPP/rData[14]_i_1/O
                         net (fo=1, routed)           0.000    22.278    U_ISPPP/p_1_in[14]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436    41.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.106    41.329    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    41.360    U_ISPPP/rData_reg[14]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -22.278    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.279ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.531ns  (logic 1.817ns (8.850%)  route 18.714ns (91.150%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=150, routed)         2.975     4.982    U_VGA_Controller/U_Pixel_Counter/h_counter[9]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.106 r  U_VGA_Controller/U_Pixel_Counter/rData[15]_i_57/O
                         net (fo=80, routed)         10.058    15.164    U_ISPPP/x_pixel[3]
    SLICE_X6Y134         MUXF8 (Prop_muxf8_S_O)       0.283    15.447 r  U_ISPPP/rData_reg[15]_i_131/O
                         net (fo=1, routed)           1.574    17.021    U_ISPPP/rData_reg[15]_i_131_n_1
    SLICE_X25Y131        LUT6 (Prop_lut6_I1_O)        0.319    17.340 r  U_ISPPP/rData[15]_i_51/O
                         net (fo=1, routed)           0.000    17.340    U_ISPPP/rData[15]_i_51_n_1
    SLICE_X25Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    17.552 r  U_ISPPP/rData_reg[15]_i_19/O
                         net (fo=1, routed)           2.431    19.983    U_ISPPP/rData_reg[15]_i_19_n_1
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.299    20.282 r  U_ISPPP/rData[15]_i_6/O
                         net (fo=1, routed)           1.676    21.958    U_ISPPP/rData[15]_i_6_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    22.082 r  U_ISPPP/rData[15]_i_1/O
                         net (fo=1, routed)           0.000    22.082    U_ISPPP/p_1_in[15]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436    41.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.106    41.329    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    41.360    U_ISPPP/rData_reg[15]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 19.279    

Slack (MET) :             19.803ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_ISPPP/rData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.005ns  (logic 2.004ns (10.017%)  route 18.001ns (89.983%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     2.006 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         4.396     6.403    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X51Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.527 r  U_VGA_Controller/U_Pixel_Counter/rData[12]_i_599/O
                         net (fo=128, routed)         7.456    13.983    U_ISPPP/rData_reg[12]_i_188_0
    SLICE_X17Y141        LUT6 (Prop_lut6_I2_O)        0.124    14.107 r  U_ISPPP/rData[12]_i_383/O
                         net (fo=1, routed)           0.000    14.107    U_ISPPP/rData[12]_i_383_n_1
    SLICE_X17Y141        MUXF7 (Prop_muxf7_I1_O)      0.245    14.352 r  U_ISPPP/rData_reg[12]_i_199/O
                         net (fo=1, routed)           0.000    14.352    U_ISPPP/rData_reg[12]_i_199_n_1
    SLICE_X17Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    14.456 r  U_ISPPP/rData_reg[12]_i_77/O
                         net (fo=1, routed)           1.483    15.939    U_ISPPP/rData_reg[12]_i_77_n_1
    SLICE_X35Y129        LUT6 (Prop_lut6_I3_O)        0.316    16.255 r  U_ISPPP/rData[12]_i_28/O
                         net (fo=1, routed)           0.000    16.255    U_ISPPP/rData[12]_i_28_n_1
    SLICE_X35Y129        MUXF7 (Prop_muxf7_I0_O)      0.212    16.467 r  U_ISPPP/rData_reg[12]_i_9/O
                         net (fo=1, routed)           2.851    19.318    U_ISPPP/rData_reg[12]_i_9_n_1
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.299    19.617 r  U_ISPPP/rData[12]_i_3/O
                         net (fo=1, routed)           1.814    21.431    U_ISPPP/rData[12]_i_3_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.555 r  U_ISPPP/rData[12]_i_1/O
                         net (fo=1, routed)           0.000    21.555    U_ISPPP/p_1_in[12]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457    41.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436    41.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/C
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.106    41.329    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    41.358    U_ISPPP/rData_reg[12]
  -------------------------------------------------------------------
                         required time                         41.358    
                         arrival time                         -21.555    
  -------------------------------------------------------------------
                         slack                                 19.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.145%)  route 0.164ns (46.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.164     0.861    U_VGA_Controller/U_Pixel_Counter/v_counter[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.906 r  U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.906    U_VGA_Controller/U_Pixel_Counter/v_counter[4]_i_1_n_1
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825     0.825    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.120     0.689    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.116%)  route 0.164ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554     0.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=34, routed)          0.164     0.859    U_VGA_Controller/U_Pixel_Counter/h_counter[2]
    SLICE_X47Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  U_VGA_Controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.904    U_VGA_Controller/U_Pixel_Counter/h_counter_1[4]
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821     0.821    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X47Y27         FDCE (Hold_fdce_C_D)         0.092     0.646    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.247ns (64.854%)  route 0.134ns (35.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=20, routed)          0.134     0.837    U_VGA_Controller/U_Pixel_Counter/v_counter[7]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.099     0.936 r  U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.936    U_VGA_Controller/U_Pixel_Counter/v_counter[9]_i_2_n_1
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825     0.825    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.121     0.677    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.247ns (63.357%)  route 0.143ns (36.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=20, routed)          0.143     0.846    U_VGA_Controller/U_Pixel_Counter/v_counter[7]
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.099     0.945 r  U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.945    U_VGA_Controller/U_Pixel_Counter/v_counter[8]_i_1_n_1
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825     0.825    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X52Y28         FDCE (Hold_fdce_C_D)         0.121     0.677    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.703%)  route 0.191ns (50.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554     0.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=42, routed)          0.191     0.886    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.048     0.934 r  U_VGA_Controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.934    U_VGA_Controller/U_Pixel_Counter/h_counter_1[3]
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821     0.821    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X47Y27         FDCE (Hold_fdce_C_D)         0.107     0.661    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.164     0.720 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.186     0.906    U_VGA_Controller/U_Pixel_Counter/v_counter[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.951    U_VGA_Controller/U_Pixel_Counter/v_counter[0]_i_1_n_1
    SLICE_X52Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.824     0.824    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.120     0.676    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.745%)  route 0.181ns (49.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=9, routed)           0.181     0.877    U_VGA_Controller/U_Pixel_Counter/v_counter[1]
    SLICE_X53Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.922 r  U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.922    U_VGA_Controller/U_Pixel_Counter/v_counter[1]_i_1_n_1
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.825     0.825    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X53Y28         FDCE (Hold_fdce_C_D)         0.091     0.647    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554     0.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X50Y26         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=44, routed)          0.187     0.905    U_VGA_Controller/U_Pixel_Counter/h_counter[1]
    SLICE_X50Y26         LUT3 (Prop_lut3_I1_O)        0.045     0.950 r  U_VGA_Controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.950    U_VGA_Controller/U_Pixel_Counter/h_counter_1[1]
    SLICE_X50Y26         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.822     0.822    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X50Y26         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X50Y26         FDCE (Hold_fdce_C_D)         0.120     0.674    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.190ns (49.704%)  route 0.192ns (50.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554     0.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.695 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=42, routed)          0.192     0.887    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.049     0.936 r  U_VGA_Controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    U_VGA_Controller/U_Pixel_Counter/h_counter_1[0]
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821     0.821    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X47Y27         FDCE (Hold_fdce_C_D)         0.104     0.658    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.303%)  route 0.191ns (50.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.554     0.554    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=42, routed)          0.191     0.886    U_VGA_Controller/U_Pixel_Counter/h_counter[0]
    SLICE_X47Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.931 r  U_VGA_Controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.931    U_VGA_Controller/U_Pixel_Counter/h_counter_1[2]
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.821     0.821    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X47Y27         FDCE (Hold_fdce_C_D)         0.091     0.645    U_VGA_Controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    U_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y60     U_ISPPP/rData_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y58     U_ISPPP/rData_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y58     U_ISPPP/rData_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y58     U_ISPPP/rData_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y58     U_ISPPP/rData_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y59     U_ISPPP/rData_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y59     U_ISPPP/rData_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y58     U_ISPPP/rData_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     U_ISPPP/rData_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     U_ISPPP/rData_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y58     U_ISPPP/rData_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y58     U_ISPPP/rData_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     U_ISPPP/rData_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y60     U_ISPPP/rData_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y58     U_ISPPP/rData_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y58     U_ISPPP/rData_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y58     U_ISPPP/rData_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[2]_rep__7/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep__7/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[4]_rep__10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__10/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[4]_rep__10
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[4]_rep__12/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__12/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[4]_rep__12
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[4]_rep__6/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__6/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[4]_rep__6
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[4]_rep__7/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__7/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[4]_rep__7
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__0/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[5]_rep__2/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 4.423ns (51.735%)  route 4.126ns (48.265%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.807    13.667    U_ISPPP/i_reg_reg[9]_0
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__2/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X33Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[1]_rep__14/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.423ns (51.822%)  route 4.112ns (48.178%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.793    13.652    U_ISPPP/i_reg_reg[9]_0
    SLICE_X31Y28         FDCE                                         r  U_ISPPP/i_reg_reg[1]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X31Y28         FDCE                                         r  U_ISPPP/i_reg_reg[1]_rep__14/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[2]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.423ns (51.822%)  route 4.112ns (48.178%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.989 r  U_FrameBuffer/mem_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.055    U_FrameBuffer/mem_reg_0_6_n_2
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.480 r  U_FrameBuffer/mem_reg_1_6/DOBDO[0]
                         net (fo=3, routed)           1.279     9.759    U_FrameBuffer/mem_reg_1_6_n_68
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     9.883 f  U_FrameBuffer/video_mem_reg[115][15]_i_19/O
                         net (fo=1, routed)           1.511    11.394    U_FrameBuffer/video_mem_reg[115][15]_i_19_n_1
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124    11.518 r  U_FrameBuffer/video_mem_reg[115][15]_i_9/O
                         net (fo=1, routed)           0.000    11.518    U_FrameBuffer/video_mem_reg[115][15]_i_9_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.916 r  U_FrameBuffer/video_mem_reg[115][15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.916    U_FrameBuffer/video_mem_reg[115][15]_i_5_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.073 r  U_FrameBuffer/video_mem_reg[115][15]_i_3/CO[1]
                         net (fo=57, routed)          0.464    12.537    U_FrameBuffer/CO[0]
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.323    12.860 r  U_FrameBuffer/i_reg[9]_i_1/O
                         net (fo=91, routed)          0.793    13.652    U_ISPPP/i_reg_reg[9]_0
    SLICE_X31Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    U_ISPPP/clk
    SLICE_X31Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X31Y28         FDCE (Setup_fdce_C_CE)      -0.407    14.512    U_ISPPP/i_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                  0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[4]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.443%)  route 0.311ns (62.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q
                         net (fo=136, routed)         0.311     1.893    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14_n_1
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.938 r  U_FrameBuffer/video_reg[4]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     1.938    U_ISPPP/video_reg_reg[4]_rep__5_0
    SLICE_X33Y38         FDCE                                         r  U_ISPPP/video_reg_reg[4]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.830     1.957    U_ISPPP/clk
    SLICE_X33Y38         FDCE                                         r  U_ISPPP/video_reg_reg[4]_rep__5/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.092     1.800    U_ISPPP/video_reg_reg[4]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[9]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.219%)  route 0.314ns (62.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q
                         net (fo=136, routed)         0.314     1.896    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14_n_1
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.941 r  U_FrameBuffer/video_reg[9]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.941    U_ISPPP/video_reg_reg[9]_rep_0
    SLICE_X33Y38         FDCE                                         r  U_ISPPP/video_reg_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.830     1.957    U_ISPPP/clk
    SLICE_X33Y38         FDCE                                         r  U_ISPPP/video_reg_reg[9]_rep/C
                         clock pessimism             -0.249     1.708    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.092     1.800    U_ISPPP/video_reg_reg[9]_rep
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[3]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.045%)  route 0.360ns (65.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/Q
                         net (fo=136, routed)         0.360     1.942    U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14_n_1
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.987 r  U_FrameBuffer/video_reg[3]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     1.987    U_ISPPP/video_reg_reg[3]_rep__5_0
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[3]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.821     1.948    U_ISPPP/clk
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[3]_rep__5/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.121     1.820    U_ISPPP/video_reg_reg[3]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.185ns (33.152%)  route 0.373ns (66.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/Q
                         net (fo=136, routed)         0.373     1.955    U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14_n_1
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.044     1.999 r  U_FrameBuffer/video_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.999    U_ISPPP/video_reg_reg[15]_1[12]
    SLICE_X35Y35         FDCE                                         r  U_ISPPP/video_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.826     1.953    U_ISPPP/clk
    SLICE_X35Y35         FDCE                                         r  U_ISPPP/video_reg_reg[12]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.105     1.809    U_ISPPP/video_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[7]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.903%)  route 0.397ns (68.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/Q
                         net (fo=136, routed)         0.397     1.979    U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14_n_1
    SLICE_X35Y35         LUT4 (Prop_lut4_I2_O)        0.045     2.024 r  U_FrameBuffer/video_reg[7]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     2.024    U_ISPPP/video_reg_reg[7]_rep__5_0
    SLICE_X35Y35         FDCE                                         r  U_ISPPP/video_reg_reg[7]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.826     1.953    U_ISPPP/clk
    SLICE_X35Y35         FDCE                                         r  U_ISPPP/video_reg_reg[7]_rep__5/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y35         FDCE (Hold_fdce_C_D)         0.092     1.796    U_ISPPP/video_reg_reg[7]_rep__5
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.725%)  route 0.440ns (70.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q
                         net (fo=136, routed)         0.440     2.022    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14_n_1
    SLICE_X34Y30         LUT4 (Prop_lut4_I1_O)        0.045     2.067 r  U_FrameBuffer/video_reg[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.067    U_ISPPP/video_reg_reg[3]_rep_0
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.821     1.948    U_ISPPP/clk
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[3]_rep/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.121     1.820    U_ISPPP/video_reg_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 U_ISPPP/i_reg_reg[2]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/i_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.601%)  route 0.231ns (55.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.553     1.436    U_ISPPP/clk
    SLICE_X31Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_ISPPP/i_reg_reg[2]_rep__6/Q
                         net (fo=135, routed)         0.231     1.808    U_ISPPP/i_reg_reg[2]_rep__6_n_1
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  U_ISPPP/i_reg[5]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.853    U_ISPPP/i_reg[5]_rep_i_1_n_1
    SLICE_X35Y29         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X35Y29         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep/C
                         clock pessimism             -0.478     1.469    
    SLICE_X35Y29         FDCE (Hold_fdce_C_D)         0.091     1.560    U_ISPPP/i_reg_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.208%)  route 0.473ns (71.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q
                         net (fo=136, routed)         0.473     2.056    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14_n_1
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  U_FrameBuffer/video_reg[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.101    U_ISPPP/video_reg_reg[2]_rep_0
    SLICE_X33Y35         FDCE                                         r  U_ISPPP/video_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     1.954    U_ISPPP/clk
    SLICE_X33Y35         FDCE                                         r  U_ISPPP/video_reg_reg[2]_rep/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.092     1.797    U_ISPPP/video_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.080%)  route 0.476ns (71.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/Q
                         net (fo=136, routed)         0.476     2.059    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14_n_1
    SLICE_X33Y35         LUT4 (Prop_lut4_I1_O)        0.045     2.104 r  U_FrameBuffer/video_reg[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.104    U_ISPPP/video_reg_reg[4]_rep_0
    SLICE_X33Y35         FDCE                                         r  U_ISPPP/video_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.827     1.954    U_ISPPP/clk
    SLICE_X33Y35         FDCE                                         r  U_ISPPP/video_reg_reg[4]_rep/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.092     1.797    U_ISPPP/video_reg_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.925%)  route 0.505ns (73.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/Q
                         net (fo=136, routed)         0.505     2.087    U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14_n_1
    SLICE_X34Y30         LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  U_FrameBuffer/video_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.132    U_ISPPP/video_reg_reg[15]_1[14]
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.821     1.948    U_ISPPP/clk
    SLICE_X34Y30         FDCE                                         r  U_ISPPP/video_reg_reg[14]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         FDCE (Hold_fdce_C_D)         0.120     1.819    U_ISPPP/video_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   U_FrameBuffer/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   U_FrameBuffer/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   U_FrameBuffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   U_FrameBuffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   U_FrameBuffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   U_FrameBuffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   U_FrameBuffer/mem_reg_0_3/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30  U_ISPPP/i_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30  U_ISPPP/i_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30  U_ISPPP/i_reg_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30  U_ISPPP/i_reg_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y26  U_FrameBuffer/U_FrameBuffer/mem_reg_0_0_cooolgate_en_gate_65_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y33  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30  U_ISPPP/i_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30  U_ISPPP/i_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30  U_ISPPP/i_reg_reg[1]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y30  U_ISPPP/i_reg_reg[1]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.516ns  (logic 1.142ns (9.916%)  route 10.374ns (90.084%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.419     1.969 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         4.936     6.906    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.299     7.205 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     7.205    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.629 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O[1]
                         net (fo=48, routed)          5.438    13.067    U_FrameBuffer/addr[1]
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.479    14.820    U_FrameBuffer/clk
    RAMB36_X0Y12         RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    14.820    
                         clock uncertainty           -0.238    14.582    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    13.837    U_FrameBuffer/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.540ns  (logic 3.013ns (26.108%)  route 8.527ns (73.892%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=2)
  Clock Path Skew:        3.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.815 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.815    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.037 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[0]
                         net (fo=1, routed)           1.617     7.654    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.503 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.503    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6_n_1
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.759 f  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_1/O[2]
                         net (fo=34, routed)          1.720    10.479    U_FrameBuffer/mem_reg_1_11_1
    SLICE_X14Y26         LUT5 (Prop_lut5_I4_O)        0.294    10.773 f  U_FrameBuffer/mem_reg_0_5_ENBWREN_cooolgate_en_gate_88/O
                         net (fo=1, routed)           2.325    13.098    U_FrameBuffer/mem_reg_0_5_ENBWREN_cooolgate_en_sig_45
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_5/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.497    14.838    U_FrameBuffer/clk
    RAMB36_X2Y0          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_5/CLKBWRCLK
                         clock pessimism              0.000    14.838    
                         clock uncertainty           -0.238    14.600    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.659    13.941    U_FrameBuffer/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                         -13.098    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 2.347ns (20.636%)  route 9.026ns (79.364%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.845 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/O[2]
                         net (fo=1, routed)           1.587     7.431    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[9]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.134 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.134    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.356 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O[0]
                         net (fo=48, routed)          4.575    12.931    U_FrameBuffer/addr[4]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.472    14.813    U_FrameBuffer/clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.000    14.813    
                         clock uncertainty           -0.238    14.575    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    13.834    U_FrameBuffer/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 1.142ns (10.041%)  route 10.232ns (89.959%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.419     1.969 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         4.936     6.906    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.299     7.205 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     7.205    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.629 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O[1]
                         net (fo=48, routed)          5.295    12.924    U_FrameBuffer/addr[1]
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.475    14.816    U_FrameBuffer/clk
    RAMB36_X0Y13         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_6/CLKBWRCLK
                         clock pessimism              0.000    14.816    
                         clock uncertainty           -0.238    14.578    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    13.833    U_FrameBuffer/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 2.685ns (23.717%)  route 8.636ns (76.283%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.815 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.815    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.037 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[0]
                         net (fo=1, routed)           1.617     7.654    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.503 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.503    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6_n_1
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.725 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_1/O[0]
                         net (fo=48, routed)          4.154    12.878    U_FrameBuffer/addr[8]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.472    14.813    U_FrameBuffer/clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.000    14.813    
                         clock uncertainty           -0.238    14.575    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    13.834    U_FrameBuffer/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -12.878    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.493ns (22.272%)  route 8.701ns (77.728%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.815 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.815    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.037 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[0]
                         net (fo=1, routed)           1.617     7.654    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     8.533 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O[2]
                         net (fo=48, routed)          4.218    12.751    U_FrameBuffer/addr[6]
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.472    14.813    U_FrameBuffer/clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_9__0/CLKBWRCLK
                         clock pessimism              0.000    14.813    
                         clock uncertainty           -0.238    14.575    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    13.831    U_FrameBuffer/mem_reg_1_9__0
  -------------------------------------------------------------------
                         required time                         13.831    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_8__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 2.685ns (24.018%)  route 8.494ns (75.982%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.815 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.815    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.037 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[0]
                         net (fo=1, routed)           1.617     7.654    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     8.503 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.503    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6_n_1
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.725 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_1/O[0]
                         net (fo=48, routed)          4.012    12.737    U_FrameBuffer/addr[8]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.467    14.808    U_FrameBuffer/clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.000    14.808    
                         clock uncertainty           -0.238    14.570    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    13.829    U_FrameBuffer/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_8__0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.177ns  (logic 2.347ns (20.998%)  route 8.830ns (79.002%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.845 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/O[2]
                         net (fo=1, routed)           1.587     7.431    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[9]
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     8.134 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.134    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.356 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O[0]
                         net (fo=48, routed)          4.378    12.735    U_FrameBuffer/addr[4]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.467    14.808    U_FrameBuffer/clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_8__0/CLKBWRCLK
                         clock pessimism              0.000    14.808    
                         clock uncertainty           -0.238    14.570    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    13.829    U_FrameBuffer/mem_reg_1_8__0
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.735    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_2__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.177ns  (logic 1.142ns (10.218%)  route 10.035ns (89.782%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        3.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.550     1.550    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.419     1.969 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         4.936     6.906    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X36Y31         LUT4 (Prop_lut4_I1_O)        0.299     7.205 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27/O
                         net (fo=1, routed)           0.000     7.205    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_27_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.629 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/O[1]
                         net (fo=48, routed)          5.098    12.727    U_FrameBuffer/addr[1]
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_2__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.470    14.811    U_FrameBuffer/clk
    RAMB36_X0Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_2__0/CLKBWRCLK
                         clock pessimism              0.000    14.811    
                         clock uncertainty           -0.238    14.573    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    13.828    U_FrameBuffer/mem_reg_1_2__0
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_7__0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.159ns  (logic 2.553ns (22.878%)  route 8.606ns (77.122%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        3.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557     1.557    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.419     1.976 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=21, routed)          1.462     3.438    U_VGA_Controller/U_Pixel_Counter/v_counter[5]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.299     3.737 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[3]_inst_i_3/O
                         net (fo=15, routed)          1.403     5.141    U_VGA_Controller/U_Pixel_Counter/v_counter_reg[5]_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.124     5.265 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39/O
                         net (fo=1, routed)           0.000     5.265    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_39_n_1
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.815 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.815    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.037 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[0]
                         net (fo=1, routed)           1.617     7.654    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[11]
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     8.593 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/O[3]
                         net (fo=48, routed)          4.124    12.717    U_FrameBuffer/addr[7]
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_7__0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.473    14.814    U_FrameBuffer/clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_7__0/CLKBWRCLK
                         clock pessimism              0.000    14.814    
                         clock uncertainty           -0.238    14.576    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    13.828    U_FrameBuffer/mem_reg_1_7__0
  -------------------------------------------------------------------
                         required time                         13.828    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.651ns (38.664%)  route 2.619ns (61.336%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.440     1.440    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.418     1.858 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=19, routed)          1.386     3.245    U_VGA_Controller/U_Pixel_Counter/v_counter[9]
    SLICE_X47Y31         LUT6 (Prop_lut6_I0_O)        0.100     3.345 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_40/O
                         net (fo=1, routed)           0.000     3.345    U_VGA_Controller/U_Pixel_Counter/y_pixel[2]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189     3.534 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_21/O[0]
                         net (fo=1, routed)           1.233     4.766    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[7]
    SLICE_X36Y31         LUT3 (Prop_lut3_I2_O)        0.241     5.007 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_26/O
                         net (fo=1, routed)           0.000     5.007    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_26_n_1
    SLICE_X36Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     5.426 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.426    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_7_n_1
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.518 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.518    U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_6_n_1
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.192     5.710 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_1/O[2]
                         net (fo=34, routed)          0.000     5.710    U_FrameBuffer/addr[10]
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.557     5.078    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.238     5.317    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.287     5.604    U_FrameBuffer/mem_reg_mux_sel_b_pos_0__14
  -------------------------------------------------------------------
                         required time                         -5.604    
                         arrival time                           5.710    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.536ns (35.799%)  route 2.755ns (64.201%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        3.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.440     1.440    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X52Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.418     1.858 f  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=21, routed)          1.504     3.362    U_VGA_Controller/U_Pixel_Counter/v_counter[6]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.122     3.484 r  U_VGA_Controller/U_Pixel_Counter/mem_mux_sel_b_pos_0__14_i_6/O
                         net (fo=1, routed)           0.000     3.484    U_VGA_Controller/U_Pixel_Counter/mem_mux_sel_b_pos_0__14_i_6_n_1
    SLICE_X47Y32         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.426     3.910 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_3/O[3]
                         net (fo=1, routed)           1.251     5.161    U_VGA_Controller/U_Pixel_Counter/U_ISPPP/addr0[14]
    SLICE_X36Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.570     5.731 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_mux_sel_b_pos_0__14_i_1/O[1]
                         net (fo=34, routed)          0.000     5.731    U_FrameBuffer/addr[9]
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.557     5.078    U_FrameBuffer/clk
    SLICE_X36Y33         FDRE                                         r  U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.238     5.317    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.287     5.604    U_FrameBuffer/mem_reg_mux_sel_b_pos_1__14
  -------------------------------------------------------------------
                         required time                         -5.604    
                         arrival time                           5.731    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.598ns (14.049%)  route 3.658ns (85.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337     1.771 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         0.860     2.631    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X47Y27         LUT4 (Prop_lut4_I1_O)        0.261     2.892 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_6/O
                         net (fo=12, routed)          2.799     5.691    U_FrameBuffer/mem_reg_0_15_2[2]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.602     5.123    U_FrameBuffer/clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/CLKBWRCLK
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.238     5.361    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.192     5.553    U_FrameBuffer/mem_reg_1_13__0
  -------------------------------------------------------------------
                         required time                         -5.553    
                         arrival time                           5.691    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.462ns (10.754%)  route 3.834ns (89.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.367     1.801 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=9, routed)           0.861     2.663    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.095     2.758 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_5/O
                         net (fo=12, routed)          2.973     5.730    U_FrameBuffer/mem_reg_0_15_2[3]
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.604     5.125    U_FrameBuffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/CLKBWRCLK
                         clock pessimism              0.000     5.125    
                         clock uncertainty            0.238     5.363    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.197     5.560    U_FrameBuffer/mem_reg_1_15__0
  -------------------------------------------------------------------
                         required time                         -5.560    
                         arrival time                           5.730    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_13/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.598ns (13.788%)  route 3.739ns (86.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.117ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337     1.771 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         0.860     2.631    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X47Y27         LUT4 (Prop_lut4_I1_O)        0.261     2.892 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_6/O
                         net (fo=12, routed)          2.879     5.772    U_FrameBuffer/mem_reg_0_15_2[2]
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.596     5.117    U_FrameBuffer/clk
    RAMB36_X2Y5          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.000     5.117    
                         clock uncertainty            0.238     5.355    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.192     5.547    U_FrameBuffer/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         -5.547    
                         arrival time                           5.772    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_12__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.578ns (12.679%)  route 3.981ns (87.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337     1.771 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         1.168     2.939    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X45Y36         LUT4 (Prop_lut4_I1_O)        0.241     3.180 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_3/O
                         net (fo=12, routed)          2.813     5.993    U_FrameBuffer/mem_reg_0_15_2[5]
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_12__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.605     5.126    U_FrameBuffer/clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_12__0/CLKBWRCLK
                         clock pessimism              0.000     5.126    
                         clock uncertainty            0.238     5.364    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.724    U_FrameBuffer/mem_reg_1_12__0
  -------------------------------------------------------------------
                         required time                         -5.724    
                         arrival time                           5.993    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_10/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.467ns (10.201%)  route 4.111ns (89.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.367     1.801 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=147, routed)         1.415     3.216    U_VGA_Controller/U_Pixel_Counter/h_counter[8]
    SLICE_X44Y37         LUT4 (Prop_lut4_I2_O)        0.100     3.316 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_6_i_4/O
                         net (fo=18, routed)          2.696     6.012    U_FrameBuffer/mem_reg_0_11_0[2]
    RAMB36_X1Y9          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_10/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y9          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.238     5.372    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.360     5.732    U_FrameBuffer/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         -5.732    
                         arrival time                           6.012    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.578ns (12.637%)  route 3.996ns (87.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337     1.771 f  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=149, routed)         1.168     2.939    U_VGA_Controller/U_Pixel_Counter/h_counter[7]
    SLICE_X45Y36         LUT4 (Prop_lut4_I1_O)        0.241     3.180 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_3/O
                         net (fo=12, routed)          2.828     6.008    U_FrameBuffer/mem_reg_0_15_2[5]
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.604     5.125    U_FrameBuffer/clk
    RAMB36_X0Y3          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_15__0/CLKBWRCLK
                         clock pessimism              0.000     5.125    
                         clock uncertainty            0.238     5.363    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.723    U_FrameBuffer/mem_reg_1_15__0
  -------------------------------------------------------------------
                         required time                         -5.723    
                         arrival time                           6.008    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.467ns (10.176%)  route 4.122ns (89.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X47Y27         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDCE (Prop_fdce_C_Q)         0.367     1.801 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=9, routed)           0.861     2.663    U_VGA_Controller/U_Pixel_Counter/h_counter[4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.100     2.763 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=18, routed)          3.261     6.024    U_FrameBuffer/ADDRBWRADDR[3]
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.238     5.372    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.360     5.732    U_FrameBuffer/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         -5.732    
                         arrival time                           6.024    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.463ns (10.488%)  route 3.952ns (89.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X48Y25         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.367     1.801 r  U_VGA_Controller/U_Pixel_Counter/h_counter_reg[5]/Q
                         net (fo=13, routed)          1.047     2.849    U_VGA_Controller/U_Pixel_Counter/h_counter[5]
    SLICE_X49Y25         LUT4 (Prop_lut4_I3_O)        0.096     2.945 r  U_VGA_Controller/U_Pixel_Counter/mem_reg_0_12_i_4/O
                         net (fo=12, routed)          2.904     5.849    U_FrameBuffer/mem_reg_0_15_2[4]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.602     5.123    U_FrameBuffer/clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBuffer/mem_reg_1_13__0/CLKBWRCLK
                         clock pessimism              0.000     5.123    
                         clock uncertainty            0.238     5.361    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.192     5.553    U_FrameBuffer/mem_reg_1_13__0
  -------------------------------------------------------------------
                         required time                         -5.553    
                         arrival time                           5.849    
  -------------------------------------------------------------------
                         slack                                  0.296    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8694 Endpoints
Min Delay          8694 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            blue_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.377ns  (logic 5.096ns (41.169%)  route 7.282ns (58.831%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.872     5.325    U_ISPPP/gray_sw_IBUF
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.449 r  U_ISPPP/blue_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.410     8.858    blue_port_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.377 r  blue_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.377    blue_port[2]
    K18                                                               r  blue_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            green_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.335ns  (logic 5.106ns (41.393%)  route 7.229ns (58.607%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          4.046     5.499    U_ISPPP/gray_sw_IBUF
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.623 r  U_ISPPP/green_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.183     8.806    green_port_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.335 r  green_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.335    green_port[2]
    G17                                                               r  green_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            green_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.924ns  (logic 5.098ns (42.751%)  route 6.826ns (57.249%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.589     5.041    U_VGA_Controller/U_Pixel_Counter/gray_sw_IBUF
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.165 r  U_VGA_Controller/U_Pixel_Counter/green_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.238     8.403    green_port_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.924 r  green_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.924    green_port[0]
    J17                                                               r  green_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            blue_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.902ns  (logic 5.080ns (42.682%)  route 6.822ns (57.318%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.826     5.279    U_ISPPP/gray_sw_IBUF
    SLICE_X39Y57         LUT5 (Prop_lut5_I4_O)        0.124     5.403 r  U_ISPPP/blue_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.996     8.399    blue_port_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.902 r  blue_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.902    blue_port[1]
    L18                                                               r  blue_port[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            red_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.778ns  (logic 5.101ns (43.309%)  route 6.677ns (56.691%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.828     5.280    U_ISPPP/gray_sw_IBUF
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.404 r  U_ISPPP/red_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.849     8.254    red_port_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.778 r  red_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.778    red_port[2]
    J19                                                               r  red_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            blue_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.726ns  (logic 5.102ns (43.507%)  route 6.624ns (56.493%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.472     4.925    U_ISPPP/gray_sw_IBUF
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.049 r  U_ISPPP/blue_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152     8.201    blue_port_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.726 r  blue_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.726    blue_port[3]
    J18                                                               r  blue_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            blue_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.669ns  (logic 5.072ns (43.468%)  route 6.597ns (56.532%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.310     4.762    U_VGA_Controller/U_Pixel_Counter/gray_sw_IBUF
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     4.886 r  U_VGA_Controller/U_Pixel_Counter/blue_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.287     8.173    blue_port_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.669 r  blue_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.669    blue_port[0]
    N18                                                               r  blue_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            red_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 5.101ns (43.997%)  route 6.493ns (56.003%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.421     4.873    U_VGA_Controller/U_Pixel_Counter/gray_sw_IBUF
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     4.997 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.072     8.069    red_port_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.593 r  red_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.593    red_port[0]
    G19                                                               r  red_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            red_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.590ns  (logic 5.079ns (43.824%)  route 6.511ns (56.176%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.645     5.098    U_ISPPP/gray_sw_IBUF
    SLICE_X37Y58         LUT5 (Prop_lut5_I4_O)        0.124     5.222 r  U_ISPPP/red_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.866     8.088    red_port_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.590 r  red_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.590    red_port[3]
    N19                                                               r  red_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gray_sw
                            (input port)
  Destination:            green_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 5.082ns (43.982%)  route 6.473ns (56.018%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  gray_sw (IN)
                         net (fo=0)                   0.000     0.000    gray_sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  gray_sw_IBUF_inst/O
                         net (fo=12, routed)          3.252     4.705    U_ISPPP/gray_sw_IBUF
    SLICE_X39Y58         LUT5 (Prop_lut5_I4_O)        0.124     4.829 r  U_ISPPP/green_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.221     8.050    green_port_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.555 r  green_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.555    green_port[1]
    H17                                                               r  green_port[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[2][3]/G
    SLICE_X51Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[2][3]/Q
                         net (fo=2, routed)           0.099     0.257    U_ISPPP/video_mem_reg_n_1_[2][3]
    SLICE_X52Y58         LDCE                                         r  U_ISPPP/video_copy_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[470][10]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[470][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[470][10]/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[470][10]/Q
                         net (fo=2, routed)           0.099     0.257    U_ISPPP/video_mem_reg_n_1_[470][10]
    SLICE_X6Y89          LDCE                                         r  U_ISPPP/video_copy_reg[470][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[189][8]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[189][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y110        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[189][8]/G
    SLICE_X53Y110        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[189][8]/Q
                         net (fo=2, routed)           0.101     0.259    U_ISPPP/video_mem_reg_n_1_[189][8]
    SLICE_X50Y110        LDCE                                         r  U_ISPPP/video_copy_reg[189][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[258][7]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[258][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y129        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[258][7]/G
    SLICE_X25Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[258][7]/Q
                         net (fo=2, routed)           0.101     0.259    U_ISPPP/video_mem_reg_n_1_[258][7]
    SLICE_X26Y129        LDCE                                         r  U_ISPPP/video_copy_reg[258][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[216][7]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[216][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.158ns (60.318%)  route 0.104ns (39.682%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[216][7]/G
    SLICE_X19Y115        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[216][7]/Q
                         net (fo=2, routed)           0.104     0.262    U_ISPPP/video_mem_reg_n_1_[216][7]
    SLICE_X16Y115        LDCE                                         r  U_ISPPP/video_copy_reg[216][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[242][13]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[242][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.158ns (59.653%)  route 0.107ns (40.347%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[242][13]/G
    SLICE_X39Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[242][13]/Q
                         net (fo=2, routed)           0.107     0.265    U_ISPPP/video_mem_reg_n_1_[242][13]
    SLICE_X36Y100        LDCE                                         r  U_ISPPP/video_copy_reg[242][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[214][10]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[214][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.334%)  route 0.108ns (40.666%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[214][10]/G
    SLICE_X19Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[214][10]/Q
                         net (fo=2, routed)           0.108     0.266    U_ISPPP/video_mem_reg_n_1_[214][10]
    SLICE_X17Y120        LDCE                                         r  U_ISPPP/video_copy_reg[214][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[306][14]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[306][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.334%)  route 0.108ns (40.666%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[306][14]/G
    SLICE_X15Y127        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[306][14]/Q
                         net (fo=2, routed)           0.108     0.266    U_ISPPP/video_mem_reg_n_1_[306][14]
    SLICE_X13Y128        LDCE                                         r  U_ISPPP/video_copy_reg[306][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[0][9]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[0][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.296%)  route 0.108ns (40.704%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[0][9]/G
    SLICE_X41Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[0][9]/Q
                         net (fo=2, routed)           0.108     0.266    U_ISPPP/video_mem_reg_n_1_[0][9]
    SLICE_X43Y61         LDCE                                         r  U_ISPPP/video_copy_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[16][13]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/video_copy_reg[16][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.158ns (59.296%)  route 0.108ns (40.704%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[16][13]/G
    SLICE_X59Y68         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[16][13]/Q
                         net (fo=2, routed)           0.108     0.266    U_ISPPP/video_mem_reg_n_1_[16][13]
    SLICE_X60Y67         LDCE                                         r  U_ISPPP/video_copy_reg[16][13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     6.575    U_clk_wiz/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    U_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  U_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    U_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    U_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ov7670_clk_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'ov7670_clk_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.633ns (44.220%)  route 4.583ns (55.780%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.833 f  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575    22.409    U_clk_wiz/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    19.076 f  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    20.737    U_clk_wiz/inst/ov7670_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.833 f  U_clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           2.921    23.755    ov7670_xclk_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    27.291 f  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    27.291    ov7670_xclk
    K17                                                               f  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'ov7670_clk_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            ov7670_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.264ns (50.832%)  route 1.222ns (49.168%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ov7670_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/ov7670_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout2_buf/O
                         net (fo=1, routed)           0.736     0.736    ov7670_xclk_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     1.974 r  ov7670_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.974    ov7670_xclk
    K17                                                               r  ov7670_xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          7680 Endpoints
Min Delay          7680 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[317][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.971ns  (logic 4.303ns (15.384%)  route 23.668ns (84.616%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        21.390    32.802    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X9Y124         LUT6 (Prop_lut6_I0_O)        0.302    33.104 r  U_ISPPP/video_mem_reg[317][1]_i_1/O
                         net (fo=1, routed)           0.000    33.104    U_ISPPP/video_mem_reg[317]_92[1]
    SLICE_X9Y124         LDCE                                         r  U_ISPPP/video_mem_reg[317][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[315][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.852ns  (logic 4.303ns (15.450%)  route 23.549ns (84.550%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        21.271    32.683    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X10Y127        LUT6 (Prop_lut6_I0_O)        0.302    32.985 r  U_ISPPP/video_mem_reg[315][1]_i_1/O
                         net (fo=1, routed)           0.000    32.985    U_ISPPP/video_mem_reg[315]_91[1]
    SLICE_X10Y127        LDCE                                         r  U_ISPPP/video_mem_reg[315][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[307][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.849ns  (logic 4.303ns (15.451%)  route 23.546ns (84.549%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        21.269    32.681    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.302    32.983 r  U_ISPPP/video_mem_reg[307][1]_i_1/O
                         net (fo=1, routed)           0.000    32.983    U_ISPPP/video_mem_reg[307]_3[1]
    SLICE_X9Y128         LDCE                                         r  U_ISPPP/video_mem_reg[307][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[313][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.777ns  (logic 4.303ns (15.491%)  route 23.474ns (84.509%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        21.197    32.609    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X11Y125        LUT6 (Prop_lut6_I0_O)        0.302    32.911 r  U_ISPPP/video_mem_reg[313][1]_i_1/O
                         net (fo=1, routed)           0.000    32.911    U_ISPPP/video_mem_reg[313]_94[1]
    SLICE_X11Y125        LDCE                                         r  U_ISPPP/video_mem_reg[313][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[311][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.702ns  (logic 4.303ns (15.533%)  route 23.399ns (84.467%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        21.121    32.533    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X10Y128        LUT6 (Prop_lut6_I0_O)        0.302    32.835 r  U_ISPPP/video_mem_reg[311][1]_i_1/O
                         net (fo=1, routed)           0.000    32.835    U_ISPPP/video_mem_reg[311]_96[1]
    SLICE_X10Y128        LDCE                                         r  U_ISPPP/video_mem_reg[311][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[291][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.521ns  (logic 4.331ns (15.737%)  route 23.190ns (84.263%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        20.056    31.468    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X14Y140        LUT3 (Prop_lut3_I0_O)        0.330    31.798 r  U_ISPPP/video_mem_reg[291][1]_i_1/O
                         net (fo=1, routed)           0.856    32.655    U_ISPPP/video_mem_reg[291]_223[1]
    SLICE_X15Y133        LDCE                                         r  U_ISPPP/video_mem_reg[291][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[297][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.190ns  (logic 4.303ns (15.826%)  route 22.887ns (84.174%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        20.609    32.021    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X11Y136        LUT6 (Prop_lut6_I0_O)        0.302    32.323 r  U_ISPPP/video_mem_reg[297][1]_i_1/O
                         net (fo=1, routed)           0.000    32.323    U_ISPPP/video_mem_reg[297]_111[1]
    SLICE_X11Y136        LDCE                                         r  U_ISPPP/video_mem_reg[297][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[303][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.012ns  (logic 4.303ns (15.930%)  route 22.709ns (84.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        20.053    31.465    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.302    31.767 r  U_ISPPP/video_mem_reg[303][1]_i_1/O
                         net (fo=1, routed)           0.379    32.146    U_ISPPP/video_mem_reg[303]_20[1]
    SLICE_X15Y136        LDCE                                         r  U_ISPPP/video_mem_reg[303][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[299][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.012ns  (logic 4.303ns (15.930%)  route 22.709ns (84.070%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        20.432    31.844    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X12Y137        LUT6 (Prop_lut6_I0_O)        0.302    32.146 r  U_ISPPP/video_mem_reg[299][1]_i_1/O
                         net (fo=1, routed)           0.000    32.146    U_ISPPP/video_mem_reg[299]_72[1]
    SLICE_X12Y137        LDCE                                         r  U_ISPPP/video_mem_reg[299][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[293][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.884ns  (logic 4.303ns (16.006%)  route 22.581ns (83.994%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.613     5.134    U_FrameBuffer/clk
    RAMB36_X1Y1          RAMB36E1                                     r  U_FrameBuffer/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.006 r  U_FrameBuffer/mem_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.071    U_FrameBuffer/mem_reg_0_1_n_2
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.496 r  U_FrameBuffer/mem_reg_1_1/DOBDO[0]
                         net (fo=11, routed)          2.212    10.708    U_FrameBuffer/mem_reg_1_1_n_68
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.832 r  U_FrameBuffer/video_mem_reg[327][2]_i_5/O
                         net (fo=1, routed)           0.000    10.832    U_ISPPP/video_mem_reg[607][1]_i_1_0[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.412 r  U_ISPPP/video_mem_reg[327][2]_i_2/O[2]
                         net (fo=320, routed)        19.925    31.337    U_ISPPP/video_mem_reg[327][2]_i_2_n_6
    SLICE_X13Y136        LUT6 (Prop_lut6_I0_O)        0.302    31.639 r  U_ISPPP/video_mem_reg[293][1]_i_1/O
                         net (fo=1, routed)           0.379    32.018    U_ISPPP/video_mem_reg[293]_112[1]
    SLICE_X13Y136        LDCE                                         r  U_ISPPP/video_mem_reg[293][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[14]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[564][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.628%)  route 0.132ns (48.372%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.556     1.439    U_ISPPP/clk
    SLICE_X37Y31         FDCE                                         r  U_ISPPP/video_reg_reg[14]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_ISPPP/video_reg_reg[14]_rep__1/Q
                         net (fo=64, routed)          0.132     1.712    U_ISPPP/video_reg_reg[14]_rep__1_n_1
    SLICE_X39Y31         LDCE                                         r  U_ISPPP/video_mem_reg[564][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[12]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[12][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.692%)  route 0.149ns (51.308%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.560     1.443    U_ISPPP/clk
    SLICE_X45Y61         FDCE                                         r  U_ISPPP/video_reg_reg[12]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_ISPPP/video_reg_reg[12]_rep__6/Q
                         net (fo=64, routed)          0.149     1.733    U_ISPPP/video_reg_reg[12]_rep__6_n_1
    SLICE_X45Y63         LDCE                                         r  U_ISPPP/video_mem_reg[12][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[524][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.979%)  route 0.153ns (52.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.559     1.442    U_ISPPP/clk
    SLICE_X41Y36         FDCE                                         r  U_ISPPP/video_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_ISPPP/video_reg_reg[15]/Q
                         net (fo=643, routed)         0.153     1.736    U_ISPPP/video_reg_reg[15]_0[7]
    SLICE_X41Y35         LDCE                                         r  U_ISPPP/video_mem_reg[524][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[524][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.975%)  route 0.173ns (55.025%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.560     1.443    U_ISPPP/clk
    SLICE_X44Y36         FDCE                                         r  U_ISPPP/video_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_ISPPP/video_reg_reg[1]_rep/Q
                         net (fo=64, routed)          0.173     1.757    U_ISPPP/video_reg_reg[1]_rep_n_1
    SLICE_X41Y35         LDCE                                         r  U_ISPPP/video_mem_reg[524][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[3]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[104][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.857%)  route 0.158ns (49.143%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.552     1.435    U_ISPPP/clk
    SLICE_X38Y70         FDCE                                         r  U_ISPPP/video_reg_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164     1.599 r  U_ISPPP/video_reg_reg[3]_rep__6/Q
                         net (fo=97, routed)          0.158     1.758    U_ISPPP/video_reg_reg[3]_rep__6_n_1
    SLICE_X39Y69         LDCE                                         r  U_ISPPP/video_mem_reg[104][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[1]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[58][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.897%)  route 0.173ns (55.103%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.562     1.445    U_ISPPP/clk
    SLICE_X44Y54         FDCE                                         r  U_ISPPP/video_reg_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_ISPPP/video_reg_reg[1]_rep__4/Q
                         net (fo=64, routed)          0.173     1.759    U_ISPPP/video_reg_reg[1]_rep__4_n_1
    SLICE_X45Y53         LDCE                                         r  U_ISPPP/video_mem_reg[58][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[4]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[639][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.369%)  route 0.138ns (42.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.444    U_ISPPP/clk
    SLICE_X33Y38         FDCE                                         r  U_ISPPP/video_reg_reg[4]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_ISPPP/video_reg_reg[4]_rep__5/Q
                         net (fo=97, routed)          0.138     1.723    U_ISPPP/D[3]
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  U_ISPPP/video_mem_reg[639][4]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_ISPPP/video_mem_reg[639]_168[4]
    SLICE_X31Y38         LDCE                                         r  U_ISPPP/video_mem_reg[639][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[7]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[248][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.305%)  route 0.185ns (56.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.561     1.444    U_ISPPP/clk
    SLICE_X36Y96         FDCE                                         r  U_ISPPP/video_reg_reg[7]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_ISPPP/video_reg_reg[7]_rep__2/Q
                         net (fo=64, routed)          0.185     1.770    U_ISPPP/video_reg_reg[7]_rep__2_n_1
    SLICE_X36Y97         LDCE                                         r  U_ISPPP/video_mem_reg[248][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[13]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[482][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.073%)  route 0.177ns (51.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.560     1.443    U_ISPPP/clk
    SLICE_X38Y90         FDCE                                         r  U_ISPPP/video_reg_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_ISPPP/video_reg_reg[13]_rep__0/Q
                         net (fo=64, routed)          0.177     1.784    U_ISPPP/video_reg_reg[13]_rep__0_n_1
    SLICE_X39Y92         LDCE                                         r  U_ISPPP/video_mem_reg[482][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/video_reg_reg[9]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ISPPP/video_mem_reg[78][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.797%)  route 0.205ns (59.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.556     1.439    U_ISPPP/clk
    SLICE_X33Y66         FDCE                                         r  U_ISPPP/video_reg_reg[9]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_ISPPP/video_reg_reg[9]_rep__6/Q
                         net (fo=97, routed)          0.205     1.785    U_ISPPP/video_reg_reg[9]_rep__6_n_1
    SLICE_X34Y61         LDCE                                         r  U_ISPPP/video_mem_reg[78][9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_clk_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.763ns  (logic 7.134ns (48.323%)  route 7.629ns (51.677%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.835 r  U_rbt2gray/gray__24_carry__1/O[1]
                         net (fo=3, routed)           1.248     9.084    U_ISPPP/O[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.303     9.387 r  U_ISPPP/blue_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.410    12.796    blue_port_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.315 r  blue_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.315    blue_port[2]
    K18                                                               r  blue_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.423ns  (logic 7.173ns (49.733%)  route 7.250ns (50.267%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.210 r  U_rbt2gray/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.210    U_rbt2gray/gray_carry__0_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.432 r  U_rbt2gray/gray_carry__1/O[0]
                         net (fo=1, routed)           0.809     7.242    U_ISPPP/C__0[4]
    SLICE_X39Y61         LUT2 (Prop_lut2_I1_O)        0.299     7.541 r  U_ISPPP/gray__24_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.541    U_rbt2gray/red_port_OBUF[1]_inst_i_1[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.121 r  U_rbt2gray/gray__24_carry__1/O[2]
                         net (fo=3, routed)           0.875     8.995    U_ISPPP/O[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.302     9.297 r  U_ISPPP/blue_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152    12.450    blue_port_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.975 r  blue_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.975    blue_port[3]
    J18                                                               r  blue_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 7.144ns (49.595%)  route 7.261ns (50.405%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.835 r  U_rbt2gray/gray__24_carry__1/O[1]
                         net (fo=3, routed)           1.106     8.942    U_ISPPP/O[1]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.303     9.245 r  U_ISPPP/green_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.183    12.428    green_port_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.957 r  green_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.957    green_port[2]
    G17                                                               r  green_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.058ns  (logic 7.002ns (49.812%)  route 7.055ns (50.188%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.723 r  U_rbt2gray/gray__24_carry__1/O[0]
                         net (fo=3, routed)           1.088     8.811    U_ISPPP/O[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.299     9.110 r  U_ISPPP/blue_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.996    12.106    blue_port_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.610 r  blue_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.610    blue_port[1]
    L18                                                               r  blue_port[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.036ns  (logic 7.018ns (50.002%)  route 7.018ns (49.998%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.723 r  U_rbt2gray/gray__24_carry__1/O[0]
                         net (fo=3, routed)           0.895     8.618    U_ISPPP/O[0]
    SLICE_X38Y57         LUT5 (Prop_lut5_I0_O)        0.299     8.917 r  U_ISPPP/red_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.151    12.069    red_port_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.588 r  red_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.588    red_port[1]
    H19                                                               r  red_port[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.994ns  (logic 7.178ns (51.295%)  route 6.816ns (48.704%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.210 r  U_rbt2gray/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.210    U_rbt2gray/gray_carry__0_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.432 r  U_rbt2gray/gray_carry__1/O[0]
                         net (fo=1, routed)           0.809     7.242    U_ISPPP/C__0[4]
    SLICE_X39Y61         LUT2 (Prop_lut2_I1_O)        0.299     7.541 r  U_ISPPP/gray__24_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.541    U_rbt2gray/red_port_OBUF[1]_inst_i_1[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.121 r  U_rbt2gray/gray__24_carry__1/O[2]
                         net (fo=3, routed)           0.873     8.993    U_ISPPP/O[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.302     9.295 r  U_ISPPP/green_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.720    12.016    green_port_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.546 r  green_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.546    green_port[3]
    D17                                                               r  green_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 7.150ns (51.703%)  route 6.679ns (48.297%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.210 r  U_rbt2gray/gray_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.210    U_rbt2gray/gray_carry__0_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.432 r  U_rbt2gray/gray_carry__1/O[0]
                         net (fo=1, routed)           0.809     7.242    U_ISPPP/C__0[4]
    SLICE_X39Y61         LUT2 (Prop_lut2_I1_O)        0.299     7.541 r  U_ISPPP/gray__24_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.541    U_rbt2gray/red_port_OBUF[1]_inst_i_1[1]
    SLICE_X39Y61         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.121 r  U_rbt2gray/gray__24_carry__1/O[2]
                         net (fo=3, routed)           0.591     8.711    U_ISPPP/O[2]
    SLICE_X37Y58         LUT5 (Prop_lut5_I0_O)        0.302     9.013 r  U_ISPPP/red_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.866    11.879    red_port_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.382 r  red_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.382    red_port[3]
    N19                                                               r  red_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.782ns  (logic 7.139ns (51.799%)  route 6.643ns (48.201%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.835 r  U_rbt2gray/gray__24_carry__1/O[1]
                         net (fo=3, routed)           0.822     8.658    U_ISPPP/O[1]
    SLICE_X38Y58         LUT5 (Prop_lut5_I0_O)        0.303     8.961 r  U_ISPPP/red_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.849    11.810    red_port_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.334 r  red_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.334    red_port[2]
    J19                                                               r  red_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.706ns  (logic 6.626ns (48.346%)  route 7.080ns (51.654%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.348 r  U_rbt2gray/gray__24_carry__0/O[3]
                         net (fo=3, routed)           0.821     8.170    U_VGA_Controller/U_Pixel_Counter/red_port[0][0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.306     8.476 r  U_VGA_Controller/U_Pixel_Counter/blue_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.287    11.763    blue_port_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    15.258 r  blue_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.258    blue_port[0]
    N18                                                               r  blue_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.647ns  (logic 7.004ns (51.328%)  route 6.642ns (48.672%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.575     1.575    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.552     1.552    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          1.302     3.372    U_ISPPP/rData_reg[13]_0[0]
    SLICE_X39Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.496 r  U_ISPPP/gray0__0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.496    U_rbt2gray/gray_carry_1[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.028 r  U_rbt2gray/gray0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.028    U_rbt2gray/gray0__0_carry_n_1
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.250 r  U_rbt2gray/gray0__0_carry__0/O[0]
                         net (fo=2, routed)           1.112     5.361    U_ISPPP/gray_carry__0[0]
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.299     5.660 r  U_ISPPP/gray_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.660    U_rbt2gray/gray__24_carry__0_i_3_0[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.240 r  U_rbt2gray/gray_carry__0/O[2]
                         net (fo=1, routed)           0.558     6.798    U_ISPPP/C__0[2]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.302     7.100 r  U_ISPPP/gray__24_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.100    U_rbt2gray/blue_port_OBUF[0]_inst_i_1[1]
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.501 r  U_rbt2gray/gray__24_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    U_rbt2gray/gray__24_carry__0_n_1
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.723 r  U_rbt2gray/gray__24_carry__1/O[0]
                         net (fo=3, routed)           0.450     8.173    U_ISPPP/O[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I0_O)        0.299     8.472 r  U_ISPPP/green_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.221    11.693    green_port_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.199 r  green_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.199    green_port[1]
    H17                                                               r  green_port[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/rData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.411ns (59.005%)  route 0.980ns (40.995%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  U_ISPPP/rData_reg[14]/Q
                         net (fo=8, routed)           0.141     0.842    U_ISPPP/DI[2]
    SLICE_X38Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.887 r  U_ISPPP/red_port_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.839     1.726    red_port_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.951 r  red_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.951    red_port[2]
    J19                                                               r  red_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.390ns (55.805%)  route 1.101ns (44.195%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  U_ISPPP/rData_reg[15]/Q
                         net (fo=7, routed)           0.228     0.928    U_ISPPP/buffer[15]
    SLICE_X37Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.973 r  U_ISPPP/red_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.873     1.846    red_port_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.050 r  red_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.050    red_port[3]
    N19                                                               r  red_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.435ns (56.318%)  route 1.113ns (43.682%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  U_ISPPP/rData_reg[4]/Q
                         net (fo=9, routed)           0.138     0.862    U_ISPPP/buffer[4]
    SLICE_X37Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.907 r  U_ISPPP/blue_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.974     1.881    blue_port_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.107 r  blue_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.107    blue_port[3]
    J18                                                               r  blue_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.390ns (52.805%)  route 1.243ns (47.195%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.556     0.556    U_VGA_Controller/U_Pixel_Counter/CLK
    SLICE_X53Y28         FDCE                                         r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  U_VGA_Controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=8, routed)           0.169     0.866    U_VGA_Controller/U_Pixel_Counter/v_counter[2]
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.911 r  U_VGA_Controller/U_Pixel_Counter/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.073     1.984    v_sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.189 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.189    v_sync
    R19                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.411ns (52.613%)  route 1.271ns (47.387%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  U_ISPPP/rData_reg[12]/Q
                         net (fo=6, routed)           0.314     1.014    U_VGA_Controller/U_Pixel_Counter/buffer[2]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.059 r  U_VGA_Controller/U_Pixel_Counter/red_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.957     2.016    red_port_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.241 r  red_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.241    red_port[0]
    G19                                                               r  red_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.417ns (52.645%)  route 1.275ns (47.355%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.559     0.559    U_ISPPP/vga_clk
    SLICE_X43Y60         FDRE                                         r  U_ISPPP/rData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  U_ISPPP/rData_reg[10]/Q
                         net (fo=7, routed)           0.450     1.150    U_ISPPP/rData_reg[13]_0[4]
    SLICE_X37Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.195 r  U_ISPPP/green_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.824     2.020    green_port_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.251 r  green_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.251    green_port[3]
    D17                                                               r  green_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.414ns (51.974%)  route 1.306ns (48.026%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  U_ISPPP/rData_reg[2]/Q
                         net (fo=10, routed)          0.399     1.123    U_ISPPP/buffer[2]
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.168 r  U_ISPPP/blue_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.075    blue_port_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.279 r  blue_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.279    blue_port[1]
    L18                                                               r  blue_port[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_port[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.406ns (50.997%)  route 1.351ns (49.003%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  U_ISPPP/rData_reg[1]/Q
                         net (fo=12, routed)          0.211     0.934    U_VGA_Controller/U_Pixel_Counter/buffer[0]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.979 r  U_VGA_Controller/U_Pixel_Counter/blue_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.140     2.119    blue_port_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.316 r  blue_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.316    blue_port[0]
    N18                                                               r  blue_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.429ns (51.765%)  route 1.332ns (48.235%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  U_ISPPP/rData_reg[13]/Q
                         net (fo=7, routed)           0.291     1.015    U_ISPPP/rData_reg[13]_0[5]
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.060 r  U_ISPPP/red_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.040     2.101    red_port_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.321 r  red_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.321    red_port[1]
    H19                                                               r  red_port[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_ISPPP/rData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_port[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.393ns (49.343%)  route 1.430ns (50.657%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.549     0.549    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.560     0.560    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  U_ISPPP/rData_reg[8]/Q
                         net (fo=8, routed)           0.330     1.031    U_ISPPP/rData_reg[13]_0[2]
    SLICE_X39Y58         LUT5 (Prop_lut5_I1_O)        0.045     1.076 r  U_ISPPP/green_port_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.100     2.175    green_port_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.382 r  green_port_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.382    green_port[1]
    H17                                                               r  green_port[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[14]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.294ns  (logic 1.441ns (11.724%)  route 10.852ns (88.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.852    12.294    U_ISPPP/reset_IBUF
    SLICE_X35Y110        FDCE                                         f  U_ISPPP/video_reg_reg[14]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.606     4.947    U_ISPPP/clk
    SLICE_X35Y110        FDCE                                         r  U_ISPPP/video_reg_reg[14]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[14]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.060ns  (logic 1.441ns (11.951%)  route 10.619ns (88.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.619    12.060    U_ISPPP/reset_IBUF
    SLICE_X40Y110        FDCE                                         f  U_ISPPP/video_reg_reg[14]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.607     4.948    U_ISPPP/clk
    SLICE_X40Y110        FDCE                                         r  U_ISPPP/video_reg_reg[14]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[8]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.060ns  (logic 1.441ns (11.951%)  route 10.619ns (88.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.619    12.060    U_ISPPP/reset_IBUF
    SLICE_X40Y110        FDCE                                         f  U_ISPPP/video_reg_reg[8]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.607     4.948    U_ISPPP/clk
    SLICE_X40Y110        FDCE                                         r  U_ISPPP/video_reg_reg[8]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.773ns  (logic 1.441ns (12.242%)  route 10.332ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.332    11.773    U_ISPPP/reset_IBUF
    SLICE_X40Y107        FDCE                                         f  U_ISPPP/video_reg_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X40Y107        FDCE                                         r  U_ISPPP/video_reg_reg[2]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.773ns  (logic 1.441ns (12.242%)  route 10.332ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.332    11.773    U_ISPPP/reset_IBUF
    SLICE_X40Y107        FDCE                                         f  U_ISPPP/video_reg_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X40Y107        FDCE                                         r  U_ISPPP/video_reg_reg[2]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.773ns  (logic 1.441ns (12.242%)  route 10.332ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.332    11.773    U_ISPPP/reset_IBUF
    SLICE_X40Y107        FDCE                                         f  U_ISPPP/video_reg_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X40Y107        FDCE                                         r  U_ISPPP/video_reg_reg[2]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[7]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.773ns  (logic 1.441ns (12.242%)  route 10.332ns (87.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.332    11.773    U_ISPPP/reset_IBUF
    SLICE_X40Y107        FDCE                                         f  U_ISPPP/video_reg_reg[7]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X40Y107        FDCE                                         r  U_ISPPP/video_reg_reg[7]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[10]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.769ns  (logic 1.441ns (12.247%)  route 10.328ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.328    11.769    U_ISPPP/reset_IBUF
    SLICE_X41Y107        FDCE                                         f  U_ISPPP/video_reg_reg[10]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X41Y107        FDCE                                         r  U_ISPPP/video_reg_reg[10]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[10]_rep__3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.769ns  (logic 1.441ns (12.247%)  route 10.328ns (87.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.328    11.769    U_ISPPP/reset_IBUF
    SLICE_X41Y107        FDCE                                         f  U_ISPPP/video_reg_reg[10]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.608     4.949    U_ISPPP/clk
    SLICE_X41Y107        FDCE                                         r  U_ISPPP/video_reg_reg[10]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/video_reg_reg[12]_rep__2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.474ns  (logic 1.441ns (12.561%)  route 10.033ns (87.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=265, routed)        10.033    11.474    U_ISPPP/reset_IBUF
    SLICE_X37Y108        FDCE                                         f  U_ISPPP/video_reg_reg[12]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.607     4.948    U_ISPPP/clk
    SLICE_X37Y108        FDCE                                         r  U_ISPPP/video_reg_reg[12]_rep__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[2]_rep__7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep__7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[4]_rep__10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[4]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__10/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[4]_rep__12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[4]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__12/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[4]_rep__6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[4]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[4]_rep__7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[4]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[4]_rep__7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[5]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[5]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.917%)  route 1.195ns (85.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.195     1.405    U_ISPPP/reset_IBUF
    SLICE_X33Y28         FDCE                                         f  U_ISPPP/i_reg_reg[5]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X33Y28         FDCE                                         r  U_ISPPP/i_reg_reg[5]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.210ns (14.870%)  route 1.199ns (85.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.199     1.409    U_ISPPP/reset_IBUF
    SLICE_X32Y28         FDCE                                         f  U_ISPPP/i_reg_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X32Y28         FDCE                                         r  U_ISPPP/i_reg_reg[1]_rep__10/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ISPPP/i_reg_reg[2]_rep__10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.210ns (14.870%)  route 1.199ns (85.130%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=265, routed)         1.199     1.409    U_ISPPP/reset_IBUF
    SLICE_X32Y28         FDCE                                         f  U_ISPPP/i_reg_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    U_ISPPP/clk
    SLICE_X32Y28         FDCE                                         r  U_ISPPP/i_reg_reg[2]_rep__10/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_clk_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[319][13]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.906ns  (logic 2.142ns (21.624%)  route 7.764ns (78.376%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[319][13]/G
    SLICE_X21Y125        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  U_ISPPP/video_mem_reg[319][13]/Q
                         net (fo=2, routed)           1.325     2.086    U_ISPPP/video_mem_reg_n_1_[319][13]
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124     2.210 r  U_ISPPP/rData[13]_i_377/O
                         net (fo=1, routed)           0.000     2.210    U_ISPPP/rData[13]_i_377_n_1
    SLICE_X9Y125         MUXF7 (Prop_muxf7_I1_O)      0.217     2.427 r  U_ISPPP/rData_reg[13]_i_196/O
                         net (fo=1, routed)           0.000     2.427    U_ISPPP/rData_reg[13]_i_196_n_1
    SLICE_X9Y125         MUXF8 (Prop_muxf8_I1_O)      0.094     2.521 r  U_ISPPP/rData_reg[13]_i_75/O
                         net (fo=1, routed)           1.530     4.051    U_ISPPP/rData_reg[13]_i_75_n_1
    SLICE_X30Y135        LUT6 (Prop_lut6_I0_O)        0.316     4.367 r  U_ISPPP/rData[13]_i_28/O
                         net (fo=1, routed)           0.000     4.367    U_ISPPP/rData[13]_i_28_n_1
    SLICE_X30Y135        MUXF7 (Prop_muxf7_I0_O)      0.209     4.576 r  U_ISPPP/rData_reg[13]_i_9/O
                         net (fo=1, routed)           2.808     7.384    U_ISPPP/rData_reg[13]_i_9_n_1
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.297     7.681 r  U_ISPPP/rData[13]_i_3/O
                         net (fo=1, routed)           2.101     9.782    U_ISPPP/rData[13]_i_3_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.906 r  U_ISPPP/rData[13]_i_1/O
                         net (fo=1, routed)           0.000     9.906    U_ISPPP/p_1_in[13]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[295][10]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 2.251ns (23.054%)  route 7.513ns (76.946%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[295][10]/G
    SLICE_X12Y142        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  U_ISPPP/video_mem_reg[295][10]/Q
                         net (fo=2, routed)           1.413     2.240    U_ISPPP/video_mem_reg_n_1_[295][10]
    SLICE_X9Y146         LUT6 (Prop_lut6_I0_O)        0.124     2.364 r  U_ISPPP/rData[10]_i_380/O
                         net (fo=1, routed)           0.000     2.364    U_ISPPP/rData[10]_i_380_n_1
    SLICE_X9Y146         MUXF7 (Prop_muxf7_I1_O)      0.245     2.609 r  U_ISPPP/rData_reg[10]_i_198/O
                         net (fo=1, routed)           0.000     2.609    U_ISPPP/rData_reg[10]_i_198_n_1
    SLICE_X9Y146         MUXF8 (Prop_muxf8_I0_O)      0.104     2.713 r  U_ISPPP/rData_reg[10]_i_76/O
                         net (fo=1, routed)           1.753     4.466    U_ISPPP/rData_reg[10]_i_76_n_1
    SLICE_X37Y133        LUT6 (Prop_lut6_I1_O)        0.316     4.782 r  U_ISPPP/rData[10]_i_28/O
                         net (fo=1, routed)           0.000     4.782    U_ISPPP/rData[10]_i_28_n_1
    SLICE_X37Y133        MUXF7 (Prop_muxf7_I0_O)      0.212     4.994 r  U_ISPPP/rData_reg[10]_i_9/O
                         net (fo=1, routed)           2.400     7.393    U_ISPPP/rData_reg[10]_i_9_n_1
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.299     7.692 r  U_ISPPP/rData[10]_i_3/O
                         net (fo=1, routed)           1.948     9.640    U_ISPPP/rData[10]_i_3_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.764 r  U_ISPPP/rData[10]_i_1/O
                         net (fo=1, routed)           0.000     9.764    U_ISPPP/p_1_in[10]
    SLICE_X43Y60         FDRE                                         r  U_ISPPP/rData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435     1.435    U_ISPPP/vga_clk
    SLICE_X43Y60         FDRE                                         r  U_ISPPP/rData_reg[10]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[327][4]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 2.262ns (23.325%)  route 7.436ns (76.675%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[327][4]/G
    SLICE_X50Y139        LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  U_ISPPP/video_mem_reg[327][4]/Q
                         net (fo=2, routed)           1.239     2.072    U_ISPPP/video_mem_reg_n_1_[327][4]
    SLICE_X49Y144        LUT6 (Prop_lut6_I0_O)        0.124     2.196 r  U_ISPPP/rData[4]_i_404/O
                         net (fo=1, routed)           0.000     2.196    U_ISPPP/rData[4]_i_404_n_1
    SLICE_X49Y144        MUXF7 (Prop_muxf7_I1_O)      0.245     2.441 r  U_ISPPP/rData_reg[4]_i_210/O
                         net (fo=1, routed)           0.000     2.441    U_ISPPP/rData_reg[4]_i_210_n_1
    SLICE_X49Y144        MUXF8 (Prop_muxf8_I0_O)      0.104     2.545 r  U_ISPPP/rData_reg[4]_i_82/O
                         net (fo=1, routed)           1.827     4.372    U_ISPPP/rData_reg[4]_i_82_n_1
    SLICE_X29Y133        LUT6 (Prop_lut6_I5_O)        0.316     4.688 r  U_ISPPP/rData[4]_i_29/O
                         net (fo=1, routed)           0.000     4.688    U_ISPPP/rData[4]_i_29_n_1
    SLICE_X29Y133        MUXF7 (Prop_muxf7_I1_O)      0.217     4.905 r  U_ISPPP/rData_reg[4]_i_9/O
                         net (fo=1, routed)           2.373     7.278    U_ISPPP/rData_reg[4]_i_9_n_1
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.299     7.577 r  U_ISPPP/rData[4]_i_3/O
                         net (fo=1, routed)           1.996     9.574    U_ISPPP/rData[4]_i_3_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.698 r  U_ISPPP/rData[4]_i_1/O
                         net (fo=1, routed)           0.000     9.698    U_ISPPP/p_1_in[4]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.434     1.434    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[307][12]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.646ns  (logic 1.976ns (20.486%)  route 7.670ns (79.514%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[307][12]/G
    SLICE_X9Y128         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_ISPPP/video_mem_reg[307][12]/Q
                         net (fo=2, routed)           1.517     2.076    U_ISPPP/video_mem_reg_n_1_[307][12]
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124     2.200 r  U_ISPPP/rData[12]_i_374/O
                         net (fo=1, routed)           0.000     2.200    U_ISPPP/rData[12]_i_374_n_1
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I0_O)      0.238     2.438 r  U_ISPPP/rData_reg[12]_i_195/O
                         net (fo=1, routed)           0.000     2.438    U_ISPPP/rData_reg[12]_i_195_n_1
    SLICE_X11Y129        MUXF8 (Prop_muxf8_I0_O)      0.104     2.542 r  U_ISPPP/rData_reg[12]_i_75/O
                         net (fo=1, routed)           1.488     4.029    U_ISPPP/rData_reg[12]_i_75_n_1
    SLICE_X35Y129        LUT6 (Prop_lut6_I0_O)        0.316     4.345 r  U_ISPPP/rData[12]_i_28/O
                         net (fo=1, routed)           0.000     4.345    U_ISPPP/rData[12]_i_28_n_1
    SLICE_X35Y129        MUXF7 (Prop_muxf7_I0_O)      0.212     4.557 r  U_ISPPP/rData_reg[12]_i_9/O
                         net (fo=1, routed)           2.851     7.408    U_ISPPP/rData_reg[12]_i_9_n_1
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.299     7.707 r  U_ISPPP/rData[12]_i_3/O
                         net (fo=1, routed)           1.814     9.522    U_ISPPP/rData[12]_i_3_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.646 r  U_ISPPP/rData[12]_i_1/O
                         net (fo=1, routed)           0.000     9.646    U_ISPPP/p_1_in[12]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436     1.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[305][14]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.641ns  (logic 2.250ns (23.337%)  route 7.391ns (76.663%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[305][14]/G
    SLICE_X14Y125        LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  U_ISPPP/video_mem_reg[305][14]/Q
                         net (fo=2, routed)           1.113     1.946    U_ISPPP/video_mem_reg_n_1_[305][14]
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.124     2.070 r  U_ISPPP/rData[14]_i_374/O
                         net (fo=1, routed)           0.000     2.070    U_ISPPP/rData[14]_i_374_n_1
    SLICE_X12Y127        MUXF7 (Prop_muxf7_I0_O)      0.241     2.311 r  U_ISPPP/rData_reg[14]_i_195/O
                         net (fo=1, routed)           0.000     2.311    U_ISPPP/rData_reg[14]_i_195_n_1
    SLICE_X12Y127        MUXF8 (Prop_muxf8_I0_O)      0.098     2.409 r  U_ISPPP/rData_reg[14]_i_75/O
                         net (fo=1, routed)           1.344     3.753    U_ISPPP/rData_reg[14]_i_75_n_1
    SLICE_X23Y135        LUT6 (Prop_lut6_I0_O)        0.319     4.072 r  U_ISPPP/rData[14]_i_28/O
                         net (fo=1, routed)           0.000     4.072    U_ISPPP/rData[14]_i_28_n_1
    SLICE_X23Y135        MUXF7 (Prop_muxf7_I0_O)      0.212     4.284 r  U_ISPPP/rData_reg[14]_i_9/O
                         net (fo=1, routed)           2.984     7.267    U_ISPPP/rData_reg[14]_i_9_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.299     7.566 r  U_ISPPP/rData[14]_i_3/O
                         net (fo=1, routed)           1.951     9.517    U_ISPPP/rData[14]_i_3_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  U_ISPPP/rData[14]_i_1/O
                         net (fo=1, routed)           0.000     9.641    U_ISPPP/p_1_in[14]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436     1.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[294][2]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.539ns  (logic 2.049ns (21.480%)  route 7.490ns (78.520%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[294][2]/G
    SLICE_X10Y146        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U_ISPPP/video_mem_reg[294][2]/Q
                         net (fo=2, routed)           1.459     2.084    U_ISPPP/video_mem_reg_n_1_[294][2]
    SLICE_X7Y139         LUT6 (Prop_lut6_I1_O)        0.124     2.208 r  U_ISPPP/rData[2]_i_379/O
                         net (fo=1, routed)           0.000     2.208    U_ISPPP/rData[2]_i_379_n_1
    SLICE_X7Y139         MUXF7 (Prop_muxf7_I1_O)      0.245     2.453 r  U_ISPPP/rData_reg[2]_i_197/O
                         net (fo=1, routed)           0.000     2.453    U_ISPPP/rData_reg[2]_i_197_n_1
    SLICE_X7Y139         MUXF8 (Prop_muxf8_I0_O)      0.104     2.557 r  U_ISPPP/rData_reg[2]_i_76/O
                         net (fo=1, routed)           1.962     4.520    U_ISPPP/rData_reg[2]_i_76_n_1
    SLICE_X28Y130        LUT6 (Prop_lut6_I1_O)        0.316     4.836 r  U_ISPPP/rData[2]_i_28/O
                         net (fo=1, routed)           0.000     4.836    U_ISPPP/rData[2]_i_28_n_1
    SLICE_X28Y130        MUXF7 (Prop_muxf7_I0_O)      0.212     5.048 r  U_ISPPP/rData_reg[2]_i_9/O
                         net (fo=1, routed)           2.416     7.464    U_ISPPP/rData_reg[2]_i_9_n_1
    SLICE_X39Y88         LUT6 (Prop_lut6_I1_O)        0.299     7.763 r  U_ISPPP/rData[2]_i_3/O
                         net (fo=1, routed)           1.652     9.415    U_ISPPP/rData[2]_i_3_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.539 r  U_ISPPP/rData[2]_i_1/O
                         net (fo=1, routed)           0.000     9.539    U_ISPPP/p_1_in[2]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435     1.435    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[319][1]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.398ns  (logic 2.141ns (22.782%)  route 7.257ns (77.218%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[319][1]/G
    SLICE_X19Y126        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  U_ISPPP/video_mem_reg[319][1]/Q
                         net (fo=2, routed)           1.271     2.032    U_ISPPP/video_mem_reg_n_1_[319][1]
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.124     2.156 r  U_ISPPP/rData[1]_i_377/O
                         net (fo=1, routed)           0.000     2.156    U_ISPPP/rData[1]_i_377_n_1
    SLICE_X6Y128         MUXF7 (Prop_muxf7_I1_O)      0.214     2.370 r  U_ISPPP/rData_reg[1]_i_196/O
                         net (fo=1, routed)           0.000     2.370    U_ISPPP/rData_reg[1]_i_196_n_1
    SLICE_X6Y128         MUXF8 (Prop_muxf8_I1_O)      0.088     2.458 r  U_ISPPP/rData_reg[1]_i_75/O
                         net (fo=1, routed)           1.767     4.225    U_ISPPP/rData_reg[1]_i_75_n_1
    SLICE_X32Y132        LUT6 (Prop_lut6_I0_O)        0.319     4.544 r  U_ISPPP/rData[1]_i_28/O
                         net (fo=1, routed)           0.000     4.544    U_ISPPP/rData[1]_i_28_n_1
    SLICE_X32Y132        MUXF7 (Prop_muxf7_I0_O)      0.212     4.756 r  U_ISPPP/rData_reg[1]_i_9/O
                         net (fo=1, routed)           2.638     7.394    U_ISPPP/rData_reg[1]_i_9_n_1
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.299     7.693 r  U_ISPPP/rData[1]_i_3/O
                         net (fo=1, routed)           1.581     9.274    U_ISPPP/rData[1]_i_3_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.398 r  U_ISPPP/rData[1]_i_1/O
                         net (fo=1, routed)           0.000     9.398    U_ISPPP/p_1_in[1]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435     1.435    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[343][15]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.341ns  (logic 2.256ns (24.152%)  route 7.085ns (75.848%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[343][15]/G
    SLICE_X46Y129        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  U_ISPPP/video_mem_reg[343][15]/Q
                         net (fo=2, routed)           1.321     2.148    U_ISPPP/video_mem_reg_n_1_[343][15]
    SLICE_X53Y131        LUT6 (Prop_lut6_I0_O)        0.124     2.272 r  U_ISPPP/rData[15]_i_407/O
                         net (fo=1, routed)           0.000     2.272    U_ISPPP/rData[15]_i_407_n_1
    SLICE_X53Y131        MUXF7 (Prop_muxf7_I1_O)      0.245     2.517 r  U_ISPPP/rData_reg[15]_i_215/O
                         net (fo=1, routed)           0.000     2.517    U_ISPPP/rData_reg[15]_i_215_n_1
    SLICE_X53Y131        MUXF8 (Prop_muxf8_I0_O)      0.104     2.621 r  U_ISPPP/rData_reg[15]_i_88/O
                         net (fo=1, routed)           1.845     4.465    U_ISPPP/rData_reg[15]_i_88_n_1
    SLICE_X27Y131        LUT6 (Prop_lut6_I3_O)        0.316     4.781 r  U_ISPPP/rData[15]_i_36/O
                         net (fo=1, routed)           0.000     4.781    U_ISPPP/rData[15]_i_36_n_1
    SLICE_X27Y131        MUXF7 (Prop_muxf7_I1_O)      0.217     4.998 r  U_ISPPP/rData_reg[15]_i_12/O
                         net (fo=1, routed)           2.502     7.500    U_ISPPP/rData_reg[15]_i_12_n_1
    SLICE_X39Y84         LUT6 (Prop_lut6_I1_O)        0.299     7.799 r  U_ISPPP/rData[15]_i_3/O
                         net (fo=1, routed)           1.418     9.217    U_ISPPP/rData[15]_i_3_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124     9.341 r  U_ISPPP/rData[15]_i_1/O
                         net (fo=1, routed)           0.000     9.341    U_ISPPP/p_1_in[15]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436     1.436    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[290][3]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.255ns  (logic 2.070ns (22.366%)  route 7.185ns (77.634%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[290][3]/G
    SLICE_X10Y144        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  U_ISPPP/video_copy_reg[290][3]/Q
                         net (fo=1, routed)           1.078     1.703    U_ISPPP/video_copy_reg_n_1_[290][3]
    SLICE_X11Y141        LUT6 (Prop_lut6_I1_O)        0.124     1.827 r  U_ISPPP/rData[3]_i_507/O
                         net (fo=1, routed)           0.000     1.827    U_ISPPP/rData[3]_i_507_n_1
    SLICE_X11Y141        MUXF7 (Prop_muxf7_I0_O)      0.238     2.065 r  U_ISPPP/rData_reg[3]_i_293/O
                         net (fo=1, routed)           0.000     2.065    U_ISPPP/rData_reg[3]_i_293_n_1
    SLICE_X11Y141        MUXF8 (Prop_muxf8_I0_O)      0.104     2.169 r  U_ISPPP/rData_reg[3]_i_124/O
                         net (fo=1, routed)           1.747     3.916    U_ISPPP/rData_reg[3]_i_124_n_1
    SLICE_X30Y133        LUT6 (Prop_lut6_I1_O)        0.316     4.232 r  U_ISPPP/rData[3]_i_44/O
                         net (fo=1, routed)           0.000     4.232    U_ISPPP/rData[3]_i_44_n_1
    SLICE_X30Y133        MUXF7 (Prop_muxf7_I0_O)      0.241     4.473 r  U_ISPPP/rData_reg[3]_i_15/O
                         net (fo=1, routed)           2.658     7.132    U_ISPPP/rData_reg[3]_i_15_n_1
    SLICE_X40Y85         LUT6 (Prop_lut6_I1_O)        0.298     7.430 r  U_ISPPP/rData[3]_i_5/O
                         net (fo=1, routed)           1.701     9.131    U_ISPPP/rData[3]_i_5_n_1
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  U_ISPPP/rData[3]_i_1/O
                         net (fo=1, routed)           0.000     9.255    U_ISPPP/p_1_in[3]
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.436     1.436    U_ISPPP/vga_clk
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[289][9]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.093ns  (logic 2.244ns (24.679%)  route 6.849ns (75.321%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y136        LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[289][9]/G
    SLICE_X10Y136        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  U_ISPPP/video_mem_reg[289][9]/Q
                         net (fo=2, routed)           1.251     2.078    U_ISPPP/video_mem_reg_n_1_[289][9]
    SLICE_X9Y134         LUT6 (Prop_lut6_I3_O)        0.124     2.202 r  U_ISPPP/rData[9]_i_378/O
                         net (fo=1, routed)           0.000     2.202    U_ISPPP/rData[9]_i_378_n_1
    SLICE_X9Y134         MUXF7 (Prop_muxf7_I0_O)      0.238     2.440 r  U_ISPPP/rData_reg[9]_i_197/O
                         net (fo=1, routed)           0.000     2.440    U_ISPPP/rData_reg[9]_i_197_n_1
    SLICE_X9Y134         MUXF8 (Prop_muxf8_I0_O)      0.104     2.544 r  U_ISPPP/rData_reg[9]_i_76/O
                         net (fo=1, routed)           1.729     4.273    U_ISPPP/rData_reg[9]_i_76_n_1
    SLICE_X37Y129        LUT6 (Prop_lut6_I1_O)        0.316     4.589 r  U_ISPPP/rData[9]_i_28/O
                         net (fo=1, routed)           0.000     4.589    U_ISPPP/rData[9]_i_28_n_1
    SLICE_X37Y129        MUXF7 (Prop_muxf7_I0_O)      0.212     4.801 r  U_ISPPP/rData_reg[9]_i_9/O
                         net (fo=1, routed)           2.215     7.017    U_ISPPP/rData_reg[9]_i_9_n_1
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.299     7.316 r  U_ISPPP/rData[9]_i_3/O
                         net (fo=1, routed)           1.653     8.969    U_ISPPP/rData[9]_i_3_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.093 r  U_ISPPP/rData[9]_i_1/O
                         net (fo=1, routed)           0.000     9.093    U_ISPPP/p_1_in[9]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.457     1.457    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          1.435     1.435    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[632][13]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.589ns (46.262%)  route 0.684ns (53.738%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[632][13]/G
    SLICE_X30Y44         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_ISPPP/video_copy_reg[632][13]/Q
                         net (fo=1, routed)           0.050     0.228    U_ISPPP/video_copy_reg_n_1_[632][13]
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  U_ISPPP/rData[13]_i_261/O
                         net (fo=1, routed)           0.000     0.273    U_ISPPP/rData[13]_i_261_n_1
    SLICE_X31Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     0.335 r  U_ISPPP/rData_reg[13]_i_108/O
                         net (fo=1, routed)           0.000     0.335    U_ISPPP/rData_reg[13]_i_108_n_1
    SLICE_X31Y44         MUXF8 (Prop_muxf8_I1_O)      0.019     0.354 r  U_ISPPP/rData_reg[13]_i_38/O
                         net (fo=1, routed)           0.173     0.527    U_ISPPP/rData_reg[13]_i_38_n_1
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.112     0.639 r  U_ISPPP/rData[13]_i_13/O
                         net (fo=1, routed)           0.000     0.639    U_ISPPP/rData[13]_i_13_n_1
    SLICE_X39Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.704 r  U_ISPPP/rData_reg[13]_i_4/O
                         net (fo=1, routed)           0.461     1.165    U_ISPPP/rData_reg[13]_i_4_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.273 r  U_ISPPP/rData[13]_i_1/O
                         net (fo=1, routed)           0.000     1.273    U_ISPPP/p_1_in[13]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.828    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[13]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[546][15]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.579ns (42.347%)  route 0.788ns (57.653%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[546][15]/G
    SLICE_X45Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[546][15]/Q
                         net (fo=1, routed)           0.059     0.217    U_ISPPP/video_copy_reg_n_1_[546][15]
    SLICE_X44Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.262 r  U_ISPPP/rData[15]_i_255/O
                         net (fo=1, routed)           0.000     0.262    U_ISPPP/rData[15]_i_255_n_1
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I0_O)      0.071     0.333 r  U_ISPPP/rData_reg[15]_i_108/O
                         net (fo=1, routed)           0.000     0.333    U_ISPPP/rData_reg[15]_i_108_n_1
    SLICE_X44Y34         MUXF8 (Prop_muxf8_I0_O)      0.023     0.356 r  U_ISPPP/rData_reg[15]_i_42/O
                         net (fo=1, routed)           0.291     0.648    U_ISPPP/rData_reg[15]_i_42_n_1
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.112     0.760 r  U_ISPPP/rData[15]_i_16/O
                         net (fo=1, routed)           0.000     0.760    U_ISPPP/rData[15]_i_16_n_1
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     0.822 r  U_ISPPP/rData_reg[15]_i_4/O
                         net (fo=1, routed)           0.437     1.259    U_ISPPP/rData_reg[15]_i_4_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.367 r  U_ISPPP/rData[15]_i_1/O
                         net (fo=1, routed)           0.000     1.367    U_ISPPP/p_1_in[15]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[15]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[625][8]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.582ns (41.495%)  route 0.821ns (58.505%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[625][8]/G
    SLICE_X36Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[625][8]/Q
                         net (fo=1, routed)           0.054     0.212    U_ISPPP/video_copy_reg_n_1_[625][8]
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.257 r  U_ISPPP/rData[8]_i_259/O
                         net (fo=1, routed)           0.000     0.257    U_ISPPP/rData[8]_i_259_n_1
    SLICE_X37Y37         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  U_ISPPP/rData_reg[8]_i_107/O
                         net (fo=1, routed)           0.000     0.328    U_ISPPP/rData_reg[8]_i_107_n_1
    SLICE_X37Y37         MUXF8 (Prop_muxf8_I0_O)      0.023     0.351 r  U_ISPPP/rData_reg[8]_i_38/O
                         net (fo=1, routed)           0.254     0.605    U_ISPPP/rData_reg[8]_i_38_n_1
    SLICE_X40Y37         LUT6 (Prop_lut6_I0_O)        0.112     0.717 r  U_ISPPP/rData[8]_i_13/O
                         net (fo=1, routed)           0.000     0.717    U_ISPPP/rData[8]_i_13_n_1
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     0.782 r  U_ISPPP/rData_reg[8]_i_4/O
                         net (fo=1, routed)           0.513     1.295    U_ISPPP/rData_reg[8]_i_4_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.403 r  U_ISPPP/rData[8]_i_1/O
                         net (fo=1, routed)           0.000     1.403    U_ISPPP/p_1_in[8]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[8]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[620][14]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.581ns (40.648%)  route 0.848ns (59.352%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[620][14]/G
    SLICE_X36Y47         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[620][14]/Q
                         net (fo=2, routed)           0.098     0.256    U_ISPPP/video_mem_reg_n_1_[620][14]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  U_ISPPP/rData[14]_i_170/O
                         net (fo=1, routed)           0.000     0.301    U_ISPPP/rData[14]_i_170_n_1
    SLICE_X37Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     0.366 r  U_ISPPP/rData_reg[14]_i_62/O
                         net (fo=1, routed)           0.000     0.366    U_ISPPP/rData_reg[14]_i_62_n_1
    SLICE_X37Y47         MUXF8 (Prop_muxf8_I1_O)      0.019     0.385 r  U_ISPPP/rData_reg[14]_i_23/O
                         net (fo=1, routed)           0.245     0.630    U_ISPPP/rData_reg[14]_i_23_n_1
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.112     0.742 r  U_ISPPP/rData[14]_i_7/O
                         net (fo=1, routed)           0.000     0.742    U_ISPPP/rData[14]_i_7_n_1
    SLICE_X40Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     0.816 r  U_ISPPP/rData_reg[14]_i_2/O
                         net (fo=1, routed)           0.506     1.321    U_ISPPP/rData_reg[14]_i_2_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.108     1.429 r  U_ISPPP/rData[14]_i_1/O
                         net (fo=1, routed)           0.000     1.429    U_ISPPP/p_1_in[14]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[14]/C

Slack:                    inf
  Source:                 U_ISPPP/video_mem_reg[525][2]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.569ns (39.538%)  route 0.870ns (60.462%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         LDCE                         0.000     0.000 r  U_ISPPP/video_mem_reg[525][2]/G
    SLICE_X43Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_mem_reg[525][2]/Q
                         net (fo=2, routed)           0.115     0.273    U_ISPPP/video_mem_reg_n_1_[525][2]
    SLICE_X43Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  U_ISPPP/rData[2]_i_162/O
                         net (fo=1, routed)           0.000     0.318    U_ISPPP/rData[2]_i_162_n_1
    SLICE_X43Y31         MUXF7 (Prop_muxf7_I1_O)      0.065     0.383 r  U_ISPPP/rData_reg[2]_i_58/O
                         net (fo=1, routed)           0.000     0.383    U_ISPPP/rData_reg[2]_i_58_n_1
    SLICE_X43Y31         MUXF8 (Prop_muxf8_I1_O)      0.019     0.402 r  U_ISPPP/rData_reg[2]_i_21/O
                         net (fo=1, routed)           0.197     0.599    U_ISPPP/rData_reg[2]_i_21_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.112     0.711 r  U_ISPPP/rData[2]_i_6/O
                         net (fo=1, routed)           0.000     0.711    U_ISPPP/rData[2]_i_6_n_1
    SLICE_X42Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     0.773 r  U_ISPPP/rData_reg[2]_i_2/O
                         net (fo=1, routed)           0.558     1.331    U_ISPPP/rData_reg[2]_i_2_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.108     1.439 r  U_ISPPP/rData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.439    U_ISPPP/p_1_in[2]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[2]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[630][12]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.586ns (40.702%)  route 0.854ns (59.298%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[630][12]/G
    SLICE_X31Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[630][12]/Q
                         net (fo=1, routed)           0.054     0.212    U_ISPPP/video_copy_reg_n_1_[630][12]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  U_ISPPP/rData[12]_i_260/O
                         net (fo=1, routed)           0.000     0.257    U_ISPPP/rData[12]_i_260_n_1
    SLICE_X30Y39         MUXF7 (Prop_muxf7_I1_O)      0.075     0.332 r  U_ISPPP/rData_reg[12]_i_107/O
                         net (fo=1, routed)           0.000     0.332    U_ISPPP/rData_reg[12]_i_107_n_1
    SLICE_X30Y39         MUXF8 (Prop_muxf8_I0_O)      0.022     0.354 r  U_ISPPP/rData_reg[12]_i_38/O
                         net (fo=1, routed)           0.346     0.700    U_ISPPP/rData_reg[12]_i_38_n_1
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.113     0.813 r  U_ISPPP/rData[12]_i_13/O
                         net (fo=1, routed)           0.000     0.813    U_ISPPP/rData[12]_i_13_n_1
    SLICE_X40Y39         MUXF7 (Prop_muxf7_I1_O)      0.065     0.878 r  U_ISPPP/rData_reg[12]_i_4/O
                         net (fo=1, routed)           0.453     1.332    U_ISPPP/rData_reg[12]_i_4_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.440 r  U_ISPPP/rData[12]_i_1/O
                         net (fo=1, routed)           0.000     1.440    U_ISPPP/p_1_in[12]
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X40Y58         FDRE                                         r  U_ISPPP/rData_reg[12]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[622][3]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.591ns (40.971%)  route 0.851ns (59.029%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[622][3]/G
    SLICE_X46Y43         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U_ISPPP/video_copy_reg[622][3]/Q
                         net (fo=1, routed)           0.051     0.229    U_ISPPP/video_copy_reg_n_1_[622][3]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.274 r  U_ISPPP/rData[3]_i_266/O
                         net (fo=1, routed)           0.000     0.274    U_ISPPP/rData[3]_i_266_n_1
    SLICE_X47Y43         MUXF7 (Prop_muxf7_I1_O)      0.065     0.339 r  U_ISPPP/rData_reg[3]_i_110/O
                         net (fo=1, routed)           0.000     0.339    U_ISPPP/rData_reg[3]_i_110_n_1
    SLICE_X47Y43         MUXF8 (Prop_muxf8_I1_O)      0.019     0.358 r  U_ISPPP/rData_reg[3]_i_39/O
                         net (fo=1, routed)           0.238     0.596    U_ISPPP/rData_reg[3]_i_39_n_1
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.112     0.708 r  U_ISPPP/rData[3]_i_13/O
                         net (fo=1, routed)           0.000     0.708    U_ISPPP/rData[3]_i_13_n_1
    SLICE_X46Y36         MUXF7 (Prop_muxf7_I1_O)      0.064     0.772 r  U_ISPPP/rData_reg[3]_i_4/O
                         net (fo=1, routed)           0.563     1.334    U_ISPPP/rData_reg[3]_i_4_n_1
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.442 r  U_ISPPP/rData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.442    U_ISPPP/p_1_in[3]
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X41Y58         FDRE                                         r  U_ISPPP/rData_reg[3]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[578][4]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.583ns (40.284%)  route 0.864ns (59.716%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[578][4]/G
    SLICE_X45Y39         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[578][4]/Q
                         net (fo=1, routed)           0.098     0.256    U_ISPPP/video_copy_reg_n_1_[578][4]
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.301 r  U_ISPPP/rData[4]_i_272/O
                         net (fo=1, routed)           0.000     0.301    U_ISPPP/rData[4]_i_272_n_1
    SLICE_X46Y39         MUXF7 (Prop_muxf7_I0_O)      0.073     0.374 r  U_ISPPP/rData_reg[4]_i_113/O
                         net (fo=1, routed)           0.000     0.374    U_ISPPP/rData_reg[4]_i_113_n_1
    SLICE_X46Y39         MUXF8 (Prop_muxf8_I0_O)      0.022     0.396 r  U_ISPPP/rData_reg[4]_i_41/O
                         net (fo=1, routed)           0.247     0.643    U_ISPPP/rData_reg[4]_i_41_n_1
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.113     0.756 r  U_ISPPP/rData[4]_i_13/O
                         net (fo=1, routed)           0.000     0.756    U_ISPPP/rData[4]_i_13_n_1
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.064     0.820 r  U_ISPPP/rData_reg[4]_i_4/O
                         net (fo=1, routed)           0.519     1.339    U_ISPPP/rData_reg[4]_i_4_n_1
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.108     1.447 r  U_ISPPP/rData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.447    U_ISPPP/p_1_in[4]
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.828     0.828    U_ISPPP/vga_clk
    SLICE_X38Y58         FDRE                                         r  U_ISPPP/rData_reg[4]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[633][7]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.569ns (38.667%)  route 0.903ns (61.333%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[633][7]/G
    SLICE_X41Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[633][7]/Q
                         net (fo=1, routed)           0.057     0.215    U_ISPPP/video_copy_reg_n_1_[633][7]
    SLICE_X40Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U_ISPPP/rData[7]_i_263/O
                         net (fo=1, routed)           0.000     0.260    U_ISPPP/rData[7]_i_263_n_1
    SLICE_X40Y38         MUXF7 (Prop_muxf7_I0_O)      0.062     0.322 r  U_ISPPP/rData_reg[7]_i_110/O
                         net (fo=1, routed)           0.000     0.322    U_ISPPP/rData_reg[7]_i_110_n_1
    SLICE_X40Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     0.341 r  U_ISPPP/rData_reg[7]_i_40/O
                         net (fo=1, routed)           0.168     0.509    U_ISPPP/rData_reg[7]_i_40_n_1
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.112     0.621 r  U_ISPPP/rData[7]_i_13/O
                         net (fo=1, routed)           0.000     0.621    U_ISPPP/rData[7]_i_13_n_1
    SLICE_X44Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     0.686 r  U_ISPPP/rData_reg[7]_i_4/O
                         net (fo=1, routed)           0.677     1.364    U_ISPPP/rData_reg[7]_i_4_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.108     1.472 r  U_ISPPP/rData[7]_i_1/O
                         net (fo=1, routed)           0.000     1.472    U_ISPPP/p_1_in[7]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[7]/C

Slack:                    inf
  Source:                 U_ISPPP/video_copy_reg[635][1]/G
                            (positive level-sensitive latch)
  Destination:            U_ISPPP/rData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.568ns (36.303%)  route 0.997ns (63.697%))
  Logic Levels:           7  (LDCE=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         LDCE                         0.000     0.000 r  U_ISPPP/video_copy_reg[635][1]/G
    SLICE_X28Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_ISPPP/video_copy_reg[635][1]/Q
                         net (fo=1, routed)           0.053     0.211    U_ISPPP/video_copy_reg_n_1_[635][1]
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  U_ISPPP/rData[1]_i_261/O
                         net (fo=1, routed)           0.000     0.256    U_ISPPP/rData[1]_i_261_n_1
    SLICE_X29Y41         MUXF7 (Prop_muxf7_I0_O)      0.062     0.318 r  U_ISPPP/rData_reg[1]_i_108/O
                         net (fo=1, routed)           0.000     0.318    U_ISPPP/rData_reg[1]_i_108_n_1
    SLICE_X29Y41         MUXF8 (Prop_muxf8_I1_O)      0.019     0.337 r  U_ISPPP/rData_reg[1]_i_38/O
                         net (fo=1, routed)           0.327     0.664    U_ISPPP/rData_reg[1]_i_38_n_1
    SLICE_X46Y41         LUT6 (Prop_lut6_I0_O)        0.112     0.776 r  U_ISPPP/rData[1]_i_13/O
                         net (fo=1, routed)           0.000     0.776    U_ISPPP/rData[1]_i_13_n_1
    SLICE_X46Y41         MUXF7 (Prop_muxf7_I1_O)      0.064     0.840 r  U_ISPPP/rData_reg[1]_i_4/O
                         net (fo=1, routed)           0.617     1.457    U_ISPPP/rData_reg[1]_i_4_n_1
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.108     1.565 r  U_ISPPP/rData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.565    U_ISPPP/p_1_in[1]
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.817     0.817    U_clk_wiz/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz/inst/clkout1_buf/O
                         net (fo=32, routed)          0.830     0.830    U_ISPPP/vga_clk
    SLICE_X42Y59         FDRE                                         r  U_ISPPP/rData_reg[1]/C





