{"context": "\n\n\u3084\u308d\u3046\u3068\u3057\u3066\u3044\u308b\u3053\u3068\nconstant I_DINI: std_logic_vector (7 downto 0) := \"11001100\";\n\u306e\u3088\u3046\u306b\u5ba3\u8a00\u3057\u3066\u3044\u308bI_DINI\u306e\u30d3\u30c3\u30c8\u3092LSB\u304b\u3089\u9806\u6b21\u53d6\u51fa\u3059\u3002\nI_CNT\u3068\u3044\u3046\u30ab\u30a6\u30f3\u30bf\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u3057\u3066\u53d6\u308a\u51fa\u3059\u4f4d\u7f6e\u3092\u305a\u3089\u3057\u3066\u3044\u304f\u3002\n\ncode\nhttp://www.edaplayground.com/x/4xtd\n\ndesign.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK : in std_logic;\n       DAT : in std_logic; \n       Q : out std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\nbegin\nend;\n\n\n\ntestbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    constant I_DINI: std_logic_vector (7 downto 0) := \"11001100\";\n    signal I_CLK : std_logic := '1';\n    signal I_DAT : std_logic := '0';\n    signal I_Q : std_logic := '0';\n    signal I_CNT : integer range 0 to 7 := 0;\ncomponent CLOCK\n    port ( CLK: in std_logic;\n       DAT : in std_logic; \n       Q : out std_logic);\nend component;\n\nbegin\n    process begin\n        I_CLK <= '1';\n        wait for 10 ns;\n        I_CLK <= '0';\n        wait for 10 ns;\n    end process;\n\n    process (I_CLK)\n    begin\n        if (I_CLK'event and I_CLK = '1') then\n          if (I_CNT /= 7) then\n            I_CNT <= I_CNT + 1;\n          end if;\n        end if;\n    end process;\n\n    I_DAT <= I_DINI(I_CNT); -- input from constant\n    I_Q <= I_DAT;\n\n    process \n    begin\n        wait for 160 ns;\n\n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: CLOCK port map(CLK => I_CLK, DAT => I_DAT, Q => I_Q);\nend SIM;\n\n\nI_DAT <= I_DINI(I_CNT); -- input from constant\n\u306b\u3066I_DAT\u306b\u53d6\u51fa\u3057\u3066\u3044\u308b\u3002\nI_Q\u95a2\u9023\u306e\u51e6\u7406\u306f\u3046\u307e\u304f\u52d5\u3044\u3066\u3044\u306a\u3044\u3002\n\u4eca\u5f8c\u3001\u30ba\u30f3\u30c9\u30b3\u3059\u308b\u306b\u306f\u524d\u306e\u5024\u3092\u4fdd\u6301\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u3002\n11110 -> \u30ad\u30e8\u30b7.\n\u30c1\u30e3\u30bf\u30ea\u30f3\u30b0\u5bfe\u7b56\u306e\u30b3\u30fc\u30c9\u304c\u53c2\u8003\u306b\u306a\u308b\u3002\n## \u3084\u308d\u3046\u3068\u3057\u3066\u3044\u308b\u3053\u3068\n\n`constant I_DINI: std_logic_vector (7 downto 0) := \"11001100\";`\n\u306e\u3088\u3046\u306b\u5ba3\u8a00\u3057\u3066\u3044\u308bI_DINI\u306e\u30d3\u30c3\u30c8\u3092LSB\u304b\u3089\u9806\u6b21\u53d6\u51fa\u3059\u3002\n\nI_CNT\u3068\u3044\u3046\u30ab\u30a6\u30f3\u30bf\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u3057\u3066\u53d6\u308a\u51fa\u3059\u4f4d\u7f6e\u3092\u305a\u3089\u3057\u3066\u3044\u304f\u3002\n\n\n## code\n\nhttp://www.edaplayground.com/x/4xtd\n\n```design.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity CLOCK is\nport ( CLK : in std_logic;\n\t   DAT : in std_logic; \n       Q : out std_logic);\nend CLOCK;\n\narchitecture RTL of CLOCK is\nbegin\nend;\n```\n\n\n```testbench.vhd\nlibrary IEEE;\nuse IEEE.std_logic_1164.all;\n\nentity testbench is\nend testbench;\n\narchitecture SIM of testbench is\n    constant I_DINI: std_logic_vector (7 downto 0) := \"11001100\";\n    signal I_CLK : std_logic := '1';\n    signal I_DAT : std_logic := '0';\n    signal I_Q : std_logic := '0';\n    signal I_CNT : integer range 0 to 7 := 0;\ncomponent CLOCK\n    port ( CLK: in std_logic;\n\t   DAT : in std_logic; \n       Q : out std_logic);\nend component;\n\nbegin\n    process begin\n        I_CLK <= '1';\n        wait for 10 ns;\n        I_CLK <= '0';\n        wait for 10 ns;\n    end process;\n\n\tprocess (I_CLK)\n    begin\n\t\tif (I_CLK'event and I_CLK = '1') then\n          if (I_CNT /= 7) then\n            I_CNT <= I_CNT + 1;\n          end if;\n        end if;\n    end process;\n\n    I_DAT <= I_DINI(I_CNT); -- input from constant\n\tI_Q <= I_DAT;\n    \n    process \n    begin\n        wait for 160 ns;\n                \n        -- to end the testbench\n        assert false\n        report \"end.\" severity FAILURE;\n    end process;\n\n    U1: CLOCK port map(CLK => I_CLK, DAT => I_DAT, Q => I_Q);\nend SIM;\n```\n\n`I_DAT <= I_DINI(I_CNT); -- input from constant`\n\u306b\u3066I_DAT\u306b\u53d6\u51fa\u3057\u3066\u3044\u308b\u3002\n\nI_Q\u95a2\u9023\u306e\u51e6\u7406\u306f\u3046\u307e\u304f\u52d5\u3044\u3066\u3044\u306a\u3044\u3002\n\n\n\u4eca\u5f8c\u3001\u30ba\u30f3\u30c9\u30b3\u3059\u308b\u306b\u306f\u524d\u306e\u5024\u3092\u4fdd\u6301\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u3002\n11110 -> \u30ad\u30e8\u30b7.\n\u30c1\u30e3\u30bf\u30ea\u30f3\u30b0\u5bfe\u7b56\u306e\u30b3\u30fc\u30c9\u304c\u53c2\u8003\u306b\u306a\u308b\u3002\n", "tags": ["VHDL"]}